# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 20 2025 16:48:06

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK_uC
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK_uC:R vs. top|CLK_uC:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: RST_N
			6.1.2::Path details for port: SDI
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: SDO_signal_out
			6.2.2::Path details for port: s12
			6.2.3::Path details for port: s13
			6.2.4::Path details for port: s14
			6.2.5::Path details for port: s15
		6.3::PI to PO Path Details
			6.3.1::Path details for port: s12
			6.3.2::Path details for port: s13
			6.3.3::Path details for port: s14
			6.3.4::Path details for port: s15
		6.4::Hold Times Path Details
			6.4.1::Path details for port: RST_N
			6.4.2::Path details for port: SDI
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: SDO_signal_out
			6.5.2::Path details for port: s12
			6.5.3::Path details for port: s13
			6.5.4::Path details for port: s14
			6.5.5::Path details for port: s15
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: s12
			6.6.2::Path details for port: s13
			6.6.3::Path details for port: s14
			6.6.4::Path details for port: s15
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 2
Clock: top|CLK_uC  | Frequency: 424.30 MHz  | Target: 334.45 MHz  | 
Clock: top|SEL     | N/A                    | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK_uC    top|CLK_uC     2990             633         N/A              N/A         N/A              N/A         N/A              N/A         
top|SEL       top|CLK_uC     False path       False path  False path       False path  False path       False path  False path       False path  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
RST_N      CLK_uC      5902         top|CLK_uC:R           
SDI        CLK_uC      1439         top|CLK_uC:R           


                       3.2::Clock to Out
                       -----------------

Data Port       Clock Port  Clock to Out  Clock Reference:Phase  
--------------  ----------  ------------  ---------------------  
SDO_signal_out  CLK_uC      18379         top|CLK_uC:R           
SDO_signal_out  SEL         17504         top|SEL:F              
SDO_signal_out  SEL         16925         top|SEL:R              
s12             SEL         18154         top|SEL:R              
s12             SEL         17764         top|SEL:F              
s12             CLK_uC      16570         top|CLK_uC:R           
s13             SEL         16882         top|SEL:R              
s13             SEL         16617         top|SEL:F              
s13             CLK_uC      15392         top|CLK_uC:R           
s14             SEL         16779         top|SEL:R              
s14             SEL         16173         top|SEL:F              
s14             CLK_uC      16023         top|CLK_uC:R           
s15             SEL         17275         top|SEL:R              
s15             SEL         16844         top|SEL:F              
s15             CLK_uC      15702         top|CLK_uC:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
RST_N              s12                 21720       
RST_N              s13                 20314       
RST_N              s14                 21172       
RST_N              s15                 20862       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
RST_N      CLK_uC      -5078       top|CLK_uC:R           
SDI        CLK_uC      -281        top|CLK_uC:R           


               3.5::Minimum Clock to Out
               -------------------------

Data Port       Clock Port  Minimum Clock to Out  Clock Reference:Phase  
--------------  ----------  --------------------  ---------------------  
SDO_signal_out  CLK_uC      16541                 top|CLK_uC:R           
SDO_signal_out  SEL         16675                 top|SEL:R              
SDO_signal_out  SEL         17254                 top|SEL:F              
s12             CLK_uC      15869                 top|CLK_uC:R           
s12             SEL         17514                 top|SEL:F              
s12             SEL         17904                 top|SEL:R              
s13             CLK_uC      14815                 top|CLK_uC:R           
s13             SEL         16367                 top|SEL:F              
s13             SEL         16632                 top|SEL:R              
s14             CLK_uC      15373                 top|CLK_uC:R           
s14             SEL         15923                 top|SEL:F              
s14             SEL         16529                 top|SEL:R              
s15             CLK_uC      15022                 top|CLK_uC:R           
s15             SEL         16594                 top|SEL:F              
s15             SEL         17025                 top|SEL:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
RST_N              s12                 20274               
RST_N              s13                 19003               
RST_N              s14                 19778               
RST_N              s15                 19499               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for top|CLK_uC
****************************************
Clock: top|CLK_uC
Frequency: 424.30 MHz | Target: 334.45 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/in0
Capture Clock    : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk
Setup Constraint : 2990p
Path slack       : 633p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -693
-------------------------------------------   ---- 
End-of-path required time (ps)                7118

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    633  RISE       1
I__245/I                                                    LocalMux                       0              5616    633  RISE       1
I__245/O                                                    LocalMux                     486              6102    633  RISE       1
I__246/I                                                    InMux                          0              6102    633  RISE       1
I__246/O                                                    InMux                        382              6485    633  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/in0   LogicCell40_SEQ_MODE_1011      0              6485    633  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK_uC:R vs. top|CLK_uC:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/in0
Capture Clock    : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk
Setup Constraint : 2990p
Path slack       : 633p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -693
-------------------------------------------   ---- 
End-of-path required time (ps)                7118

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    633  RISE       1
I__245/I                                                    LocalMux                       0              5616    633  RISE       1
I__245/O                                                    LocalMux                     486              6102    633  RISE       1
I__246/I                                                    InMux                          0              6102    633  RISE       1
I__246/O                                                    InMux                        382              6485    633  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/in0   LogicCell40_SEQ_MODE_1011      0              6485    633  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK_uC
Clock Reference   : top|CLK_uC:R
Setup Time        : 5902


Data Path Delay               10487
+ Setup Time                    235
- Capture Clock Path Delay    -4820
---------------------------- ------
Setup to Clock                 5902

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                     top                        0      0                  RISE  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
RST_N_ibuf_iopad/DOUT                                     IO_PAD                     760    760                RISE  1       
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__423/I                                                  Odrv4                      0      1670               RISE  1       
I__423/O                                                  Odrv4                      517    2186               RISE  1       
I__424/I                                                  LocalMux                   0      2186               RISE  1       
I__424/O                                                  LocalMux                   486    2672               RISE  1       
I__425/I                                                  InMux                      0      2672               RISE  1       
I__425/O                                                  InMux                      382    3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000  0      3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000  569    3623               FALL  1       
I__414/I                                                  Odrv12                     0      3623               FALL  1       
I__414/O                                                  Odrv12                     796    4419               FALL  1       
I__415/I                                                  Span12Mux_v                0      4419               FALL  1       
I__415/O                                                  Span12Mux_v                796    5215               FALL  1       
I__416/I                                                  Span12Mux_h                0      5215               FALL  1       
I__416/O                                                  Span12Mux_h                796    6011               FALL  1       
I__417/I                                                  Span12Mux_h                0      6011               FALL  1       
I__417/O                                                  Span12Mux_h                796    6807               FALL  1       
I__418/I                                                  Sp12to4                    0      6807               FALL  1       
I__418/O                                                  Sp12to4                    662    7469               FALL  1       
I__419/I                                                  Span4Mux_s2_h              0      7469               FALL  1       
I__419/O                                                  Span4Mux_s2_h              300    7768               FALL  1       
I__420/I                                                  IoSpan4Mux                 0      7768               FALL  1       
I__420/O                                                  IoSpan4Mux                 475    8244               FALL  1       
I__421/I                                                  LocalMux                   0      8244               FALL  1       
I__421/O                                                  LocalMux                   455    8699               FALL  1       
I__422/I                                                  IoInMux                    0      8699               FALL  1       
I__422/O                                                  IoInMux                    320    9019               FALL  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      9019               FALL  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                     827    9846               FALL  108     
I__426/I                                                  gio2CtrlBuf                0      9846               FALL  1       
I__426/O                                                  gio2CtrlBuf                0      9846               FALL  1       
I__427/I                                                  GlobalMux                  0      9846               FALL  1       
I__427/O                                                  GlobalMux                  114    9960               FALL  1       
I__428/I                                                  SRMux                      0      9960               FALL  1       
I__428/O                                                  SRMux                      527    10487              FALL  1       
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/sr  LogicCell40_SEQ_MODE_1010  0      10487              FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                     top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                   Odrv4                      0      1420               RISE  1       
I__127/O                                                   Odrv4                      517    1936               RISE  1       
I__128/I                                                   IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                   IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                   LocalMux                   0      2360               RISE  1       
I__129/O                                                   LocalMux                   486    2846               RISE  1       
I__130/I                                                   IoInMux                    0      2846               RISE  1       
I__130/O                                                   IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                     910    4138               RISE  104     
I__471/I                                                   gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                   gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                   GlobalMux                  0      4138               RISE  1       
I__472/O                                                   GlobalMux                  227    4366               RISE  1       
I__485/I                                                   ClkMux                     0      4366               RISE  1       
I__485/O                                                   ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

6.1.2::Path details for port: SDI       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SDI
Clock Port        : CLK_uC
Clock Reference   : top|CLK_uC:R
Setup Time        : 1439


Data Path Delay                5856
+ Setup Time                    403
- Capture Clock Path Delay    -4820
---------------------------- ------
Setup to Clock                 1439

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SDI                                                       top                        0      0                  RISE  1       
SDI_ibuf_iopad/PACKAGEPIN:in                              IO_PAD                     0      0                  RISE  1       
SDI_ibuf_iopad/DOUT                                       IO_PAD                     760    760                RISE  1       
SDI_ibuf_preio/PADIN                                      PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SDI_ibuf_preio/DIN0                                       PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__390/I                                                  Odrv12                     0      1670               RISE  1       
I__390/O                                                  Odrv12                     724    2393               RISE  1       
I__392/I                                                  Span12Mux_h                0      2393               RISE  1       
I__392/O                                                  Span12Mux_h                724    3117               RISE  1       
I__394/I                                                  Span12Mux_h                0      3117               RISE  1       
I__394/O                                                  Span12Mux_h                724    3840               RISE  1       
I__396/I                                                  Sp12to4                    0      3840               RISE  1       
I__396/O                                                  Sp12to4                    631    4471               RISE  1       
I__398/I                                                  Span4Mux_v                 0      4471               RISE  1       
I__398/O                                                  Span4Mux_v                 517    4988               RISE  1       
I__400/I                                                  LocalMux                   0      4988               RISE  1       
I__400/O                                                  LocalMux                   486    5474               RISE  1       
I__402/I                                                  InMux                      0      5474               RISE  1       
I__402/O                                                  InMux                      382    5856               RISE  1       
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/in3  LogicCell40_SEQ_MODE_1010  0      5856               RISE  1       

Capture Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__480/I                                                  ClkMux                     0      4366               RISE  1       
I__480/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: SDO_signal_out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDO_signal_out
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 18379


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay             12763
---------------------------- ------
Clock To Out Delay            18379

Launch Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                     top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                   Odrv4                      0      1420               RISE  1       
I__127/O                                                   Odrv4                      517    1936               RISE  1       
I__128/I                                                   IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                   IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                   LocalMux                   0      2360               RISE  1       
I__129/O                                                   LocalMux                   486    2846               RISE  1       
I__130/I                                                   IoInMux                    0      2846               RISE  1       
I__130/O                                                   IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                     910    4138               RISE  104     
I__471/I                                                   gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                   gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                   GlobalMux                  0      4138               RISE  1       
I__472/O                                                   GlobalMux                  227    4366               RISE  1       
I__484/I                                                   ClkMux                     0      4366               RISE  1       
I__484/O                                                   ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                             model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/lcout          LogicCell40_SEQ_MODE_1010  796    5616               RISE  1       
I__309/I                                                             Odrv4                      0      5616               RISE  1       
I__309/O                                                             Odrv4                      517    6133               RISE  1       
I__310/I                                                             Span4Mux_h                 0      6133               RISE  1       
I__310/O                                                             Span4Mux_h                 444    6578               RISE  1       
I__311/I                                                             LocalMux                   0      6578               RISE  1       
I__311/O                                                             LocalMux                   486    7064               RISE  1       
I__312/I                                                             InMux                      0      7064               RISE  1       
I__312/O                                                             InMux                      382    7446               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/in1    LogicCell40_SEQ_MODE_0000  0      7446               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/lcout  LogicCell40_SEQ_MODE_0000  558    8004               FALL  1       
I__301/I                                                             Odrv12                     0      8004               FALL  1       
I__301/O                                                             Odrv12                     796    8800               FALL  1       
I__302/I                                                             Span12Mux_h                0      8800               FALL  1       
I__302/O                                                             Span12Mux_h                796    9596               FALL  1       
I__303/I                                                             Span12Mux_v                0      9596               FALL  1       
I__303/O                                                             Span12Mux_v                796    10392              FALL  1       
I__304/I                                                             Sp12to4                    0      10392              FALL  1       
I__304/O                                                             Sp12to4                    662    11054              FALL  1       
I__305/I                                                             Span4Mux_h                 0      11054              FALL  1       
I__305/O                                                             Span4Mux_h                 465    11519              FALL  1       
I__306/I                                                             Span4Mux_s2_h              0      11519              FALL  1       
I__306/O                                                             Span4Mux_s2_h              300    11819              FALL  1       
I__307/I                                                             LocalMux                   0      11819              FALL  1       
I__307/O                                                             LocalMux                   455    12273              FALL  1       
I__308/I                                                             IoInMux                    0      12273              FALL  1       
I__308/O                                                             IoInMux                    320    12594              FALL  1       
SDO_signal_out_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001     0      12594              FALL  1       
SDO_signal_out_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001     3297   15891              FALL  1       
SDO_signal_out_obuf_iopad/DIN                                        IO_PAD                     0      15891              FALL  1       
SDO_signal_out_obuf_iopad/PACKAGEPIN:out                             IO_PAD                     2488   18379              FALL  1       
SDO_signal_out                                                       top                        0      18379              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDO_signal_out
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 17504


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17504
---------------------------- ------
Clock To Out Delay            17504

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                  top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                         IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                  IO_PAD                     710    710                FALL  1       
SEL_ibuf_preio/PADIN                                                 PRE_IO_PIN_TYPE_000001     0      710                FALL  1       
SEL_ibuf_preio/DIN0                                                  PRE_IO_PIN_TYPE_000001     682    1392               FALL  1       
I__451/I                                                             Odrv12                     0      1392               FALL  1       
I__451/O                                                             Odrv12                     796    2188               FALL  1       
I__453/I                                                             Span12Mux_h                0      2188               FALL  1       
I__453/O                                                             Span12Mux_h                796    2984               FALL  1       
I__455/I                                                             Span12Mux_v                0      2984               FALL  1       
I__455/O                                                             Span12Mux_v                796    3780               FALL  1       
I__457/I                                                             Span12Mux_h                0      3780               FALL  1       
I__457/O                                                             Span12Mux_h                796    4576               FALL  1       
I__459/I                                                             Sp12to4                    0      4576               FALL  1       
I__459/O                                                             Sp12to4                    662    5238               FALL  1       
I__461/I                                                             Span4Mux_v                 0      5238               FALL  1       
I__461/O                                                             Span4Mux_v                 548    5785               FALL  1       
I__463/I                                                             LocalMux                   0      5785               FALL  1       
I__463/O                                                             LocalMux                   455    6240               FALL  1       
I__468/I                                                             InMux                      0      6240               FALL  1       
I__468/O                                                             InMux                      320    6561               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/in0    LogicCell40_SEQ_MODE_0000  0      6561               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/lcout  LogicCell40_SEQ_MODE_0000  569    7129               FALL  1       
I__301/I                                                             Odrv12                     0      7129               FALL  1       
I__301/O                                                             Odrv12                     796    7925               FALL  1       
I__302/I                                                             Span12Mux_h                0      7925               FALL  1       
I__302/O                                                             Span12Mux_h                796    8721               FALL  1       
I__303/I                                                             Span12Mux_v                0      8721               FALL  1       
I__303/O                                                             Span12Mux_v                796    9517               FALL  1       
I__304/I                                                             Sp12to4                    0      9517               FALL  1       
I__304/O                                                             Sp12to4                    662    10179              FALL  1       
I__305/I                                                             Span4Mux_h                 0      10179              FALL  1       
I__305/O                                                             Span4Mux_h                 465    10644              FALL  1       
I__306/I                                                             Span4Mux_s2_h              0      10644              FALL  1       
I__306/O                                                             Span4Mux_s2_h              300    10944              FALL  1       
I__307/I                                                             LocalMux                   0      10944              FALL  1       
I__307/O                                                             LocalMux                   455    11398              FALL  1       
I__308/I                                                             IoInMux                    0      11398              FALL  1       
I__308/O                                                             IoInMux                    320    11719              FALL  1       
SDO_signal_out_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001     0      11719              FALL  1       
SDO_signal_out_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001     3297   15016              FALL  1       
SDO_signal_out_obuf_iopad/DIN                                        IO_PAD                     0      15016              FALL  1       
SDO_signal_out_obuf_iopad/PACKAGEPIN:out                             IO_PAD                     2488   17504              FALL  1       
SDO_signal_out                                                       top                        0      17504              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDO_signal_out
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 16925


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16925
---------------------------- ------
Clock To Out Delay            16925

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                  top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                         IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                  IO_PAD                     760    760                RISE  1       
SEL_ibuf_preio/PADIN                                                 PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SEL_ibuf_preio/DIN0                                                  PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__451/I                                                             Odrv12                     0      1670               RISE  1       
I__451/O                                                             Odrv12                     724    2393               RISE  1       
I__453/I                                                             Span12Mux_h                0      2393               RISE  1       
I__453/O                                                             Span12Mux_h                724    3117               RISE  1       
I__455/I                                                             Span12Mux_v                0      3117               RISE  1       
I__455/O                                                             Span12Mux_v                724    3840               RISE  1       
I__457/I                                                             Span12Mux_h                0      3840               RISE  1       
I__457/O                                                             Span12Mux_h                724    4564               RISE  1       
I__459/I                                                             Sp12to4                    0      4564               RISE  1       
I__459/O                                                             Sp12to4                    631    5195               RISE  1       
I__461/I                                                             Span4Mux_v                 0      5195               RISE  1       
I__461/O                                                             Span4Mux_v                 517    5711               RISE  1       
I__463/I                                                             LocalMux                   0      5711               RISE  1       
I__463/O                                                             LocalMux                   486    6197               RISE  1       
I__468/I                                                             InMux                      0      6197               RISE  1       
I__468/O                                                             InMux                      382    6580               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/in0    LogicCell40_SEQ_MODE_0000  0      6580               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/lcout  LogicCell40_SEQ_MODE_0000  662    7241               RISE  1       
I__301/I                                                             Odrv12                     0      7241               RISE  1       
I__301/O                                                             Odrv12                     724    7965               RISE  1       
I__302/I                                                             Span12Mux_h                0      7965               RISE  1       
I__302/O                                                             Span12Mux_h                724    8688               RISE  1       
I__303/I                                                             Span12Mux_v                0      8688               RISE  1       
I__303/O                                                             Span12Mux_v                724    9412               RISE  1       
I__304/I                                                             Sp12to4                    0      9412               RISE  1       
I__304/O                                                             Sp12to4                    631    10043              RISE  1       
I__305/I                                                             Span4Mux_h                 0      10043              RISE  1       
I__305/O                                                             Span4Mux_h                 444    10487              RISE  1       
I__306/I                                                             Span4Mux_s2_h              0      10487              RISE  1       
I__306/O                                                             Span4Mux_s2_h              300    10787              RISE  1       
I__307/I                                                             LocalMux                   0      10787              RISE  1       
I__307/O                                                             LocalMux                   486    11273              RISE  1       
I__308/I                                                             IoInMux                    0      11273              RISE  1       
I__308/O                                                             IoInMux                    382    11655              RISE  1       
SDO_signal_out_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001     0      11655              RISE  1       
SDO_signal_out_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001     2956   14611              RISE  1       
SDO_signal_out_obuf_iopad/DIN                                        IO_PAD                     0      14611              RISE  1       
SDO_signal_out_obuf_iopad/PACKAGEPIN:out                             IO_PAD                     2314   16925              RISE  1       
SDO_signal_out                                                       top                        0      16925              RISE  1       

6.2.2::Path details for port: s12       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s12
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 18154


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             18154
---------------------------- ------
Clock To Out Delay            18154

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     760    760                RISE  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__451/I                                                            Odrv12                     0      1670               RISE  1       
I__451/O                                                            Odrv12                     724    2393               RISE  1       
I__453/I                                                            Span12Mux_h                0      2393               RISE  1       
I__453/O                                                            Span12Mux_h                724    3117               RISE  1       
I__455/I                                                            Span12Mux_v                0      3117               RISE  1       
I__455/O                                                            Span12Mux_v                724    3840               RISE  1       
I__457/I                                                            Span12Mux_h                0      3840               RISE  1       
I__457/O                                                            Span12Mux_h                724    4564               RISE  1       
I__459/I                                                            Sp12to4                    0      4564               RISE  1       
I__459/O                                                            Sp12to4                    631    5195               RISE  1       
I__461/I                                                            Span4Mux_v                 0      5195               RISE  1       
I__461/O                                                            Span4Mux_v                 517    5711               RISE  1       
I__463/I                                                            LocalMux                   0      5711               RISE  1       
I__463/O                                                            LocalMux                   486    6197               RISE  1       
I__466/I                                                            InMux                      0      6197               RISE  1       
I__466/O                                                            InMux                      382    6580               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6580               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  569    7148               FALL  3       
I__322/I                                                            LocalMux                   0      7148               FALL  1       
I__322/O                                                            LocalMux                   455    7603               FALL  1       
I__323/I                                                            InMux                      0      7603               FALL  1       
I__323/O                                                            InMux                      320    7923               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in0    LogicCell40_SEQ_MODE_0000  0      7923               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000  569    8492               FALL  2       
I__333/I                                                            Odrv12                     0      8492               FALL  1       
I__333/O                                                            Odrv12                     796    9288               FALL  1       
I__335/I                                                            Span12Mux_v                0      9288               FALL  1       
I__335/O                                                            Span12Mux_v                796    10084              FALL  1       
I__337/I                                                            Span12Mux_s7_h             0      10084              FALL  1       
I__337/O                                                            Span12Mux_s7_h             475    10559              FALL  1       
I__338/I                                                            Sp12to4                    0      10559              FALL  1       
I__338/O                                                            Sp12to4                    662    11221              FALL  1       
I__339/I                                                            Span4Mux_s2_v              0      11221              FALL  1       
I__339/O                                                            Span4Mux_s2_v              372    11593              FALL  1       
I__340/I                                                            LocalMux                   0      11593              FALL  1       
I__340/O                                                            LocalMux                   455    12048              FALL  1       
I__341/I                                                            IoInMux                    0      12048              FALL  1       
I__341/O                                                            IoInMux                    320    12368              FALL  1       
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      12368              FALL  1       
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   15666              FALL  1       
s12_obuf_iopad/DIN                                                  IO_PAD                     0      15666              FALL  1       
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   18154              FALL  1       
s12                                                                 top                        0      18154              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s12
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 17764


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17764
---------------------------- ------
Clock To Out Delay            17764

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     710    710                FALL  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      710                FALL  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     682    1392               FALL  1       
I__451/I                                                            Odrv12                     0      1392               FALL  1       
I__451/O                                                            Odrv12                     796    2188               FALL  1       
I__453/I                                                            Span12Mux_h                0      2188               FALL  1       
I__453/O                                                            Span12Mux_h                796    2984               FALL  1       
I__455/I                                                            Span12Mux_v                0      2984               FALL  1       
I__455/O                                                            Span12Mux_v                796    3780               FALL  1       
I__457/I                                                            Span12Mux_h                0      3780               FALL  1       
I__457/O                                                            Span12Mux_h                796    4576               FALL  1       
I__459/I                                                            Sp12to4                    0      4576               FALL  1       
I__459/O                                                            Sp12to4                    662    5238               FALL  1       
I__461/I                                                            Span4Mux_v                 0      5238               FALL  1       
I__461/O                                                            Span4Mux_v                 548    5785               FALL  1       
I__463/I                                                            LocalMux                   0      5785               FALL  1       
I__463/O                                                            LocalMux                   455    6240               FALL  1       
I__466/I                                                            InMux                      0      6240               FALL  1       
I__466/O                                                            InMux                      320    6561               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6561               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  662    7222               RISE  3       
I__322/I                                                            LocalMux                   0      7222               RISE  1       
I__322/O                                                            LocalMux                   486    7708               RISE  1       
I__323/I                                                            InMux                      0      7708               RISE  1       
I__323/O                                                            InMux                      382    8091               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in0    LogicCell40_SEQ_MODE_0000  0      8091               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000  662    8752               RISE  2       
I__333/I                                                            Odrv12                     0      8752               RISE  1       
I__333/O                                                            Odrv12                     724    9476               RISE  1       
I__335/I                                                            Span12Mux_v                0      9476               RISE  1       
I__335/O                                                            Span12Mux_v                724    10199              RISE  1       
I__337/I                                                            Span12Mux_s7_h             0      10199              RISE  1       
I__337/O                                                            Span12Mux_s7_h             424    10623              RISE  1       
I__338/I                                                            Sp12to4                    0      10623              RISE  1       
I__338/O                                                            Sp12to4                    631    11254              RISE  1       
I__339/I                                                            Span4Mux_s2_v              0      11254              RISE  1       
I__339/O                                                            Span4Mux_s2_v              372    11626              RISE  1       
I__340/I                                                            LocalMux                   0      11626              RISE  1       
I__340/O                                                            LocalMux                   486    12112              RISE  1       
I__341/I                                                            IoInMux                    0      12112              RISE  1       
I__341/O                                                            IoInMux                    382    12494              RISE  1       
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      12494              RISE  1       
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   15450              RISE  1       
s12_obuf_iopad/DIN                                                  IO_PAD                     0      15450              RISE  1       
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   17764              RISE  1       
s12                                                                 top                        0      17764              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s12
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 16570


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay             10954
---------------------------- ------
Clock To Out Delay            16570

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__486/I                                                  ClkMux                     0      4366               RISE  1       
I__486/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/lcout          LogicCell40_SEQ_MODE_1010  796    5616               RISE  2       
I__387/I                                                            LocalMux                   0      5616               RISE  1       
I__387/O                                                            LocalMux                   486    6102               RISE  1       
I__389/I                                                            InMux                      0      6102               RISE  1       
I__389/O                                                            InMux                      382    6485               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in3    LogicCell40_SEQ_MODE_0000  0      6485               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000  424    6909               FALL  2       
I__333/I                                                            Odrv12                     0      6909               FALL  1       
I__333/O                                                            Odrv12                     796    7704               FALL  1       
I__335/I                                                            Span12Mux_v                0      7704               FALL  1       
I__335/O                                                            Span12Mux_v                796    8500               FALL  1       
I__337/I                                                            Span12Mux_s7_h             0      8500               FALL  1       
I__337/O                                                            Span12Mux_s7_h             475    8976               FALL  1       
I__338/I                                                            Sp12to4                    0      8976               FALL  1       
I__338/O                                                            Sp12to4                    662    9638               FALL  1       
I__339/I                                                            Span4Mux_s2_v              0      9638               FALL  1       
I__339/O                                                            Span4Mux_s2_v              372    10010              FALL  1       
I__340/I                                                            LocalMux                   0      10010              FALL  1       
I__340/O                                                            LocalMux                   455    10464              FALL  1       
I__341/I                                                            IoInMux                    0      10464              FALL  1       
I__341/O                                                            IoInMux                    320    10785              FALL  1       
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      10785              FALL  1       
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   14082              FALL  1       
s12_obuf_iopad/DIN                                                  IO_PAD                     0      14082              FALL  1       
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   16570              FALL  1       
s12                                                                 top                        0      16570              FALL  1       

6.2.3::Path details for port: s13       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s13
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 16882


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16882
---------------------------- ------
Clock To Out Delay            16882

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     760    760                RISE  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__451/I                                                            Odrv12                     0      1670               RISE  1       
I__451/O                                                            Odrv12                     724    2393               RISE  1       
I__453/I                                                            Span12Mux_h                0      2393               RISE  1       
I__453/O                                                            Span12Mux_h                724    3117               RISE  1       
I__455/I                                                            Span12Mux_v                0      3117               RISE  1       
I__455/O                                                            Span12Mux_v                724    3840               RISE  1       
I__457/I                                                            Span12Mux_h                0      3840               RISE  1       
I__457/O                                                            Span12Mux_h                724    4564               RISE  1       
I__459/I                                                            Sp12to4                    0      4564               RISE  1       
I__459/O                                                            Sp12to4                    631    5195               RISE  1       
I__461/I                                                            Span4Mux_v                 0      5195               RISE  1       
I__461/O                                                            Span4Mux_v                 517    5711               RISE  1       
I__463/I                                                            LocalMux                   0      5711               RISE  1       
I__463/O                                                            LocalMux                   486    6197               RISE  1       
I__466/I                                                            InMux                      0      6197               RISE  1       
I__466/O                                                            InMux                      382    6580               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6580               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  569    7148               FALL  3       
I__322/I                                                            LocalMux                   0      7148               FALL  1       
I__322/O                                                            LocalMux                   455    7603               FALL  1       
I__324/I                                                            InMux                      0      7603               FALL  1       
I__324/O                                                            InMux                      320    7923               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in0    LogicCell40_SEQ_MODE_0000  0      7923               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000  569    8492               FALL  2       
I__351/I                                                            Odrv4                      0      8492               FALL  1       
I__351/O                                                            Odrv4                      548    9040               FALL  1       
I__353/I                                                            Span4Mux_h                 0      9040               FALL  1       
I__353/O                                                            Span4Mux_h                 465    9505               FALL  1       
I__354/I                                                            Span4Mux_s3_h              0      9505               FALL  1       
I__354/O                                                            Span4Mux_s3_h              341    9846               FALL  1       
I__355/I                                                            IoSpan4Mux                 0      9846               FALL  1       
I__355/O                                                            IoSpan4Mux                 475    10322              FALL  1       
I__356/I                                                            LocalMux                   0      10322              FALL  1       
I__356/O                                                            LocalMux                   455    10776              FALL  1       
I__357/I                                                            IoInMux                    0      10776              FALL  1       
I__357/O                                                            IoInMux                    320    11097              FALL  1       
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      11097              FALL  1       
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   14394              FALL  1       
s13_obuf_iopad/DIN                                                  IO_PAD                     0      14394              FALL  1       
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   16882              FALL  1       
s13                                                                 top                        0      16882              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s13
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 16617


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16617
---------------------------- ------
Clock To Out Delay            16617

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     710    710                FALL  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      710                FALL  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     682    1392               FALL  1       
I__451/I                                                            Odrv12                     0      1392               FALL  1       
I__451/O                                                            Odrv12                     796    2188               FALL  1       
I__453/I                                                            Span12Mux_h                0      2188               FALL  1       
I__453/O                                                            Span12Mux_h                796    2984               FALL  1       
I__455/I                                                            Span12Mux_v                0      2984               FALL  1       
I__455/O                                                            Span12Mux_v                796    3780               FALL  1       
I__457/I                                                            Span12Mux_h                0      3780               FALL  1       
I__457/O                                                            Span12Mux_h                796    4576               FALL  1       
I__459/I                                                            Sp12to4                    0      4576               FALL  1       
I__459/O                                                            Sp12to4                    662    5238               FALL  1       
I__461/I                                                            Span4Mux_v                 0      5238               FALL  1       
I__461/O                                                            Span4Mux_v                 548    5785               FALL  1       
I__463/I                                                            LocalMux                   0      5785               FALL  1       
I__463/O                                                            LocalMux                   455    6240               FALL  1       
I__466/I                                                            InMux                      0      6240               FALL  1       
I__466/O                                                            InMux                      320    6561               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6561               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  662    7222               RISE  3       
I__322/I                                                            LocalMux                   0      7222               RISE  1       
I__322/O                                                            LocalMux                   486    7708               RISE  1       
I__324/I                                                            InMux                      0      7708               RISE  1       
I__324/O                                                            InMux                      382    8091               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in0    LogicCell40_SEQ_MODE_0000  0      8091               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000  662    8752               RISE  2       
I__351/I                                                            Odrv4                      0      8752               RISE  1       
I__351/O                                                            Odrv4                      517    9269               RISE  1       
I__353/I                                                            Span4Mux_h                 0      9269               RISE  1       
I__353/O                                                            Span4Mux_h                 444    9713               RISE  1       
I__354/I                                                            Span4Mux_s3_h              0      9713               RISE  1       
I__354/O                                                            Span4Mux_s3_h              341    10055              RISE  1       
I__355/I                                                            IoSpan4Mux                 0      10055              RISE  1       
I__355/O                                                            IoSpan4Mux                 424    10478              RISE  1       
I__356/I                                                            LocalMux                   0      10478              RISE  1       
I__356/O                                                            LocalMux                   486    10964              RISE  1       
I__357/I                                                            IoInMux                    0      10964              RISE  1       
I__357/O                                                            IoInMux                    382    11347              RISE  1       
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      11347              RISE  1       
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   14303              RISE  1       
s13_obuf_iopad/DIN                                                  IO_PAD                     0      14303              RISE  1       
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   16617              RISE  1       
s13                                                                 top                        0      16617              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s13
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 15392


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay              9776
---------------------------- ------
Clock To Out Delay            15392

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__486/I                                                  ClkMux                     0      4366               RISE  1       
I__486/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/lcout          LogicCell40_SEQ_MODE_1010  796    5616               RISE  2       
I__404/I                                                            LocalMux                   0      5616               RISE  1       
I__404/O                                                            LocalMux                   486    6102               RISE  1       
I__406/I                                                            InMux                      0      6102               RISE  1       
I__406/O                                                            InMux                      382    6485               RISE  1       
I__407/I                                                            CascadeMux                 0      6485               RISE  1       
I__407/O                                                            CascadeMux                 0      6485               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in2    LogicCell40_SEQ_MODE_0000  0      6485               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000  517    7002               FALL  2       
I__351/I                                                            Odrv4                      0      7002               FALL  1       
I__351/O                                                            Odrv4                      548    7549               FALL  1       
I__353/I                                                            Span4Mux_h                 0      7549               FALL  1       
I__353/O                                                            Span4Mux_h                 465    8015               FALL  1       
I__354/I                                                            Span4Mux_s3_h              0      8015               FALL  1       
I__354/O                                                            Span4Mux_s3_h              341    8356               FALL  1       
I__355/I                                                            IoSpan4Mux                 0      8356               FALL  1       
I__355/O                                                            IoSpan4Mux                 475    8831               FALL  1       
I__356/I                                                            LocalMux                   0      8831               FALL  1       
I__356/O                                                            LocalMux                   455    9286               FALL  1       
I__357/I                                                            IoInMux                    0      9286               FALL  1       
I__357/O                                                            IoInMux                    320    9606               FALL  1       
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      9606               FALL  1       
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   12904              FALL  1       
s13_obuf_iopad/DIN                                                  IO_PAD                     0      12904              FALL  1       
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   15392              FALL  1       
s13                                                                 top                        0      15392              FALL  1       

6.2.4::Path details for port: s14       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s14
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 16779


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16779
---------------------------- ------
Clock To Out Delay            16779

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     760    760                RISE  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__451/I                                                            Odrv12                     0      1670               RISE  1       
I__451/O                                                            Odrv12                     724    2393               RISE  1       
I__453/I                                                            Span12Mux_h                0      2393               RISE  1       
I__453/O                                                            Span12Mux_h                724    3117               RISE  1       
I__455/I                                                            Span12Mux_v                0      3117               RISE  1       
I__455/O                                                            Span12Mux_v                724    3840               RISE  1       
I__457/I                                                            Span12Mux_h                0      3840               RISE  1       
I__457/O                                                            Span12Mux_h                724    4564               RISE  1       
I__459/I                                                            Sp12to4                    0      4564               RISE  1       
I__459/O                                                            Sp12to4                    631    5195               RISE  1       
I__461/I                                                            Span4Mux_v                 0      5195               RISE  1       
I__461/O                                                            Span4Mux_v                 517    5711               RISE  1       
I__463/I                                                            LocalMux                   0      5711               RISE  1       
I__463/O                                                            LocalMux                   486    6197               RISE  1       
I__466/I                                                            InMux                      0      6197               RISE  1       
I__466/O                                                            InMux                      382    6580               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6580               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/ltout                                 LogicCell40_SEQ_MODE_0000  569    7148               FALL  1       
I__321/I                                                            CascadeMux                 0      7148               FALL  1       
I__321/O                                                            CascadeMux                 0      7148               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in2    LogicCell40_SEQ_MODE_0000  0      7148               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000  517    7665               FALL  2       
I__314/I                                                            Odrv12                     0      7665               FALL  1       
I__314/O                                                            Odrv12                     796    8461               FALL  1       
I__316/I                                                            Span12Mux_v                0      8461               FALL  1       
I__316/O                                                            Span12Mux_v                796    9257               FALL  1       
I__317/I                                                            Sp12to4                    0      9257               FALL  1       
I__317/O                                                            Sp12to4                    662    9919               FALL  1       
I__318/I                                                            Span4Mux_s2_h              0      9919               FALL  1       
I__318/O                                                            Span4Mux_s2_h              300    10218              FALL  1       
I__319/I                                                            LocalMux                   0      10218              FALL  1       
I__319/O                                                            LocalMux                   455    10673              FALL  1       
I__320/I                                                            IoInMux                    0      10673              FALL  1       
I__320/O                                                            IoInMux                    320    10994              FALL  1       
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      10994              FALL  1       
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   14291              FALL  1       
s14_obuf_iopad/DIN                                                  IO_PAD                     0      14291              FALL  1       
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   16779              FALL  1       
s14                                                                 top                        0      16779              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s14
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 16173


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16173
---------------------------- ------
Clock To Out Delay            16173

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     710    710                FALL  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      710                FALL  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     682    1392               FALL  1       
I__451/I                                                            Odrv12                     0      1392               FALL  1       
I__451/O                                                            Odrv12                     796    2188               FALL  1       
I__453/I                                                            Span12Mux_h                0      2188               FALL  1       
I__453/O                                                            Span12Mux_h                796    2984               FALL  1       
I__455/I                                                            Span12Mux_v                0      2984               FALL  1       
I__455/O                                                            Span12Mux_v                796    3780               FALL  1       
I__457/I                                                            Span12Mux_h                0      3780               FALL  1       
I__457/O                                                            Span12Mux_h                796    4576               FALL  1       
I__459/I                                                            Sp12to4                    0      4576               FALL  1       
I__459/O                                                            Sp12to4                    662    5238               FALL  1       
I__461/I                                                            Span4Mux_v                 0      5238               FALL  1       
I__461/O                                                            Span4Mux_v                 548    5785               FALL  1       
I__463/I                                                            LocalMux                   0      5785               FALL  1       
I__463/O                                                            LocalMux                   455    6240               FALL  1       
I__466/I                                                            InMux                      0      6240               FALL  1       
I__466/O                                                            InMux                      320    6561               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6561               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/ltout                                 LogicCell40_SEQ_MODE_0000  538    7098               RISE  1       
I__321/I                                                            CascadeMux                 0      7098               RISE  1       
I__321/O                                                            CascadeMux                 0      7098               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in2    LogicCell40_SEQ_MODE_0000  0      7098               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000  558    7656               RISE  2       
I__314/I                                                            Odrv12                     0      7656               RISE  1       
I__314/O                                                            Odrv12                     724    8380               RISE  1       
I__316/I                                                            Span12Mux_v                0      8380               RISE  1       
I__316/O                                                            Span12Mux_v                724    9104               RISE  1       
I__317/I                                                            Sp12to4                    0      9104               RISE  1       
I__317/O                                                            Sp12to4                    631    9734               RISE  1       
I__318/I                                                            Span4Mux_s2_h              0      9734               RISE  1       
I__318/O                                                            Span4Mux_s2_h              300    10034              RISE  1       
I__319/I                                                            LocalMux                   0      10034              RISE  1       
I__319/O                                                            LocalMux                   486    10520              RISE  1       
I__320/I                                                            IoInMux                    0      10520              RISE  1       
I__320/O                                                            IoInMux                    382    10902              RISE  1       
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      10902              RISE  1       
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   13859              RISE  1       
s14_obuf_iopad/DIN                                                  IO_PAD                     0      13859              RISE  1       
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   16173              RISE  1       
s14                                                                 top                        0      16173              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s14
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 16023


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay             10407
---------------------------- ------
Clock To Out Delay            16023

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__486/I                                                  ClkMux                     0      4366               RISE  1       
I__486/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/lcout          LogicCell40_SEQ_MODE_1010  796    5616               RISE  2       
I__383/I                                                            LocalMux                   0      5616               RISE  1       
I__383/O                                                            LocalMux                   486    6102               RISE  1       
I__385/I                                                            InMux                      0      6102               RISE  1       
I__385/O                                                            InMux                      382    6485               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in3    LogicCell40_SEQ_MODE_0000  0      6485               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000  424    6909               FALL  2       
I__314/I                                                            Odrv12                     0      6909               FALL  1       
I__314/O                                                            Odrv12                     796    7704               FALL  1       
I__316/I                                                            Span12Mux_v                0      7704               FALL  1       
I__316/O                                                            Span12Mux_v                796    8500               FALL  1       
I__317/I                                                            Sp12to4                    0      8500               FALL  1       
I__317/O                                                            Sp12to4                    662    9162               FALL  1       
I__318/I                                                            Span4Mux_s2_h              0      9162               FALL  1       
I__318/O                                                            Span4Mux_s2_h              300    9462               FALL  1       
I__319/I                                                            LocalMux                   0      9462               FALL  1       
I__319/O                                                            LocalMux                   455    9917               FALL  1       
I__320/I                                                            IoInMux                    0      9917               FALL  1       
I__320/O                                                            IoInMux                    320    10237              FALL  1       
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      10237              FALL  1       
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   13535              FALL  1       
s14_obuf_iopad/DIN                                                  IO_PAD                     0      13535              FALL  1       
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   16023              FALL  1       
s14                                                                 top                        0      16023              FALL  1       

6.2.5::Path details for port: s15       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s15
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 17275


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17275
---------------------------- ------
Clock To Out Delay            17275

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     760    760                RISE  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__451/I                                                            Odrv12                     0      1670               RISE  1       
I__451/O                                                            Odrv12                     724    2393               RISE  1       
I__453/I                                                            Span12Mux_h                0      2393               RISE  1       
I__453/O                                                            Span12Mux_h                724    3117               RISE  1       
I__455/I                                                            Span12Mux_v                0      3117               RISE  1       
I__455/O                                                            Span12Mux_v                724    3840               RISE  1       
I__457/I                                                            Span12Mux_h                0      3840               RISE  1       
I__457/O                                                            Span12Mux_h                724    4564               RISE  1       
I__459/I                                                            Sp12to4                    0      4564               RISE  1       
I__459/O                                                            Sp12to4                    631    5195               RISE  1       
I__461/I                                                            Span4Mux_v                 0      5195               RISE  1       
I__461/O                                                            Span4Mux_v                 517    5711               RISE  1       
I__463/I                                                            LocalMux                   0      5711               RISE  1       
I__463/O                                                            LocalMux                   486    6197               RISE  1       
I__466/I                                                            InMux                      0      6197               RISE  1       
I__466/O                                                            InMux                      382    6580               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6580               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  569    7148               FALL  3       
I__322/I                                                            LocalMux                   0      7148               FALL  1       
I__322/O                                                            LocalMux                   455    7603               FALL  1       
I__325/I                                                            InMux                      0      7603               FALL  1       
I__325/O                                                            InMux                      320    7923               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in1    LogicCell40_SEQ_MODE_0000  0      7923               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000  558    8482               FALL  2       
I__343/I                                                            Odrv12                     0      8482               FALL  1       
I__343/O                                                            Odrv12                     796    9278               FALL  1       
I__345/I                                                            Span12Mux_v                0      9278               FALL  1       
I__345/O                                                            Span12Mux_v                796    10074              FALL  1       
I__347/I                                                            Span12Mux_s9_h             0      10074              FALL  1       
I__347/O                                                            Span12Mux_s9_h             641    10714              FALL  1       
I__348/I                                                            LocalMux                   0      10714              FALL  1       
I__348/O                                                            LocalMux                   455    11169              FALL  1       
I__349/I                                                            IoInMux                    0      11169              FALL  1       
I__349/O                                                            IoInMux                    320    11490              FALL  1       
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      11490              FALL  1       
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   14787              FALL  1       
s15_obuf_iopad/DIN                                                  IO_PAD                     0      14787              FALL  1       
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   17275              FALL  1       
s15                                                                 top                        0      17275              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s15
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 16844


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16844
---------------------------- ------
Clock To Out Delay            16844

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     710    710                FALL  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      710                FALL  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     682    1392               FALL  1       
I__451/I                                                            Odrv12                     0      1392               FALL  1       
I__451/O                                                            Odrv12                     796    2188               FALL  1       
I__453/I                                                            Span12Mux_h                0      2188               FALL  1       
I__453/O                                                            Span12Mux_h                796    2984               FALL  1       
I__455/I                                                            Span12Mux_v                0      2984               FALL  1       
I__455/O                                                            Span12Mux_v                796    3780               FALL  1       
I__457/I                                                            Span12Mux_h                0      3780               FALL  1       
I__457/O                                                            Span12Mux_h                796    4576               FALL  1       
I__459/I                                                            Sp12to4                    0      4576               FALL  1       
I__459/O                                                            Sp12to4                    662    5238               FALL  1       
I__461/I                                                            Span4Mux_v                 0      5238               FALL  1       
I__461/O                                                            Span4Mux_v                 548    5785               FALL  1       
I__463/I                                                            LocalMux                   0      5785               FALL  1       
I__463/O                                                            LocalMux                   455    6240               FALL  1       
I__466/I                                                            InMux                      0      6240               FALL  1       
I__466/O                                                            InMux                      320    6561               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6561               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  662    7222               RISE  3       
I__322/I                                                            LocalMux                   0      7222               RISE  1       
I__322/O                                                            LocalMux                   486    7708               RISE  1       
I__325/I                                                            InMux                      0      7708               RISE  1       
I__325/O                                                            InMux                      382    8091               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in1    LogicCell40_SEQ_MODE_0000  0      8091               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000  589    8680               RISE  2       
I__343/I                                                            Odrv12                     0      8680               RISE  1       
I__343/O                                                            Odrv12                     724    9403               RISE  1       
I__345/I                                                            Span12Mux_v                0      9403               RISE  1       
I__345/O                                                            Span12Mux_v                724    10127              RISE  1       
I__347/I                                                            Span12Mux_s9_h             0      10127              RISE  1       
I__347/O                                                            Span12Mux_s9_h             579    10706              RISE  1       
I__348/I                                                            LocalMux                   0      10706              RISE  1       
I__348/O                                                            LocalMux                   486    11192              RISE  1       
I__349/I                                                            IoInMux                    0      11192              RISE  1       
I__349/O                                                            IoInMux                    382    11574              RISE  1       
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      11574              RISE  1       
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   14530              RISE  1       
s15_obuf_iopad/DIN                                                  IO_PAD                     0      14530              RISE  1       
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   16844              RISE  1       
s15                                                                 top                        0      16844              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s15
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 15702


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay             10086
---------------------------- ------
Clock To Out Delay            15702

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__486/I                                                  ClkMux                     0      4366               RISE  1       
I__486/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/lcout          LogicCell40_SEQ_MODE_1010  796    5616               RISE  2       
I__379/I                                                            LocalMux                   0      5616               RISE  1       
I__379/O                                                            LocalMux                   486    6102               RISE  1       
I__381/I                                                            InMux                      0      6102               RISE  1       
I__381/O                                                            InMux                      382    6485               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in3    LogicCell40_SEQ_MODE_0000  0      6485               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000  424    6909               FALL  2       
I__343/I                                                            Odrv12                     0      6909               FALL  1       
I__343/O                                                            Odrv12                     796    7704               FALL  1       
I__345/I                                                            Span12Mux_v                0      7704               FALL  1       
I__345/O                                                            Span12Mux_v                796    8500               FALL  1       
I__347/I                                                            Span12Mux_s9_h             0      8500               FALL  1       
I__347/O                                                            Span12Mux_s9_h             641    9141               FALL  1       
I__348/I                                                            LocalMux                   0      9141               FALL  1       
I__348/O                                                            LocalMux                   455    9596               FALL  1       
I__349/I                                                            IoInMux                    0      9596               FALL  1       
I__349/O                                                            IoInMux                    320    9917               FALL  1       
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      9917               FALL  1       
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   13214              FALL  1       
s15_obuf_iopad/DIN                                                  IO_PAD                     0      13214              FALL  1       
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   15702              FALL  1       
s15                                                                 top                        0      15702              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: s12       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : s12
Input Port       : RST_N
Pad to Pad Delay : 21720

Pad to Pad Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                               top                        0      0                  RISE  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                     0      0                  RISE  1       
RST_N_ibuf_iopad/DOUT                                               IO_PAD                     760    760                RISE  1       
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__423/I                                                            Odrv4                      0      1670               RISE  1       
I__423/O                                                            Odrv4                      517    2186               RISE  1       
I__424/I                                                            LocalMux                   0      2186               RISE  1       
I__424/O                                                            LocalMux                   486    2672               RISE  1       
I__425/I                                                            InMux                      0      2672               RISE  1       
I__425/O                                                            InMux                      382    3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000  0      3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000  662    3716               RISE  1       
I__414/I                                                            Odrv12                     0      3716               RISE  1       
I__414/O                                                            Odrv12                     724    4440               RISE  1       
I__415/I                                                            Span12Mux_v                0      4440               RISE  1       
I__415/O                                                            Span12Mux_v                724    5164               RISE  1       
I__416/I                                                            Span12Mux_h                0      5164               RISE  1       
I__416/O                                                            Span12Mux_h                724    5887               RISE  1       
I__417/I                                                            Span12Mux_h                0      5887               RISE  1       
I__417/O                                                            Span12Mux_h                724    6611               RISE  1       
I__418/I                                                            Sp12to4                    0      6611               RISE  1       
I__418/O                                                            Sp12to4                    631    7241               RISE  1       
I__419/I                                                            Span4Mux_s2_h              0      7241               RISE  1       
I__419/O                                                            Span4Mux_s2_h              300    7541               RISE  1       
I__420/I                                                            IoSpan4Mux                 0      7541               RISE  1       
I__420/O                                                            IoSpan4Mux                 424    7965               RISE  1       
I__421/I                                                            LocalMux                   0      7965               RISE  1       
I__421/O                                                            LocalMux                   486    8451               RISE  1       
I__422/I                                                            IoInMux                    0      8451               RISE  1       
I__422/O                                                            IoInMux                    382    8833               RISE  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                     0      8833               RISE  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                     910    9743               RISE  108     
I__426/I                                                            gio2CtrlBuf                0      9743               RISE  1       
I__426/O                                                            gio2CtrlBuf                0      9743               RISE  1       
I__427/I                                                            GlobalMux                  0      9743               RISE  1       
I__427/O                                                            GlobalMux                  227    9970               RISE  1       
I__435/I                                                            Glb2LocalMux               0      9970               RISE  1       
I__435/O                                                            Glb2LocalMux               662    10632              RISE  1       
I__446/I                                                            LocalMux                   0      10632              RISE  1       
I__446/O                                                            LocalMux                   486    11118              RISE  1       
I__448/I                                                            InMux                      0      11118              RISE  1       
I__448/O                                                            InMux                      382    11500              RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in1    LogicCell40_SEQ_MODE_0000  0      11500              RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000  558    12058              FALL  2       
I__333/I                                                            Odrv12                     0      12058              FALL  1       
I__333/O                                                            Odrv12                     796    12854              FALL  1       
I__335/I                                                            Span12Mux_v                0      12854              FALL  1       
I__335/O                                                            Span12Mux_v                796    13650              FALL  1       
I__337/I                                                            Span12Mux_s7_h             0      13650              FALL  1       
I__337/O                                                            Span12Mux_s7_h             475    14126              FALL  1       
I__338/I                                                            Sp12to4                    0      14126              FALL  1       
I__338/O                                                            Sp12to4                    662    14787              FALL  1       
I__339/I                                                            Span4Mux_s2_v              0      14787              FALL  1       
I__339/O                                                            Span4Mux_s2_v              372    15159              FALL  1       
I__340/I                                                            LocalMux                   0      15159              FALL  1       
I__340/O                                                            LocalMux                   455    15614              FALL  1       
I__341/I                                                            IoInMux                    0      15614              FALL  1       
I__341/O                                                            IoInMux                    320    15935              FALL  1       
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      15935              FALL  1       
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   19232              FALL  1       
s12_obuf_iopad/DIN                                                  IO_PAD                     0      19232              FALL  1       
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   21720              FALL  1       
s12                                                                 top                        0      21720              FALL  1       

6.3.2::Path details for port: s13       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : s13
Input Port       : RST_N
Pad to Pad Delay : 20314

Pad to Pad Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                               top                        0      0                  RISE  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                     0      0                  RISE  1       
RST_N_ibuf_iopad/DOUT                                               IO_PAD                     760    760                RISE  1       
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__423/I                                                            Odrv4                      0      1670               RISE  1       
I__423/O                                                            Odrv4                      517    2186               RISE  1       
I__424/I                                                            LocalMux                   0      2186               RISE  1       
I__424/O                                                            LocalMux                   486    2672               RISE  1       
I__425/I                                                            InMux                      0      2672               RISE  1       
I__425/O                                                            InMux                      382    3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000  0      3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000  662    3716               RISE  1       
I__414/I                                                            Odrv12                     0      3716               RISE  1       
I__414/O                                                            Odrv12                     724    4440               RISE  1       
I__415/I                                                            Span12Mux_v                0      4440               RISE  1       
I__415/O                                                            Span12Mux_v                724    5164               RISE  1       
I__416/I                                                            Span12Mux_h                0      5164               RISE  1       
I__416/O                                                            Span12Mux_h                724    5887               RISE  1       
I__417/I                                                            Span12Mux_h                0      5887               RISE  1       
I__417/O                                                            Span12Mux_h                724    6611               RISE  1       
I__418/I                                                            Sp12to4                    0      6611               RISE  1       
I__418/O                                                            Sp12to4                    631    7241               RISE  1       
I__419/I                                                            Span4Mux_s2_h              0      7241               RISE  1       
I__419/O                                                            Span4Mux_s2_h              300    7541               RISE  1       
I__420/I                                                            IoSpan4Mux                 0      7541               RISE  1       
I__420/O                                                            IoSpan4Mux                 424    7965               RISE  1       
I__421/I                                                            LocalMux                   0      7965               RISE  1       
I__421/O                                                            LocalMux                   486    8451               RISE  1       
I__422/I                                                            IoInMux                    0      8451               RISE  1       
I__422/O                                                            IoInMux                    382    8833               RISE  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                     0      8833               RISE  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                     910    9743               RISE  108     
I__426/I                                                            gio2CtrlBuf                0      9743               RISE  1       
I__426/O                                                            gio2CtrlBuf                0      9743               RISE  1       
I__427/I                                                            GlobalMux                  0      9743               RISE  1       
I__427/O                                                            GlobalMux                  227    9970               RISE  1       
I__435/I                                                            Glb2LocalMux               0      9970               RISE  1       
I__435/O                                                            Glb2LocalMux               662    10632              RISE  1       
I__446/I                                                            LocalMux                   0      10632              RISE  1       
I__446/O                                                            LocalMux                   486    11118              RISE  1       
I__449/I                                                            InMux                      0      11118              RISE  1       
I__449/O                                                            InMux                      382    11500              RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in3    LogicCell40_SEQ_MODE_0000  0      11500              RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000  424    11924              FALL  2       
I__351/I                                                            Odrv4                      0      11924              FALL  1       
I__351/O                                                            Odrv4                      548    12472              FALL  1       
I__353/I                                                            Span4Mux_h                 0      12472              FALL  1       
I__353/O                                                            Span4Mux_h                 465    12937              FALL  1       
I__354/I                                                            Span4Mux_s3_h              0      12937              FALL  1       
I__354/O                                                            Span4Mux_s3_h              341    13278              FALL  1       
I__355/I                                                            IoSpan4Mux                 0      13278              FALL  1       
I__355/O                                                            IoSpan4Mux                 475    13754              FALL  1       
I__356/I                                                            LocalMux                   0      13754              FALL  1       
I__356/O                                                            LocalMux                   455    14208              FALL  1       
I__357/I                                                            IoInMux                    0      14208              FALL  1       
I__357/O                                                            IoInMux                    320    14529              FALL  1       
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      14529              FALL  1       
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   17826              FALL  1       
s13_obuf_iopad/DIN                                                  IO_PAD                     0      17826              FALL  1       
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   20314              FALL  1       
s13                                                                 top                        0      20314              FALL  1       

6.3.3::Path details for port: s14       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : s14
Input Port       : RST_N
Pad to Pad Delay : 21172

Pad to Pad Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                               top                        0      0                  RISE  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                     0      0                  RISE  1       
RST_N_ibuf_iopad/DOUT                                               IO_PAD                     760    760                RISE  1       
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__423/I                                                            Odrv4                      0      1670               RISE  1       
I__423/O                                                            Odrv4                      517    2186               RISE  1       
I__424/I                                                            LocalMux                   0      2186               RISE  1       
I__424/O                                                            LocalMux                   486    2672               RISE  1       
I__425/I                                                            InMux                      0      2672               RISE  1       
I__425/O                                                            InMux                      382    3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000  0      3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000  662    3716               RISE  1       
I__414/I                                                            Odrv12                     0      3716               RISE  1       
I__414/O                                                            Odrv12                     724    4440               RISE  1       
I__415/I                                                            Span12Mux_v                0      4440               RISE  1       
I__415/O                                                            Span12Mux_v                724    5164               RISE  1       
I__416/I                                                            Span12Mux_h                0      5164               RISE  1       
I__416/O                                                            Span12Mux_h                724    5887               RISE  1       
I__417/I                                                            Span12Mux_h                0      5887               RISE  1       
I__417/O                                                            Span12Mux_h                724    6611               RISE  1       
I__418/I                                                            Sp12to4                    0      6611               RISE  1       
I__418/O                                                            Sp12to4                    631    7241               RISE  1       
I__419/I                                                            Span4Mux_s2_h              0      7241               RISE  1       
I__419/O                                                            Span4Mux_s2_h              300    7541               RISE  1       
I__420/I                                                            IoSpan4Mux                 0      7541               RISE  1       
I__420/O                                                            IoSpan4Mux                 424    7965               RISE  1       
I__421/I                                                            LocalMux                   0      7965               RISE  1       
I__421/O                                                            LocalMux                   486    8451               RISE  1       
I__422/I                                                            IoInMux                    0      8451               RISE  1       
I__422/O                                                            IoInMux                    382    8833               RISE  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                     0      8833               RISE  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                     910    9743               RISE  108     
I__426/I                                                            gio2CtrlBuf                0      9743               RISE  1       
I__426/O                                                            gio2CtrlBuf                0      9743               RISE  1       
I__427/I                                                            GlobalMux                  0      9743               RISE  1       
I__427/O                                                            GlobalMux                  227    9970               RISE  1       
I__429/I                                                            Glb2LocalMux               0      9970               RISE  1       
I__429/O                                                            Glb2LocalMux               662    10632              RISE  1       
I__445/I                                                            LocalMux                   0      10632              RISE  1       
I__445/O                                                            LocalMux                   486    11118              RISE  1       
I__447/I                                                            InMux                      0      11118              RISE  1       
I__447/O                                                            InMux                      382    11500              RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in1    LogicCell40_SEQ_MODE_0000  0      11500              RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000  558    12058              FALL  2       
I__314/I                                                            Odrv12                     0      12058              FALL  1       
I__314/O                                                            Odrv12                     796    12854              FALL  1       
I__316/I                                                            Span12Mux_v                0      12854              FALL  1       
I__316/O                                                            Span12Mux_v                796    13650              FALL  1       
I__317/I                                                            Sp12to4                    0      13650              FALL  1       
I__317/O                                                            Sp12to4                    662    14312              FALL  1       
I__318/I                                                            Span4Mux_s2_h              0      14312              FALL  1       
I__318/O                                                            Span4Mux_s2_h              300    14611              FALL  1       
I__319/I                                                            LocalMux                   0      14611              FALL  1       
I__319/O                                                            LocalMux                   455    15066              FALL  1       
I__320/I                                                            IoInMux                    0      15066              FALL  1       
I__320/O                                                            IoInMux                    320    15387              FALL  1       
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      15387              FALL  1       
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   18684              FALL  1       
s14_obuf_iopad/DIN                                                  IO_PAD                     0      18684              FALL  1       
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   21172              FALL  1       
s14                                                                 top                        0      21172              FALL  1       

6.3.4::Path details for port: s15       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : s15
Input Port       : RST_N
Pad to Pad Delay : 20862

Pad to Pad Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                               top                        0      0                  RISE  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                     0      0                  RISE  1       
RST_N_ibuf_iopad/DOUT                                               IO_PAD                     760    760                RISE  1       
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__423/I                                                            Odrv4                      0      1670               RISE  1       
I__423/O                                                            Odrv4                      517    2186               RISE  1       
I__424/I                                                            LocalMux                   0      2186               RISE  1       
I__424/O                                                            LocalMux                   486    2672               RISE  1       
I__425/I                                                            InMux                      0      2672               RISE  1       
I__425/O                                                            InMux                      382    3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000  0      3055               RISE  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000  662    3716               RISE  1       
I__414/I                                                            Odrv12                     0      3716               RISE  1       
I__414/O                                                            Odrv12                     724    4440               RISE  1       
I__415/I                                                            Span12Mux_v                0      4440               RISE  1       
I__415/O                                                            Span12Mux_v                724    5164               RISE  1       
I__416/I                                                            Span12Mux_h                0      5164               RISE  1       
I__416/O                                                            Span12Mux_h                724    5887               RISE  1       
I__417/I                                                            Span12Mux_h                0      5887               RISE  1       
I__417/O                                                            Span12Mux_h                724    6611               RISE  1       
I__418/I                                                            Sp12to4                    0      6611               RISE  1       
I__418/O                                                            Sp12to4                    631    7241               RISE  1       
I__419/I                                                            Span4Mux_s2_h              0      7241               RISE  1       
I__419/O                                                            Span4Mux_s2_h              300    7541               RISE  1       
I__420/I                                                            IoSpan4Mux                 0      7541               RISE  1       
I__420/O                                                            IoSpan4Mux                 424    7965               RISE  1       
I__421/I                                                            LocalMux                   0      7965               RISE  1       
I__421/O                                                            LocalMux                   486    8451               RISE  1       
I__422/I                                                            IoInMux                    0      8451               RISE  1       
I__422/O                                                            IoInMux                    382    8833               RISE  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                     0      8833               RISE  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                     910    9743               RISE  108     
I__426/I                                                            gio2CtrlBuf                0      9743               RISE  1       
I__426/O                                                            gio2CtrlBuf                0      9743               RISE  1       
I__427/I                                                            GlobalMux                  0      9743               RISE  1       
I__427/O                                                            GlobalMux                  227    9970               RISE  1       
I__435/I                                                            Glb2LocalMux               0      9970               RISE  1       
I__435/O                                                            Glb2LocalMux               662    10632              RISE  1       
I__446/I                                                            LocalMux                   0      10632              RISE  1       
I__446/O                                                            LocalMux                   486    11118              RISE  1       
I__450/I                                                            InMux                      0      11118              RISE  1       
I__450/O                                                            InMux                      382    11500              RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in0    LogicCell40_SEQ_MODE_0000  0      11500              RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000  569    12069              FALL  2       
I__343/I                                                            Odrv12                     0      12069              FALL  1       
I__343/O                                                            Odrv12                     796    12865              FALL  1       
I__345/I                                                            Span12Mux_v                0      12865              FALL  1       
I__345/O                                                            Span12Mux_v                796    13660              FALL  1       
I__347/I                                                            Span12Mux_s9_h             0      13660              FALL  1       
I__347/O                                                            Span12Mux_s9_h             641    14301              FALL  1       
I__348/I                                                            LocalMux                   0      14301              FALL  1       
I__348/O                                                            LocalMux                   455    14756              FALL  1       
I__349/I                                                            IoInMux                    0      14756              FALL  1       
I__349/O                                                            IoInMux                    320    15077              FALL  1       
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      15077              FALL  1       
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   18374              FALL  1       
s15_obuf_iopad/DIN                                                  IO_PAD                     0      18374              FALL  1       
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   20862              FALL  1       
s15                                                                 top                        0      20862              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK_uC
Clock Reference   : top|CLK_uC:R
Hold Time         : -5078


Capture Clock Path Delay       4820
+ Hold  Time                      0
- Data Path Delay             -9898
---------------------------- ------
Hold Time                     -5078

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                     top                        0      0                  FALL  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  FALL  1       
RST_N_ibuf_iopad/DOUT                                     IO_PAD                     460    460                FALL  1       
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__423/I                                                  Odrv4                      0      1142               FALL  1       
I__423/O                                                  Odrv4                      548    1690               FALL  1       
I__424/I                                                  LocalMux                   0      1690               FALL  1       
I__424/O                                                  LocalMux                   455    2145               FALL  1       
I__425/I                                                  InMux                      0      2145               FALL  1       
I__425/O                                                  InMux                      320    2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000  0      2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000  569    3034               FALL  1       
I__414/I                                                  Odrv12                     0      3034               FALL  1       
I__414/O                                                  Odrv12                     796    3830               FALL  1       
I__415/I                                                  Span12Mux_v                0      3830               FALL  1       
I__415/O                                                  Span12Mux_v                796    4626               FALL  1       
I__416/I                                                  Span12Mux_h                0      4626               FALL  1       
I__416/O                                                  Span12Mux_h                796    5422               FALL  1       
I__417/I                                                  Span12Mux_h                0      5422               FALL  1       
I__417/O                                                  Span12Mux_h                796    6218               FALL  1       
I__418/I                                                  Sp12to4                    0      6218               FALL  1       
I__418/O                                                  Sp12to4                    662    6879               FALL  1       
I__419/I                                                  Span4Mux_s2_h              0      6879               FALL  1       
I__419/O                                                  Span4Mux_s2_h              300    7179               FALL  1       
I__420/I                                                  IoSpan4Mux                 0      7179               FALL  1       
I__420/O                                                  IoSpan4Mux                 475    7654               FALL  1       
I__421/I                                                  LocalMux                   0      7654               FALL  1       
I__421/O                                                  LocalMux                   455    8109               FALL  1       
I__422/I                                                  IoInMux                    0      8109               FALL  1       
I__422/O                                                  IoInMux                    320    8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                     827    9257               FALL  108     
I__426/I                                                  gio2CtrlBuf                0      9257               FALL  1       
I__426/O                                                  gio2CtrlBuf                0      9257               FALL  1       
I__427/I                                                  GlobalMux                  0      9257               FALL  1       
I__427/O                                                  GlobalMux                  114    9370               FALL  1       
I__428/I                                                  SRMux                      0      9370               FALL  1       
I__428/O                                                  SRMux                      527    9898               FALL  1       
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/sr  LogicCell40_SEQ_MODE_1010  0      9898               FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                     top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                   Odrv4                      0      1420               RISE  1       
I__127/O                                                   Odrv4                      517    1936               RISE  1       
I__128/I                                                   IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                   IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                   LocalMux                   0      2360               RISE  1       
I__129/O                                                   LocalMux                   486    2846               RISE  1       
I__130/I                                                   IoInMux                    0      2846               RISE  1       
I__130/O                                                   IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                     910    4138               RISE  104     
I__471/I                                                   gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                   gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                   GlobalMux                  0      4138               RISE  1       
I__472/O                                                   GlobalMux                  227    4366               RISE  1       
I__485/I                                                   ClkMux                     0      4366               RISE  1       
I__485/O                                                   ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

6.4.2::Path details for port: SDI       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SDI
Clock Port        : CLK_uC
Clock Reference   : top|CLK_uC:R
Hold Time         : -281


Capture Clock Path Delay       4820
+ Hold  Time                      0
- Data Path Delay             -5101
---------------------------- ------
Hold Time                      -281

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SDI                                                       top                        0      0                  FALL  1       
SDI_ibuf_iopad/PACKAGEPIN:in                              IO_PAD                     0      0                  FALL  1       
SDI_ibuf_iopad/DOUT                                       IO_PAD                     460    460                FALL  1       
SDI_ibuf_preio/PADIN                                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SDI_ibuf_preio/DIN0                                       PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__391/I                                                  Odrv12                     0      1142               FALL  1       
I__391/O                                                  Odrv12                     796    1938               FALL  1       
I__393/I                                                  Span12Mux_v                0      1938               FALL  1       
I__393/O                                                  Span12Mux_v                796    2734               FALL  1       
I__395/I                                                  Span12Mux_h                0      2734               FALL  1       
I__395/O                                                  Span12Mux_h                796    3530               FALL  1       
I__397/I                                                  Span12Mux_h                0      3530               FALL  1       
I__397/O                                                  Span12Mux_h                796    4326               FALL  1       
I__399/I                                                  LocalMux                   0      4326               FALL  1       
I__399/O                                                  LocalMux                   455    4781               FALL  1       
I__401/I                                                  InMux                      0      4781               FALL  1       
I__401/O                                                  InMux                      320    5101               FALL  1       
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/in0  LogicCell40_SEQ_MODE_1010  0      5101               FALL  1       

Capture Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__486/I                                                  ClkMux                     0      4366               RISE  1       
I__486/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: SDO_signal_out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDO_signal_out
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 16541


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay             10925
---------------------------- ------
Clock To Out Delay            16541

Launch Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                     top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                   Odrv4                      0      1420               RISE  1       
I__127/O                                                   Odrv4                      517    1936               RISE  1       
I__128/I                                                   IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                   IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                   LocalMux                   0      2360               RISE  1       
I__129/O                                                   LocalMux                   486    2846               RISE  1       
I__130/I                                                   IoInMux                    0      2846               RISE  1       
I__130/O                                                   IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                     910    4138               RISE  104     
I__471/I                                                   gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                   gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                   GlobalMux                  0      4138               RISE  1       
I__472/O                                                   GlobalMux                  227    4366               RISE  1       
I__485/I                                                   ClkMux                     0      4366               RISE  1       
I__485/O                                                   ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                             model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/lcout          LogicCell40_SEQ_MODE_1010  796    5616               FALL  1       
I__412/I                                                             LocalMux                   0      5616               FALL  1       
I__412/O                                                             LocalMux                   455    6071               FALL  1       
I__413/I                                                             InMux                      0      6071               FALL  1       
I__413/O                                                             InMux                      320    6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/in3    LogicCell40_SEQ_MODE_0000  0      6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/lcout  LogicCell40_SEQ_MODE_0000  465    6857               RISE  1       
I__301/I                                                             Odrv12                     0      6857               RISE  1       
I__301/O                                                             Odrv12                     724    7580               RISE  1       
I__302/I                                                             Span12Mux_h                0      7580               RISE  1       
I__302/O                                                             Span12Mux_h                724    8304               RISE  1       
I__303/I                                                             Span12Mux_v                0      8304               RISE  1       
I__303/O                                                             Span12Mux_v                724    9028               RISE  1       
I__304/I                                                             Sp12to4                    0      9028               RISE  1       
I__304/O                                                             Sp12to4                    631    9658               RISE  1       
I__305/I                                                             Span4Mux_h                 0      9658               RISE  1       
I__305/O                                                             Span4Mux_h                 444    10103              RISE  1       
I__306/I                                                             Span4Mux_s2_h              0      10103              RISE  1       
I__306/O                                                             Span4Mux_s2_h              300    10402              RISE  1       
I__307/I                                                             LocalMux                   0      10402              RISE  1       
I__307/O                                                             LocalMux                   486    10888              RISE  1       
I__308/I                                                             IoInMux                    0      10888              RISE  1       
I__308/O                                                             IoInMux                    382    11271              RISE  1       
SDO_signal_out_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001     0      11271              RISE  1       
SDO_signal_out_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001     2956   14227              RISE  1       
SDO_signal_out_obuf_iopad/DIN                                        IO_PAD                     0      14227              RISE  1       
SDO_signal_out_obuf_iopad/PACKAGEPIN:out                             IO_PAD                     2314   16541              RISE  1       
SDO_signal_out                                                       top                        0      16541              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDO_signal_out
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 16675


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16675
---------------------------- ------
Clock To Out Delay            16675

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                  top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                         IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                  IO_PAD                     510    510                RISE  1       
SEL_ibuf_preio/PADIN                                                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SEL_ibuf_preio/DIN0                                                  PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__451/I                                                             Odrv12                     0      1420               RISE  1       
I__451/O                                                             Odrv12                     724    2143               RISE  1       
I__453/I                                                             Span12Mux_h                0      2143               RISE  1       
I__453/O                                                             Span12Mux_h                724    2867               RISE  1       
I__455/I                                                             Span12Mux_v                0      2867               RISE  1       
I__455/O                                                             Span12Mux_v                724    3590               RISE  1       
I__457/I                                                             Span12Mux_h                0      3590               RISE  1       
I__457/O                                                             Span12Mux_h                724    4314               RISE  1       
I__459/I                                                             Sp12to4                    0      4314               RISE  1       
I__459/O                                                             Sp12to4                    631    4945               RISE  1       
I__461/I                                                             Span4Mux_v                 0      4945               RISE  1       
I__461/O                                                             Span4Mux_v                 517    5461               RISE  1       
I__463/I                                                             LocalMux                   0      5461               RISE  1       
I__463/O                                                             LocalMux                   486    5947               RISE  1       
I__468/I                                                             InMux                      0      5947               RISE  1       
I__468/O                                                             InMux                      382    6330               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/in0    LogicCell40_SEQ_MODE_0000  0      6330               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/lcout  LogicCell40_SEQ_MODE_0000  662    6991               RISE  1       
I__301/I                                                             Odrv12                     0      6991               RISE  1       
I__301/O                                                             Odrv12                     724    7715               RISE  1       
I__302/I                                                             Span12Mux_h                0      7715               RISE  1       
I__302/O                                                             Span12Mux_h                724    8438               RISE  1       
I__303/I                                                             Span12Mux_v                0      8438               RISE  1       
I__303/O                                                             Span12Mux_v                724    9162               RISE  1       
I__304/I                                                             Sp12to4                    0      9162               RISE  1       
I__304/O                                                             Sp12to4                    631    9793               RISE  1       
I__305/I                                                             Span4Mux_h                 0      9793               RISE  1       
I__305/O                                                             Span4Mux_h                 444    10237              RISE  1       
I__306/I                                                             Span4Mux_s2_h              0      10237              RISE  1       
I__306/O                                                             Span4Mux_s2_h              300    10537              RISE  1       
I__307/I                                                             LocalMux                   0      10537              RISE  1       
I__307/O                                                             LocalMux                   486    11023              RISE  1       
I__308/I                                                             IoInMux                    0      11023              RISE  1       
I__308/O                                                             IoInMux                    382    11405              RISE  1       
SDO_signal_out_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001     0      11405              RISE  1       
SDO_signal_out_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001     2956   14361              RISE  1       
SDO_signal_out_obuf_iopad/DIN                                        IO_PAD                     0      14361              RISE  1       
SDO_signal_out_obuf_iopad/PACKAGEPIN:out                             IO_PAD                     2314   16675              RISE  1       
SDO_signal_out                                                       top                        0      16675              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDO_signal_out
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 17254


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17254
---------------------------- ------
Clock To Out Delay            17254

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                  top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                         IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                  IO_PAD                     460    460                FALL  1       
SEL_ibuf_preio/PADIN                                                 PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SEL_ibuf_preio/DIN0                                                  PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__451/I                                                             Odrv12                     0      1142               FALL  1       
I__451/O                                                             Odrv12                     796    1938               FALL  1       
I__453/I                                                             Span12Mux_h                0      1938               FALL  1       
I__453/O                                                             Span12Mux_h                796    2734               FALL  1       
I__455/I                                                             Span12Mux_v                0      2734               FALL  1       
I__455/O                                                             Span12Mux_v                796    3530               FALL  1       
I__457/I                                                             Span12Mux_h                0      3530               FALL  1       
I__457/O                                                             Span12Mux_h                796    4326               FALL  1       
I__459/I                                                             Sp12to4                    0      4326               FALL  1       
I__459/O                                                             Sp12to4                    662    4988               FALL  1       
I__461/I                                                             Span4Mux_v                 0      4988               FALL  1       
I__461/O                                                             Span4Mux_v                 548    5535               FALL  1       
I__463/I                                                             LocalMux                   0      5535               FALL  1       
I__463/O                                                             LocalMux                   455    5990               FALL  1       
I__468/I                                                             InMux                      0      5990               FALL  1       
I__468/O                                                             InMux                      320    6311               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/in0    LogicCell40_SEQ_MODE_0000  0      6311               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/lcout  LogicCell40_SEQ_MODE_0000  569    6879               FALL  1       
I__301/I                                                             Odrv12                     0      6879               FALL  1       
I__301/O                                                             Odrv12                     796    7675               FALL  1       
I__302/I                                                             Span12Mux_h                0      7675               FALL  1       
I__302/O                                                             Span12Mux_h                796    8471               FALL  1       
I__303/I                                                             Span12Mux_v                0      8471               FALL  1       
I__303/O                                                             Span12Mux_v                796    9267               FALL  1       
I__304/I                                                             Sp12to4                    0      9267               FALL  1       
I__304/O                                                             Sp12to4                    662    9929               FALL  1       
I__305/I                                                             Span4Mux_h                 0      9929               FALL  1       
I__305/O                                                             Span4Mux_h                 465    10394              FALL  1       
I__306/I                                                             Span4Mux_s2_h              0      10394              FALL  1       
I__306/O                                                             Span4Mux_s2_h              300    10694              FALL  1       
I__307/I                                                             LocalMux                   0      10694              FALL  1       
I__307/O                                                             LocalMux                   455    11148              FALL  1       
I__308/I                                                             IoInMux                    0      11148              FALL  1       
I__308/O                                                             IoInMux                    320    11469              FALL  1       
SDO_signal_out_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001     0      11469              FALL  1       
SDO_signal_out_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001     3297   14766              FALL  1       
SDO_signal_out_obuf_iopad/DIN                                        IO_PAD                     0      14766              FALL  1       
SDO_signal_out_obuf_iopad/PACKAGEPIN:out                             IO_PAD                     2488   17254              FALL  1       
SDO_signal_out                                                       top                        0      17254              FALL  1       

6.5.2::Path details for port: s12       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s12
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 15869


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay             10253
---------------------------- ------
Clock To Out Delay            15869

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__486/I                                                  ClkMux                     0      4366               RISE  1       
I__486/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/lcout          LogicCell40_SEQ_MODE_1010  796    5616               FALL  2       
I__387/I                                                            LocalMux                   0      5616               FALL  1       
I__387/O                                                            LocalMux                   455    6071               FALL  1       
I__389/I                                                            InMux                      0      6071               FALL  1       
I__389/O                                                            InMux                      320    6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in3    LogicCell40_SEQ_MODE_0000  0      6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000  465    6857               RISE  2       
I__333/I                                                            Odrv12                     0      6857               RISE  1       
I__333/O                                                            Odrv12                     724    7580               RISE  1       
I__335/I                                                            Span12Mux_v                0      7580               RISE  1       
I__335/O                                                            Span12Mux_v                724    8304               RISE  1       
I__337/I                                                            Span12Mux_s7_h             0      8304               RISE  1       
I__337/O                                                            Span12Mux_s7_h             424    8728               RISE  1       
I__338/I                                                            Sp12to4                    0      8728               RISE  1       
I__338/O                                                            Sp12to4                    631    9358               RISE  1       
I__339/I                                                            Span4Mux_s2_v              0      9358               RISE  1       
I__339/O                                                            Span4Mux_s2_v              372    9731               RISE  1       
I__340/I                                                            LocalMux                   0      9731               RISE  1       
I__340/O                                                            LocalMux                   486    10216              RISE  1       
I__341/I                                                            IoInMux                    0      10216              RISE  1       
I__341/O                                                            IoInMux                    382    10599              RISE  1       
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      10599              RISE  1       
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   13555              RISE  1       
s12_obuf_iopad/DIN                                                  IO_PAD                     0      13555              RISE  1       
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   15869              RISE  1       
s12                                                                 top                        0      15869              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s12
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 17514


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17514
---------------------------- ------
Clock To Out Delay            17514

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     460    460                FALL  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__451/I                                                            Odrv12                     0      1142               FALL  1       
I__451/O                                                            Odrv12                     796    1938               FALL  1       
I__453/I                                                            Span12Mux_h                0      1938               FALL  1       
I__453/O                                                            Span12Mux_h                796    2734               FALL  1       
I__455/I                                                            Span12Mux_v                0      2734               FALL  1       
I__455/O                                                            Span12Mux_v                796    3530               FALL  1       
I__457/I                                                            Span12Mux_h                0      3530               FALL  1       
I__457/O                                                            Span12Mux_h                796    4326               FALL  1       
I__459/I                                                            Sp12to4                    0      4326               FALL  1       
I__459/O                                                            Sp12to4                    662    4988               FALL  1       
I__461/I                                                            Span4Mux_v                 0      4988               FALL  1       
I__461/O                                                            Span4Mux_v                 548    5535               FALL  1       
I__463/I                                                            LocalMux                   0      5535               FALL  1       
I__463/O                                                            LocalMux                   455    5990               FALL  1       
I__466/I                                                            InMux                      0      5990               FALL  1       
I__466/O                                                            InMux                      320    6311               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6311               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  662    6972               RISE  3       
I__322/I                                                            LocalMux                   0      6972               RISE  1       
I__322/O                                                            LocalMux                   486    7458               RISE  1       
I__323/I                                                            InMux                      0      7458               RISE  1       
I__323/O                                                            InMux                      382    7841               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in0    LogicCell40_SEQ_MODE_0000  0      7841               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000  662    8502               RISE  2       
I__333/I                                                            Odrv12                     0      8502               RISE  1       
I__333/O                                                            Odrv12                     724    9226               RISE  1       
I__335/I                                                            Span12Mux_v                0      9226               RISE  1       
I__335/O                                                            Span12Mux_v                724    9949               RISE  1       
I__337/I                                                            Span12Mux_s7_h             0      9949               RISE  1       
I__337/O                                                            Span12Mux_s7_h             424    10373              RISE  1       
I__338/I                                                            Sp12to4                    0      10373              RISE  1       
I__338/O                                                            Sp12to4                    631    11004              RISE  1       
I__339/I                                                            Span4Mux_s2_v              0      11004              RISE  1       
I__339/O                                                            Span4Mux_s2_v              372    11376              RISE  1       
I__340/I                                                            LocalMux                   0      11376              RISE  1       
I__340/O                                                            LocalMux                   486    11862              RISE  1       
I__341/I                                                            IoInMux                    0      11862              RISE  1       
I__341/O                                                            IoInMux                    382    12244              RISE  1       
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      12244              RISE  1       
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   15200              RISE  1       
s12_obuf_iopad/DIN                                                  IO_PAD                     0      15200              RISE  1       
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   17514              RISE  1       
s12                                                                 top                        0      17514              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s12
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 17904


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17904
---------------------------- ------
Clock To Out Delay            17904

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     510    510                RISE  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__451/I                                                            Odrv12                     0      1420               RISE  1       
I__451/O                                                            Odrv12                     724    2143               RISE  1       
I__453/I                                                            Span12Mux_h                0      2143               RISE  1       
I__453/O                                                            Span12Mux_h                724    2867               RISE  1       
I__455/I                                                            Span12Mux_v                0      2867               RISE  1       
I__455/O                                                            Span12Mux_v                724    3590               RISE  1       
I__457/I                                                            Span12Mux_h                0      3590               RISE  1       
I__457/O                                                            Span12Mux_h                724    4314               RISE  1       
I__459/I                                                            Sp12to4                    0      4314               RISE  1       
I__459/O                                                            Sp12to4                    631    4945               RISE  1       
I__461/I                                                            Span4Mux_v                 0      4945               RISE  1       
I__461/O                                                            Span4Mux_v                 517    5461               RISE  1       
I__463/I                                                            LocalMux                   0      5461               RISE  1       
I__463/O                                                            LocalMux                   486    5947               RISE  1       
I__466/I                                                            InMux                      0      5947               RISE  1       
I__466/O                                                            InMux                      382    6330               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6330               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  569    6898               FALL  3       
I__322/I                                                            LocalMux                   0      6898               FALL  1       
I__322/O                                                            LocalMux                   455    7353               FALL  1       
I__323/I                                                            InMux                      0      7353               FALL  1       
I__323/O                                                            InMux                      320    7673               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in0    LogicCell40_SEQ_MODE_0000  0      7673               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000  569    8242               FALL  2       
I__333/I                                                            Odrv12                     0      8242               FALL  1       
I__333/O                                                            Odrv12                     796    9038               FALL  1       
I__335/I                                                            Span12Mux_v                0      9038               FALL  1       
I__335/O                                                            Span12Mux_v                796    9834               FALL  1       
I__337/I                                                            Span12Mux_s7_h             0      9834               FALL  1       
I__337/O                                                            Span12Mux_s7_h             475    10309              FALL  1       
I__338/I                                                            Sp12to4                    0      10309              FALL  1       
I__338/O                                                            Sp12to4                    662    10971              FALL  1       
I__339/I                                                            Span4Mux_s2_v              0      10971              FALL  1       
I__339/O                                                            Span4Mux_s2_v              372    11343              FALL  1       
I__340/I                                                            LocalMux                   0      11343              FALL  1       
I__340/O                                                            LocalMux                   455    11798              FALL  1       
I__341/I                                                            IoInMux                    0      11798              FALL  1       
I__341/O                                                            IoInMux                    320    12118              FALL  1       
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      12118              FALL  1       
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   15416              FALL  1       
s12_obuf_iopad/DIN                                                  IO_PAD                     0      15416              FALL  1       
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   17904              FALL  1       
s12                                                                 top                        0      17904              FALL  1       

6.5.3::Path details for port: s13       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s13
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 14815


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay              9199
---------------------------- ------
Clock To Out Delay            14815

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__486/I                                                  ClkMux                     0      4366               RISE  1       
I__486/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/lcout          LogicCell40_SEQ_MODE_1010  796    5616               FALL  2       
I__404/I                                                            LocalMux                   0      5616               FALL  1       
I__404/O                                                            LocalMux                   455    6071               FALL  1       
I__406/I                                                            InMux                      0      6071               FALL  1       
I__406/O                                                            InMux                      320    6392               FALL  1       
I__407/I                                                            CascadeMux                 0      6392               FALL  1       
I__407/O                                                            CascadeMux                 0      6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in2    LogicCell40_SEQ_MODE_0000  0      6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000  558    6950               RISE  2       
I__351/I                                                            Odrv4                      0      6950               RISE  1       
I__351/O                                                            Odrv4                      517    7467               RISE  1       
I__353/I                                                            Span4Mux_h                 0      7467               RISE  1       
I__353/O                                                            Span4Mux_h                 444    7911               RISE  1       
I__354/I                                                            Span4Mux_s3_h              0      7911               RISE  1       
I__354/O                                                            Span4Mux_s3_h              341    8252               RISE  1       
I__355/I                                                            IoSpan4Mux                 0      8252               RISE  1       
I__355/O                                                            IoSpan4Mux                 424    8676               RISE  1       
I__356/I                                                            LocalMux                   0      8676               RISE  1       
I__356/O                                                            LocalMux                   486    9162               RISE  1       
I__357/I                                                            IoInMux                    0      9162               RISE  1       
I__357/O                                                            IoInMux                    382    9544               RISE  1       
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      9544               RISE  1       
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   12501              RISE  1       
s13_obuf_iopad/DIN                                                  IO_PAD                     0      12501              RISE  1       
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   14815              RISE  1       
s13                                                                 top                        0      14815              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s13
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 16367


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16367
---------------------------- ------
Clock To Out Delay            16367

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     460    460                FALL  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__451/I                                                            Odrv12                     0      1142               FALL  1       
I__451/O                                                            Odrv12                     796    1938               FALL  1       
I__453/I                                                            Span12Mux_h                0      1938               FALL  1       
I__453/O                                                            Span12Mux_h                796    2734               FALL  1       
I__455/I                                                            Span12Mux_v                0      2734               FALL  1       
I__455/O                                                            Span12Mux_v                796    3530               FALL  1       
I__457/I                                                            Span12Mux_h                0      3530               FALL  1       
I__457/O                                                            Span12Mux_h                796    4326               FALL  1       
I__459/I                                                            Sp12to4                    0      4326               FALL  1       
I__459/O                                                            Sp12to4                    662    4988               FALL  1       
I__461/I                                                            Span4Mux_v                 0      4988               FALL  1       
I__461/O                                                            Span4Mux_v                 548    5535               FALL  1       
I__463/I                                                            LocalMux                   0      5535               FALL  1       
I__463/O                                                            LocalMux                   455    5990               FALL  1       
I__466/I                                                            InMux                      0      5990               FALL  1       
I__466/O                                                            InMux                      320    6311               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6311               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  662    6972               RISE  3       
I__322/I                                                            LocalMux                   0      6972               RISE  1       
I__322/O                                                            LocalMux                   486    7458               RISE  1       
I__324/I                                                            InMux                      0      7458               RISE  1       
I__324/O                                                            InMux                      382    7841               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in0    LogicCell40_SEQ_MODE_0000  0      7841               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000  662    8502               RISE  2       
I__351/I                                                            Odrv4                      0      8502               RISE  1       
I__351/O                                                            Odrv4                      517    9019               RISE  1       
I__353/I                                                            Span4Mux_h                 0      9019               RISE  1       
I__353/O                                                            Span4Mux_h                 444    9463               RISE  1       
I__354/I                                                            Span4Mux_s3_h              0      9463               RISE  1       
I__354/O                                                            Span4Mux_s3_h              341    9805               RISE  1       
I__355/I                                                            IoSpan4Mux                 0      9805               RISE  1       
I__355/O                                                            IoSpan4Mux                 424    10228              RISE  1       
I__356/I                                                            LocalMux                   0      10228              RISE  1       
I__356/O                                                            LocalMux                   486    10714              RISE  1       
I__357/I                                                            IoInMux                    0      10714              RISE  1       
I__357/O                                                            IoInMux                    382    11097              RISE  1       
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      11097              RISE  1       
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   14053              RISE  1       
s13_obuf_iopad/DIN                                                  IO_PAD                     0      14053              RISE  1       
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   16367              RISE  1       
s13                                                                 top                        0      16367              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s13
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 16632


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16632
---------------------------- ------
Clock To Out Delay            16632

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     510    510                RISE  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__451/I                                                            Odrv12                     0      1420               RISE  1       
I__451/O                                                            Odrv12                     724    2143               RISE  1       
I__453/I                                                            Span12Mux_h                0      2143               RISE  1       
I__453/O                                                            Span12Mux_h                724    2867               RISE  1       
I__455/I                                                            Span12Mux_v                0      2867               RISE  1       
I__455/O                                                            Span12Mux_v                724    3590               RISE  1       
I__457/I                                                            Span12Mux_h                0      3590               RISE  1       
I__457/O                                                            Span12Mux_h                724    4314               RISE  1       
I__459/I                                                            Sp12to4                    0      4314               RISE  1       
I__459/O                                                            Sp12to4                    631    4945               RISE  1       
I__461/I                                                            Span4Mux_v                 0      4945               RISE  1       
I__461/O                                                            Span4Mux_v                 517    5461               RISE  1       
I__463/I                                                            LocalMux                   0      5461               RISE  1       
I__463/O                                                            LocalMux                   486    5947               RISE  1       
I__466/I                                                            InMux                      0      5947               RISE  1       
I__466/O                                                            InMux                      382    6330               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6330               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  569    6898               FALL  3       
I__322/I                                                            LocalMux                   0      6898               FALL  1       
I__322/O                                                            LocalMux                   455    7353               FALL  1       
I__324/I                                                            InMux                      0      7353               FALL  1       
I__324/O                                                            InMux                      320    7673               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in0    LogicCell40_SEQ_MODE_0000  0      7673               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000  569    8242               FALL  2       
I__351/I                                                            Odrv4                      0      8242               FALL  1       
I__351/O                                                            Odrv4                      548    8790               FALL  1       
I__353/I                                                            Span4Mux_h                 0      8790               FALL  1       
I__353/O                                                            Span4Mux_h                 465    9255               FALL  1       
I__354/I                                                            Span4Mux_s3_h              0      9255               FALL  1       
I__354/O                                                            Span4Mux_s3_h              341    9596               FALL  1       
I__355/I                                                            IoSpan4Mux                 0      9596               FALL  1       
I__355/O                                                            IoSpan4Mux                 475    10072              FALL  1       
I__356/I                                                            LocalMux                   0      10072              FALL  1       
I__356/O                                                            LocalMux                   455    10526              FALL  1       
I__357/I                                                            IoInMux                    0      10526              FALL  1       
I__357/O                                                            IoInMux                    320    10847              FALL  1       
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      10847              FALL  1       
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   14144              FALL  1       
s13_obuf_iopad/DIN                                                  IO_PAD                     0      14144              FALL  1       
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   16632              FALL  1       
s13                                                                 top                        0      16632              FALL  1       

6.5.4::Path details for port: s14       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s14
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 15373


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay              9757
---------------------------- ------
Clock To Out Delay            15373

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__486/I                                                  ClkMux                     0      4366               RISE  1       
I__486/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/lcout          LogicCell40_SEQ_MODE_1010  796    5616               FALL  2       
I__383/I                                                            LocalMux                   0      5616               FALL  1       
I__383/O                                                            LocalMux                   455    6071               FALL  1       
I__385/I                                                            InMux                      0      6071               FALL  1       
I__385/O                                                            InMux                      320    6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in3    LogicCell40_SEQ_MODE_0000  0      6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000  465    6857               RISE  2       
I__314/I                                                            Odrv12                     0      6857               RISE  1       
I__314/O                                                            Odrv12                     724    7580               RISE  1       
I__316/I                                                            Span12Mux_v                0      7580               RISE  1       
I__316/O                                                            Span12Mux_v                724    8304               RISE  1       
I__317/I                                                            Sp12to4                    0      8304               RISE  1       
I__317/O                                                            Sp12to4                    631    8935               RISE  1       
I__318/I                                                            Span4Mux_s2_h              0      8935               RISE  1       
I__318/O                                                            Span4Mux_s2_h              300    9234               RISE  1       
I__319/I                                                            LocalMux                   0      9234               RISE  1       
I__319/O                                                            LocalMux                   486    9720               RISE  1       
I__320/I                                                            IoInMux                    0      9720               RISE  1       
I__320/O                                                            IoInMux                    382    10103              RISE  1       
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      10103              RISE  1       
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   13059              RISE  1       
s14_obuf_iopad/DIN                                                  IO_PAD                     0      13059              RISE  1       
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   15373              RISE  1       
s14                                                                 top                        0      15373              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s14
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 15923


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             15923
---------------------------- ------
Clock To Out Delay            15923

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     460    460                FALL  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__451/I                                                            Odrv12                     0      1142               FALL  1       
I__451/O                                                            Odrv12                     796    1938               FALL  1       
I__453/I                                                            Span12Mux_h                0      1938               FALL  1       
I__453/O                                                            Span12Mux_h                796    2734               FALL  1       
I__455/I                                                            Span12Mux_v                0      2734               FALL  1       
I__455/O                                                            Span12Mux_v                796    3530               FALL  1       
I__457/I                                                            Span12Mux_h                0      3530               FALL  1       
I__457/O                                                            Span12Mux_h                796    4326               FALL  1       
I__459/I                                                            Sp12to4                    0      4326               FALL  1       
I__459/O                                                            Sp12to4                    662    4988               FALL  1       
I__461/I                                                            Span4Mux_v                 0      4988               FALL  1       
I__461/O                                                            Span4Mux_v                 548    5535               FALL  1       
I__463/I                                                            LocalMux                   0      5535               FALL  1       
I__463/O                                                            LocalMux                   455    5990               FALL  1       
I__466/I                                                            InMux                      0      5990               FALL  1       
I__466/O                                                            InMux                      320    6311               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6311               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/ltout                                 LogicCell40_SEQ_MODE_0000  538    6848               RISE  1       
I__321/I                                                            CascadeMux                 0      6848               RISE  1       
I__321/O                                                            CascadeMux                 0      6848               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in2    LogicCell40_SEQ_MODE_0000  0      6848               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000  558    7406               RISE  2       
I__314/I                                                            Odrv12                     0      7406               RISE  1       
I__314/O                                                            Odrv12                     724    8130               RISE  1       
I__316/I                                                            Span12Mux_v                0      8130               RISE  1       
I__316/O                                                            Span12Mux_v                724    8854               RISE  1       
I__317/I                                                            Sp12to4                    0      8854               RISE  1       
I__317/O                                                            Sp12to4                    631    9484               RISE  1       
I__318/I                                                            Span4Mux_s2_h              0      9484               RISE  1       
I__318/O                                                            Span4Mux_s2_h              300    9784               RISE  1       
I__319/I                                                            LocalMux                   0      9784               RISE  1       
I__319/O                                                            LocalMux                   486    10270              RISE  1       
I__320/I                                                            IoInMux                    0      10270              RISE  1       
I__320/O                                                            IoInMux                    382    10652              RISE  1       
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      10652              RISE  1       
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   13609              RISE  1       
s14_obuf_iopad/DIN                                                  IO_PAD                     0      13609              RISE  1       
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   15923              RISE  1       
s14                                                                 top                        0      15923              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s14
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 16529


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16529
---------------------------- ------
Clock To Out Delay            16529

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     510    510                RISE  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__451/I                                                            Odrv12                     0      1420               RISE  1       
I__451/O                                                            Odrv12                     724    2143               RISE  1       
I__453/I                                                            Span12Mux_h                0      2143               RISE  1       
I__453/O                                                            Span12Mux_h                724    2867               RISE  1       
I__455/I                                                            Span12Mux_v                0      2867               RISE  1       
I__455/O                                                            Span12Mux_v                724    3590               RISE  1       
I__457/I                                                            Span12Mux_h                0      3590               RISE  1       
I__457/O                                                            Span12Mux_h                724    4314               RISE  1       
I__459/I                                                            Sp12to4                    0      4314               RISE  1       
I__459/O                                                            Sp12to4                    631    4945               RISE  1       
I__461/I                                                            Span4Mux_v                 0      4945               RISE  1       
I__461/O                                                            Span4Mux_v                 517    5461               RISE  1       
I__463/I                                                            LocalMux                   0      5461               RISE  1       
I__463/O                                                            LocalMux                   486    5947               RISE  1       
I__466/I                                                            InMux                      0      5947               RISE  1       
I__466/O                                                            InMux                      382    6330               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6330               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/ltout                                 LogicCell40_SEQ_MODE_0000  569    6898               FALL  1       
I__321/I                                                            CascadeMux                 0      6898               FALL  1       
I__321/O                                                            CascadeMux                 0      6898               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in2    LogicCell40_SEQ_MODE_0000  0      6898               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000  517    7415               FALL  2       
I__314/I                                                            Odrv12                     0      7415               FALL  1       
I__314/O                                                            Odrv12                     796    8211               FALL  1       
I__316/I                                                            Span12Mux_v                0      8211               FALL  1       
I__316/O                                                            Span12Mux_v                796    9007               FALL  1       
I__317/I                                                            Sp12to4                    0      9007               FALL  1       
I__317/O                                                            Sp12to4                    662    9669               FALL  1       
I__318/I                                                            Span4Mux_s2_h              0      9669               FALL  1       
I__318/O                                                            Span4Mux_s2_h              300    9968               FALL  1       
I__319/I                                                            LocalMux                   0      9968               FALL  1       
I__319/O                                                            LocalMux                   455    10423              FALL  1       
I__320/I                                                            IoInMux                    0      10423              FALL  1       
I__320/O                                                            IoInMux                    320    10744              FALL  1       
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      10744              FALL  1       
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   14041              FALL  1       
s14_obuf_iopad/DIN                                                  IO_PAD                     0      14041              FALL  1       
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   16529              FALL  1       
s14                                                                 top                        0      16529              FALL  1       

6.5.5::Path details for port: s15       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s15
Clock Port         : CLK_uC
Clock Reference    : top|CLK_uC:R
Clock to Out Delay : 15022


Launch Clock Path Delay        4820
+ Clock To Q Delay              796
+ Data Path Delay              9406
---------------------------- ------
Clock To Out Delay            15022

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_uC                                                    top                        0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__127/I                                                  Odrv4                      0      1420               RISE  1       
I__127/O                                                  Odrv4                      517    1936               RISE  1       
I__128/I                                                  IoSpan4Mux                 0      1936               RISE  1       
I__128/O                                                  IoSpan4Mux                 424    2360               RISE  1       
I__129/I                                                  LocalMux                   0      2360               RISE  1       
I__129/O                                                  LocalMux                   486    2846               RISE  1       
I__130/I                                                  IoInMux                    0      2846               RISE  1       
I__130/O                                                  IoInMux                    382    3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                     0      3229               RISE  1       
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                     910    4138               RISE  104     
I__471/I                                                  gio2CtrlBuf                0      4138               RISE  1       
I__471/O                                                  gio2CtrlBuf                0      4138               RISE  1       
I__472/I                                                  GlobalMux                  0      4138               RISE  1       
I__472/O                                                  GlobalMux                  227    4366               RISE  1       
I__486/I                                                  ClkMux                     0      4366               RISE  1       
I__486/O                                                  ClkMux                     455    4820               RISE  1       
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk  LogicCell40_SEQ_MODE_1010  0      4820               RISE  1       

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/lcout          LogicCell40_SEQ_MODE_1010  796    5616               FALL  2       
I__379/I                                                            LocalMux                   0      5616               FALL  1       
I__379/O                                                            LocalMux                   455    6071               FALL  1       
I__381/I                                                            InMux                      0      6071               FALL  1       
I__381/O                                                            InMux                      320    6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in3    LogicCell40_SEQ_MODE_0000  0      6392               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000  465    6857               RISE  2       
I__343/I                                                            Odrv12                     0      6857               RISE  1       
I__343/O                                                            Odrv12                     724    7580               RISE  1       
I__345/I                                                            Span12Mux_v                0      7580               RISE  1       
I__345/O                                                            Span12Mux_v                724    8304               RISE  1       
I__347/I                                                            Span12Mux_s9_h             0      8304               RISE  1       
I__347/O                                                            Span12Mux_s9_h             579    8883               RISE  1       
I__348/I                                                            LocalMux                   0      8883               RISE  1       
I__348/O                                                            LocalMux                   486    9369               RISE  1       
I__349/I                                                            IoInMux                    0      9369               RISE  1       
I__349/O                                                            IoInMux                    382    9751               RISE  1       
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      9751               RISE  1       
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   12708              RISE  1       
s15_obuf_iopad/DIN                                                  IO_PAD                     0      12708              RISE  1       
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   15022              RISE  1       
s15                                                                 top                        0      15022              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s15
Clock Port         : SEL
Clock Reference    : top|SEL:F
Clock to Out Delay : 16594


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16594
---------------------------- ------
Clock To Out Delay            16594

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  FALL  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  FALL  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     460    460                FALL  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__451/I                                                            Odrv12                     0      1142               FALL  1       
I__451/O                                                            Odrv12                     796    1938               FALL  1       
I__453/I                                                            Span12Mux_h                0      1938               FALL  1       
I__453/O                                                            Span12Mux_h                796    2734               FALL  1       
I__455/I                                                            Span12Mux_v                0      2734               FALL  1       
I__455/O                                                            Span12Mux_v                796    3530               FALL  1       
I__457/I                                                            Span12Mux_h                0      3530               FALL  1       
I__457/O                                                            Span12Mux_h                796    4326               FALL  1       
I__459/I                                                            Sp12to4                    0      4326               FALL  1       
I__459/O                                                            Sp12to4                    662    4988               FALL  1       
I__461/I                                                            Span4Mux_v                 0      4988               FALL  1       
I__461/O                                                            Span4Mux_v                 548    5535               FALL  1       
I__463/I                                                            LocalMux                   0      5535               FALL  1       
I__463/O                                                            LocalMux                   455    5990               FALL  1       
I__466/I                                                            InMux                      0      5990               FALL  1       
I__466/O                                                            InMux                      320    6311               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6311               FALL  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  662    6972               RISE  3       
I__322/I                                                            LocalMux                   0      6972               RISE  1       
I__322/O                                                            LocalMux                   486    7458               RISE  1       
I__325/I                                                            InMux                      0      7458               RISE  1       
I__325/O                                                            InMux                      382    7841               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in1    LogicCell40_SEQ_MODE_0000  0      7841               RISE  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000  589    8430               RISE  2       
I__343/I                                                            Odrv12                     0      8430               RISE  1       
I__343/O                                                            Odrv12                     724    9153               RISE  1       
I__345/I                                                            Span12Mux_v                0      9153               RISE  1       
I__345/O                                                            Span12Mux_v                724    9877               RISE  1       
I__347/I                                                            Span12Mux_s9_h             0      9877               RISE  1       
I__347/O                                                            Span12Mux_s9_h             579    10456              RISE  1       
I__348/I                                                            LocalMux                   0      10456              RISE  1       
I__348/O                                                            LocalMux                   486    10942              RISE  1       
I__349/I                                                            IoInMux                    0      10942              RISE  1       
I__349/O                                                            IoInMux                    382    11324              RISE  1       
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      11324              RISE  1       
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   14280              RISE  1       
s15_obuf_iopad/DIN                                                  IO_PAD                     0      14280              RISE  1       
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   16594              RISE  1       
s15                                                                 top                        0      16594              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : s15
Clock Port         : SEL
Clock Reference    : top|SEL:R
Clock to Out Delay : 17025


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17025
---------------------------- ------
Clock To Out Delay            17025

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SEL                                                                 top                        0      0                  RISE  1       
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                     0      0                  RISE  1       
SEL_ibuf_iopad/DOUT                                                 IO_PAD                     510    510                RISE  1       
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__451/I                                                            Odrv12                     0      1420               RISE  1       
I__451/O                                                            Odrv12                     724    2143               RISE  1       
I__453/I                                                            Span12Mux_h                0      2143               RISE  1       
I__453/O                                                            Span12Mux_h                724    2867               RISE  1       
I__455/I                                                            Span12Mux_v                0      2867               RISE  1       
I__455/O                                                            Span12Mux_v                724    3590               RISE  1       
I__457/I                                                            Span12Mux_h                0      3590               RISE  1       
I__457/O                                                            Span12Mux_h                724    4314               RISE  1       
I__459/I                                                            Sp12to4                    0      4314               RISE  1       
I__459/O                                                            Sp12to4                    631    4945               RISE  1       
I__461/I                                                            Span4Mux_v                 0      4945               RISE  1       
I__461/O                                                            Span4Mux_v                 517    5461               RISE  1       
I__463/I                                                            LocalMux                   0      5461               RISE  1       
I__463/O                                                            LocalMux                   486    5947               RISE  1       
I__466/I                                                            InMux                      0      5947               RISE  1       
I__466/O                                                            InMux                      382    6330               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000  0      6330               RISE  1       
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000  569    6898               FALL  3       
I__322/I                                                            LocalMux                   0      6898               FALL  1       
I__322/O                                                            LocalMux                   455    7353               FALL  1       
I__325/I                                                            InMux                      0      7353               FALL  1       
I__325/O                                                            InMux                      320    7673               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in1    LogicCell40_SEQ_MODE_0000  0      7673               FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000  558    8232               FALL  2       
I__343/I                                                            Odrv12                     0      8232               FALL  1       
I__343/O                                                            Odrv12                     796    9028               FALL  1       
I__345/I                                                            Span12Mux_v                0      9028               FALL  1       
I__345/O                                                            Span12Mux_v                796    9824               FALL  1       
I__347/I                                                            Span12Mux_s9_h             0      9824               FALL  1       
I__347/O                                                            Span12Mux_s9_h             641    10464              FALL  1       
I__348/I                                                            LocalMux                   0      10464              FALL  1       
I__348/O                                                            LocalMux                   455    10919              FALL  1       
I__349/I                                                            IoInMux                    0      10919              FALL  1       
I__349/O                                                            IoInMux                    320    11240              FALL  1       
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      11240              FALL  1       
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     3297   14537              FALL  1       
s15_obuf_iopad/DIN                                                  IO_PAD                     0      14537              FALL  1       
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2488   17025              FALL  1       
s15                                                                 top                        0      17025              FALL  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: s12       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : s12
Input Port       : RST_N
Pad to Pad Delay : 20274

Pad to Pad Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                               top                        0      0                  FALL  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                     0      0                  FALL  1       
RST_N_ibuf_iopad/DOUT                                               IO_PAD                     460    460                FALL  1       
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__423/I                                                            Odrv4                      0      1142               FALL  1       
I__423/O                                                            Odrv4                      548    1690               FALL  1       
I__424/I                                                            LocalMux                   0      1690               FALL  1       
I__424/O                                                            LocalMux                   455    2145               FALL  1       
I__425/I                                                            InMux                      0      2145               FALL  1       
I__425/O                                                            InMux                      320    2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000  0      2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000  569    3034               FALL  1       
I__414/I                                                            Odrv12                     0      3034               FALL  1       
I__414/O                                                            Odrv12                     796    3830               FALL  1       
I__415/I                                                            Span12Mux_v                0      3830               FALL  1       
I__415/O                                                            Span12Mux_v                796    4626               FALL  1       
I__416/I                                                            Span12Mux_h                0      4626               FALL  1       
I__416/O                                                            Span12Mux_h                796    5422               FALL  1       
I__417/I                                                            Span12Mux_h                0      5422               FALL  1       
I__417/O                                                            Span12Mux_h                796    6218               FALL  1       
I__418/I                                                            Sp12to4                    0      6218               FALL  1       
I__418/O                                                            Sp12to4                    662    6879               FALL  1       
I__419/I                                                            Span4Mux_s2_h              0      6879               FALL  1       
I__419/O                                                            Span4Mux_s2_h              300    7179               FALL  1       
I__420/I                                                            IoSpan4Mux                 0      7179               FALL  1       
I__420/O                                                            IoSpan4Mux                 475    7654               FALL  1       
I__421/I                                                            LocalMux                   0      7654               FALL  1       
I__421/O                                                            LocalMux                   455    8109               FALL  1       
I__422/I                                                            IoInMux                    0      8109               FALL  1       
I__422/O                                                            IoInMux                    320    8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                     0      8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                     827    9257               FALL  108     
I__426/I                                                            gio2CtrlBuf                0      9257               FALL  1       
I__426/O                                                            gio2CtrlBuf                0      9257               FALL  1       
I__427/I                                                            GlobalMux                  0      9257               FALL  1       
I__427/O                                                            GlobalMux                  114    9370               FALL  1       
I__435/I                                                            Glb2LocalMux               0      9370               FALL  1       
I__435/O                                                            Glb2LocalMux               527    9898               FALL  1       
I__446/I                                                            LocalMux                   0      9898               FALL  1       
I__446/O                                                            LocalMux                   455    10352              FALL  1       
I__448/I                                                            InMux                      0      10352              FALL  1       
I__448/O                                                            InMux                      320    10673              FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in1    LogicCell40_SEQ_MODE_0000  0      10673              FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000  589    11262              RISE  2       
I__333/I                                                            Odrv12                     0      11262              RISE  1       
I__333/O                                                            Odrv12                     724    11986              RISE  1       
I__335/I                                                            Span12Mux_v                0      11986              RISE  1       
I__335/O                                                            Span12Mux_v                724    12709              RISE  1       
I__337/I                                                            Span12Mux_s7_h             0      12709              RISE  1       
I__337/O                                                            Span12Mux_s7_h             424    13133              RISE  1       
I__338/I                                                            Sp12to4                    0      13133              RISE  1       
I__338/O                                                            Sp12to4                    631    13764              RISE  1       
I__339/I                                                            Span4Mux_s2_v              0      13764              RISE  1       
I__339/O                                                            Span4Mux_s2_v              372    14136              RISE  1       
I__340/I                                                            LocalMux                   0      14136              RISE  1       
I__340/O                                                            LocalMux                   486    14622              RISE  1       
I__341/I                                                            IoInMux                    0      14622              RISE  1       
I__341/O                                                            IoInMux                    382    15004              RISE  1       
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      15004              RISE  1       
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   17960              RISE  1       
s12_obuf_iopad/DIN                                                  IO_PAD                     0      17960              RISE  1       
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   20274              RISE  1       
s12                                                                 top                        0      20274              RISE  1       

6.6.2::Path details for port: s13       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : s13
Input Port       : RST_N
Pad to Pad Delay : 19003

Pad to Pad Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                               top                        0      0                  FALL  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                     0      0                  FALL  1       
RST_N_ibuf_iopad/DOUT                                               IO_PAD                     460    460                FALL  1       
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__423/I                                                            Odrv4                      0      1142               FALL  1       
I__423/O                                                            Odrv4                      548    1690               FALL  1       
I__424/I                                                            LocalMux                   0      1690               FALL  1       
I__424/O                                                            LocalMux                   455    2145               FALL  1       
I__425/I                                                            InMux                      0      2145               FALL  1       
I__425/O                                                            InMux                      320    2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000  0      2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000  569    3034               FALL  1       
I__414/I                                                            Odrv12                     0      3034               FALL  1       
I__414/O                                                            Odrv12                     796    3830               FALL  1       
I__415/I                                                            Span12Mux_v                0      3830               FALL  1       
I__415/O                                                            Span12Mux_v                796    4626               FALL  1       
I__416/I                                                            Span12Mux_h                0      4626               FALL  1       
I__416/O                                                            Span12Mux_h                796    5422               FALL  1       
I__417/I                                                            Span12Mux_h                0      5422               FALL  1       
I__417/O                                                            Span12Mux_h                796    6218               FALL  1       
I__418/I                                                            Sp12to4                    0      6218               FALL  1       
I__418/O                                                            Sp12to4                    662    6879               FALL  1       
I__419/I                                                            Span4Mux_s2_h              0      6879               FALL  1       
I__419/O                                                            Span4Mux_s2_h              300    7179               FALL  1       
I__420/I                                                            IoSpan4Mux                 0      7179               FALL  1       
I__420/O                                                            IoSpan4Mux                 475    7654               FALL  1       
I__421/I                                                            LocalMux                   0      7654               FALL  1       
I__421/O                                                            LocalMux                   455    8109               FALL  1       
I__422/I                                                            IoInMux                    0      8109               FALL  1       
I__422/O                                                            IoInMux                    320    8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                     0      8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                     827    9257               FALL  108     
I__426/I                                                            gio2CtrlBuf                0      9257               FALL  1       
I__426/O                                                            gio2CtrlBuf                0      9257               FALL  1       
I__427/I                                                            GlobalMux                  0      9257               FALL  1       
I__427/O                                                            GlobalMux                  114    9370               FALL  1       
I__435/I                                                            Glb2LocalMux               0      9370               FALL  1       
I__435/O                                                            Glb2LocalMux               527    9898               FALL  1       
I__446/I                                                            LocalMux                   0      9898               FALL  1       
I__446/O                                                            LocalMux                   455    10352              FALL  1       
I__449/I                                                            InMux                      0      10352              FALL  1       
I__449/O                                                            InMux                      320    10673              FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in3    LogicCell40_SEQ_MODE_0000  0      10673              FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000  465    11138              RISE  2       
I__351/I                                                            Odrv4                      0      11138              RISE  1       
I__351/O                                                            Odrv4                      517    11655              RISE  1       
I__353/I                                                            Span4Mux_h                 0      11655              RISE  1       
I__353/O                                                            Span4Mux_h                 444    12099              RISE  1       
I__354/I                                                            Span4Mux_s3_h              0      12099              RISE  1       
I__354/O                                                            Span4Mux_s3_h              341    12440              RISE  1       
I__355/I                                                            IoSpan4Mux                 0      12440              RISE  1       
I__355/O                                                            IoSpan4Mux                 424    12864              RISE  1       
I__356/I                                                            LocalMux                   0      12864              RISE  1       
I__356/O                                                            LocalMux                   486    13350              RISE  1       
I__357/I                                                            IoInMux                    0      13350              RISE  1       
I__357/O                                                            IoInMux                    382    13733              RISE  1       
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      13733              RISE  1       
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   16689              RISE  1       
s13_obuf_iopad/DIN                                                  IO_PAD                     0      16689              RISE  1       
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   19003              RISE  1       
s13                                                                 top                        0      19003              RISE  1       

6.6.3::Path details for port: s14       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : s14
Input Port       : RST_N
Pad to Pad Delay : 19778

Pad to Pad Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                               top                        0      0                  FALL  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                     0      0                  FALL  1       
RST_N_ibuf_iopad/DOUT                                               IO_PAD                     460    460                FALL  1       
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__423/I                                                            Odrv4                      0      1142               FALL  1       
I__423/O                                                            Odrv4                      548    1690               FALL  1       
I__424/I                                                            LocalMux                   0      1690               FALL  1       
I__424/O                                                            LocalMux                   455    2145               FALL  1       
I__425/I                                                            InMux                      0      2145               FALL  1       
I__425/O                                                            InMux                      320    2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000  0      2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000  569    3034               FALL  1       
I__414/I                                                            Odrv12                     0      3034               FALL  1       
I__414/O                                                            Odrv12                     796    3830               FALL  1       
I__415/I                                                            Span12Mux_v                0      3830               FALL  1       
I__415/O                                                            Span12Mux_v                796    4626               FALL  1       
I__416/I                                                            Span12Mux_h                0      4626               FALL  1       
I__416/O                                                            Span12Mux_h                796    5422               FALL  1       
I__417/I                                                            Span12Mux_h                0      5422               FALL  1       
I__417/O                                                            Span12Mux_h                796    6218               FALL  1       
I__418/I                                                            Sp12to4                    0      6218               FALL  1       
I__418/O                                                            Sp12to4                    662    6879               FALL  1       
I__419/I                                                            Span4Mux_s2_h              0      6879               FALL  1       
I__419/O                                                            Span4Mux_s2_h              300    7179               FALL  1       
I__420/I                                                            IoSpan4Mux                 0      7179               FALL  1       
I__420/O                                                            IoSpan4Mux                 475    7654               FALL  1       
I__421/I                                                            LocalMux                   0      7654               FALL  1       
I__421/O                                                            LocalMux                   455    8109               FALL  1       
I__422/I                                                            IoInMux                    0      8109               FALL  1       
I__422/O                                                            IoInMux                    320    8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                     0      8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                     827    9257               FALL  108     
I__426/I                                                            gio2CtrlBuf                0      9257               FALL  1       
I__426/O                                                            gio2CtrlBuf                0      9257               FALL  1       
I__427/I                                                            GlobalMux                  0      9257               FALL  1       
I__427/O                                                            GlobalMux                  114    9370               FALL  1       
I__429/I                                                            Glb2LocalMux               0      9370               FALL  1       
I__429/O                                                            Glb2LocalMux               527    9898               FALL  1       
I__445/I                                                            LocalMux                   0      9898               FALL  1       
I__445/O                                                            LocalMux                   455    10352              FALL  1       
I__447/I                                                            InMux                      0      10352              FALL  1       
I__447/O                                                            InMux                      320    10673              FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in1    LogicCell40_SEQ_MODE_0000  0      10673              FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000  589    11262              RISE  2       
I__314/I                                                            Odrv12                     0      11262              RISE  1       
I__314/O                                                            Odrv12                     724    11986              RISE  1       
I__316/I                                                            Span12Mux_v                0      11986              RISE  1       
I__316/O                                                            Span12Mux_v                724    12709              RISE  1       
I__317/I                                                            Sp12to4                    0      12709              RISE  1       
I__317/O                                                            Sp12to4                    631    13340              RISE  1       
I__318/I                                                            Span4Mux_s2_h              0      13340              RISE  1       
I__318/O                                                            Span4Mux_s2_h              300    13640              RISE  1       
I__319/I                                                            LocalMux                   0      13640              RISE  1       
I__319/O                                                            LocalMux                   486    14125              RISE  1       
I__320/I                                                            IoInMux                    0      14125              RISE  1       
I__320/O                                                            IoInMux                    382    14508              RISE  1       
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      14508              RISE  1       
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   17464              RISE  1       
s14_obuf_iopad/DIN                                                  IO_PAD                     0      17464              RISE  1       
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   19778              RISE  1       
s14                                                                 top                        0      19778              RISE  1       

6.6.4::Path details for port: s15       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : s15
Input Port       : RST_N
Pad to Pad Delay : 19499

Pad to Pad Path
pin name                                                            model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                                               top                        0      0                  FALL  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                     0      0                  FALL  1       
RST_N_ibuf_iopad/DOUT                                               IO_PAD                     460    460                FALL  1       
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__423/I                                                            Odrv4                      0      1142               FALL  1       
I__423/O                                                            Odrv4                      548    1690               FALL  1       
I__424/I                                                            LocalMux                   0      1690               FALL  1       
I__424/O                                                            LocalMux                   455    2145               FALL  1       
I__425/I                                                            InMux                      0      2145               FALL  1       
I__425/O                                                            InMux                      320    2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000  0      2465               FALL  1       
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000  569    3034               FALL  1       
I__414/I                                                            Odrv12                     0      3034               FALL  1       
I__414/O                                                            Odrv12                     796    3830               FALL  1       
I__415/I                                                            Span12Mux_v                0      3830               FALL  1       
I__415/O                                                            Span12Mux_v                796    4626               FALL  1       
I__416/I                                                            Span12Mux_h                0      4626               FALL  1       
I__416/O                                                            Span12Mux_h                796    5422               FALL  1       
I__417/I                                                            Span12Mux_h                0      5422               FALL  1       
I__417/O                                                            Span12Mux_h                796    6218               FALL  1       
I__418/I                                                            Sp12to4                    0      6218               FALL  1       
I__418/O                                                            Sp12to4                    662    6879               FALL  1       
I__419/I                                                            Span4Mux_s2_h              0      6879               FALL  1       
I__419/O                                                            Span4Mux_s2_h              300    7179               FALL  1       
I__420/I                                                            IoSpan4Mux                 0      7179               FALL  1       
I__420/O                                                            IoSpan4Mux                 475    7654               FALL  1       
I__421/I                                                            LocalMux                   0      7654               FALL  1       
I__421/O                                                            LocalMux                   455    8109               FALL  1       
I__422/I                                                            IoInMux                    0      8109               FALL  1       
I__422/O                                                            IoInMux                    320    8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                     0      8430               FALL  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                     827    9257               FALL  108     
I__426/I                                                            gio2CtrlBuf                0      9257               FALL  1       
I__426/O                                                            gio2CtrlBuf                0      9257               FALL  1       
I__427/I                                                            GlobalMux                  0      9257               FALL  1       
I__427/O                                                            GlobalMux                  114    9370               FALL  1       
I__435/I                                                            Glb2LocalMux               0      9370               FALL  1       
I__435/O                                                            Glb2LocalMux               527    9898               FALL  1       
I__446/I                                                            LocalMux                   0      9898               FALL  1       
I__446/O                                                            LocalMux                   455    10352              FALL  1       
I__450/I                                                            InMux                      0      10352              FALL  1       
I__450/O                                                            InMux                      320    10673              FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in0    LogicCell40_SEQ_MODE_0000  0      10673              FALL  1       
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000  662    11334              RISE  2       
I__343/I                                                            Odrv12                     0      11334              RISE  1       
I__343/O                                                            Odrv12                     724    12058              RISE  1       
I__345/I                                                            Span12Mux_v                0      12058              RISE  1       
I__345/O                                                            Span12Mux_v                724    12782              RISE  1       
I__347/I                                                            Span12Mux_s9_h             0      12782              RISE  1       
I__347/O                                                            Span12Mux_s9_h             579    13360              RISE  1       
I__348/I                                                            LocalMux                   0      13360              RISE  1       
I__348/O                                                            LocalMux                   486    13846              RISE  1       
I__349/I                                                            IoInMux                    0      13846              RISE  1       
I__349/O                                                            IoInMux                    382    14229              RISE  1       
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001     0      14229              RISE  1       
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001     2956   17185              RISE  1       
s15_obuf_iopad/DIN                                                  IO_PAD                     0      17185              RISE  1       
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                     2314   19499              RISE  1       
s15                                                                 top                        0      19499              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/in0
Capture Clock    : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk
Setup Constraint : 2990p
Path slack       : 633p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -693
-------------------------------------------   ---- 
End-of-path required time (ps)                7118

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    633  RISE       1
I__245/I                                                    LocalMux                       0              5616    633  RISE       1
I__245/O                                                    LocalMux                     486              6102    633  RISE       1
I__246/I                                                    InMux                          0              6102    633  RISE       1
I__246/O                                                    InMux                        382              6485    633  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/in0   LogicCell40_SEQ_MODE_1011      0              6485    633  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__488/I                                                    LocalMux                       0              5616    923  RISE       1
I__488/O                                                    LocalMux                     486              6102    923  RISE       1
I__489/I                                                    InMux                          0              6102    923  RISE       1
I__489/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__492/I                                                    LocalMux                       0              5616    923  RISE       1
I__492/O                                                    LocalMux                     486              6102    923  RISE       1
I__493/I                                                    InMux                          0              6102    923  RISE       1
I__493/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__494/I                                                    LocalMux                       0              5616    923  RISE       1
I__494/O                                                    LocalMux                     486              6102    923  RISE       1
I__495/I                                                    InMux                          0              6102    923  RISE       1
I__495/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__496/I                                                    LocalMux                       0              5616    923  RISE       1
I__496/O                                                    LocalMux                     486              6102    923  RISE       1
I__497/I                                                    InMux                          0              6102    923  RISE       1
I__497/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/in3   LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__498/I                                                     LocalMux                       0              5616    923  RISE       1
I__498/O                                                     LocalMux                     486              6102    923  RISE       1
I__499/I                                                     InMux                          0              6102    923  RISE       1
I__499/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__500/I                                                     LocalMux                       0              5616    923  RISE       1
I__500/O                                                     LocalMux                     486              6102    923  RISE       1
I__501/I                                                     InMux                          0              6102    923  RISE       1
I__501/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__502/I                                                     LocalMux                       0              5616    923  RISE       1
I__502/O                                                     LocalMux                     486              6102    923  RISE       1
I__503/I                                                     InMux                          0              6102    923  RISE       1
I__503/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__490/I                                                    LocalMux                       0              5616    923  RISE       1
I__490/O                                                    LocalMux                     486              6102    923  RISE       1
I__491/I                                                    InMux                          0              6102    923  RISE       1
I__491/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__376/I                                                    LocalMux                       0              5616    923  RISE       1
I__376/O                                                    LocalMux                     486              6102    923  RISE       1
I__377/I                                                    InMux                          0              6102    923  RISE       1
I__377/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       2
I__378/I                                                    LocalMux                       0              5616    923  RISE       1
I__378/O                                                    LocalMux                     486              6102    923  RISE       1
I__380/I                                                    InMux                          0              6102    923  RISE       1
I__380/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       2
I__386/I                                                    LocalMux                       0              5616    923  RISE       1
I__386/O                                                    LocalMux                     486              6102    923  RISE       1
I__388/I                                                    InMux                          0              6102    923  RISE       1
I__388/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       2
I__382/I                                                    LocalMux                       0              5616    923  RISE       1
I__382/O                                                    LocalMux                     486              6102    923  RISE       1
I__384/I                                                    InMux                          0              6102    923  RISE       1
I__384/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       2
I__403/I                                                    LocalMux                       0              5616    923  RISE       1
I__403/O                                                    LocalMux                     486              6102    923  RISE       1
I__405/I                                                    InMux                          0              6102    923  RISE       1
I__405/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__408/I                                                     LocalMux                       0              5616    923  RISE       1
I__408/O                                                     LocalMux                     486              6102    923  RISE       1
I__409/I                                                     InMux                          0              6102    923  RISE       1
I__409/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__410/I                                                     LocalMux                       0              5616    923  RISE       1
I__410/O                                                     LocalMux                     486              6102    923  RISE       1
I__411/I                                                     InMux                          0              6102    923  RISE       1
I__411/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__372/I                                                     LocalMux                       0              5616    923  RISE       1
I__372/O                                                     LocalMux                     486              6102    923  RISE       1
I__373/I                                                     InMux                          0              6102    923  RISE       1
I__373/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__281/I                                                     LocalMux                       0              5616    923  RISE       1
I__281/O                                                     LocalMux                     486              6102    923  RISE       1
I__282/I                                                     InMux                          0              6102    923  RISE       1
I__282/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__283/I                                                     LocalMux                       0              5616    923  RISE       1
I__283/O                                                     LocalMux                     486              6102    923  RISE       1
I__284/I                                                     InMux                          0              6102    923  RISE       1
I__284/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__285/I                                                     LocalMux                       0              5616    923  RISE       1
I__285/O                                                     LocalMux                     486              6102    923  RISE       1
I__286/I                                                     InMux                          0              6102    923  RISE       1
I__286/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__289/I                                                     LocalMux                       0              5616    923  RISE       1
I__289/O                                                     LocalMux                     486              6102    923  RISE       1
I__290/I                                                     InMux                          0              6102    923  RISE       1
I__290/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__291/I                                                     LocalMux                       0              5616    923  RISE       1
I__291/O                                                     LocalMux                     486              6102    923  RISE       1
I__292/I                                                     InMux                          0              6102    923  RISE       1
I__292/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__293/I                                                     LocalMux                       0              5616    923  RISE       1
I__293/O                                                     LocalMux                     486              6102    923  RISE       1
I__294/I                                                     InMux                          0              6102    923  RISE       1
I__294/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__374/I                                                     LocalMux                       0              5616    923  RISE       1
I__374/O                                                     LocalMux                     486              6102    923  RISE       1
I__375/I                                                     InMux                          0              6102    923  RISE       1
I__375/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__295/I                                                     LocalMux                       0              5616    923  RISE       1
I__295/O                                                     LocalMux                     486              6102    923  RISE       1
I__296/I                                                     InMux                          0              6102    923  RISE       1
I__296/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__297/I                                                     LocalMux                       0              5616    923  RISE       1
I__297/O                                                     LocalMux                     486              6102    923  RISE       1
I__298/I                                                     InMux                          0              6102    923  RISE       1
I__298/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__299/I                                                     LocalMux                       0              5616    923  RISE       1
I__299/O                                                     LocalMux                     486              6102    923  RISE       1
I__300/I                                                     InMux                          0              6102    923  RISE       1
I__300/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__259/I                                                     LocalMux                       0              5616    923  RISE       1
I__259/O                                                     LocalMux                     486              6102    923  RISE       1
I__260/I                                                     InMux                          0              6102    923  RISE       1
I__260/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__261/I                                                     LocalMux                       0              5616    923  RISE       1
I__261/O                                                     LocalMux                     486              6102    923  RISE       1
I__262/I                                                     InMux                          0              6102    923  RISE       1
I__262/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__263/I                                                     LocalMux                       0              5616    923  RISE       1
I__263/O                                                     LocalMux                     486              6102    923  RISE       1
I__264/I                                                     InMux                          0              6102    923  RISE       1
I__264/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__265/I                                                     LocalMux                       0              5616    923  RISE       1
I__265/O                                                     LocalMux                     486              6102    923  RISE       1
I__266/I                                                     InMux                          0              6102    923  RISE       1
I__266/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__267/I                                                     LocalMux                       0              5616    923  RISE       1
I__267/O                                                     LocalMux                     486              6102    923  RISE       1
I__268/I                                                     InMux                          0              6102    923  RISE       1
I__268/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__269/I                                                    LocalMux                       0              5616    923  RISE       1
I__269/O                                                    LocalMux                     486              6102    923  RISE       1
I__270/I                                                    InMux                          0              6102    923  RISE       1
I__270/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__271/I                                                    LocalMux                       0              5616    923  RISE       1
I__271/O                                                    LocalMux                     486              6102    923  RISE       1
I__272/I                                                    InMux                          0              6102    923  RISE       1
I__272/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__275/I                                                     LocalMux                       0              5616    923  RISE       1
I__275/O                                                     LocalMux                     486              6102    923  RISE       1
I__276/I                                                     InMux                          0              6102    923  RISE       1
I__276/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__480/I                                                   ClkMux                         0              4366  RISE       1
I__480/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__277/I                                                     LocalMux                       0              5616    923  RISE       1
I__277/O                                                     LocalMux                     486              6102    923  RISE       1
I__278/I                                                     InMux                          0              6102    923  RISE       1
I__278/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__279/I                                                     LocalMux                       0              5616    923  RISE       1
I__279/O                                                     LocalMux                     486              6102    923  RISE       1
I__280/I                                                     InMux                          0              6102    923  RISE       1
I__280/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__243/I                                                     LocalMux                       0              5616    923  RISE       1
I__243/O                                                     LocalMux                     486              6102    923  RISE       1
I__244/I                                                     InMux                          0              6102    923  RISE       1
I__244/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__247/I                                                    LocalMux                       0              5616    923  RISE       1
I__247/O                                                    LocalMux                     486              6102    923  RISE       1
I__248/I                                                    InMux                          0              6102    923  RISE       1
I__248/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__480/I                                                   ClkMux                         0              4366  RISE       1
I__480/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__249/I                                                     LocalMux                       0              5616    923  RISE       1
I__249/O                                                     LocalMux                     486              6102    923  RISE       1
I__250/I                                                     InMux                          0              6102    923  RISE       1
I__250/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__484/I                                                   ClkMux                         0              4366  RISE       1
I__484/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__273/I                                                    LocalMux                       0              5616    923  RISE       1
I__273/O                                                    LocalMux                     486              6102    923  RISE       1
I__274/I                                                    InMux                          0              6102    923  RISE       1
I__274/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__251/I                                                    LocalMux                       0              5616    923  RISE       1
I__251/O                                                    LocalMux                     486              6102    923  RISE       1
I__252/I                                                    InMux                          0              6102    923  RISE       1
I__252/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__253/I                                                    LocalMux                       0              5616    923  RISE       1
I__253/O                                                    LocalMux                     486              6102    923  RISE       1
I__254/I                                                    InMux                          0              6102    923  RISE       1
I__254/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__255/I                                                    LocalMux                       0              5616    923  RISE       1
I__255/O                                                    LocalMux                     486              6102    923  RISE       1
I__256/I                                                    InMux                          0              6102    923  RISE       1
I__256/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__257/I                                                    LocalMux                       0              5616    923  RISE       1
I__257/O                                                    LocalMux                     486              6102    923  RISE       1
I__258/I                                                    InMux                          0              6102    923  RISE       1
I__258/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__227/I                                                    LocalMux                       0              5616    923  RISE       1
I__227/O                                                    LocalMux                     486              6102    923  RISE       1
I__228/I                                                    InMux                          0              6102    923  RISE       1
I__228/O                                                    InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__229/I                                                     LocalMux                       0              5616    923  RISE       1
I__229/O                                                     LocalMux                     486              6102    923  RISE       1
I__230/I                                                     InMux                          0              6102    923  RISE       1
I__230/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__287/I                                                     LocalMux                       0              5616    923  RISE       1
I__287/O                                                     LocalMux                     486              6102    923  RISE       1
I__288/I                                                     InMux                          0              6102    923  RISE       1
I__288/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__231/I                                                     LocalMux                       0              5616    923  RISE       1
I__231/O                                                     LocalMux                     486              6102    923  RISE       1
I__232/I                                                     InMux                          0              6102    923  RISE       1
I__232/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__233/I                                                     LocalMux                       0              5616    923  RISE       1
I__233/O                                                     LocalMux                     486              6102    923  RISE       1
I__234/I                                                     InMux                          0              6102    923  RISE       1
I__234/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__239/I                                                     LocalMux                       0              5616    923  RISE       1
I__239/O                                                     LocalMux                     486              6102    923  RISE       1
I__240/I                                                     InMux                          0              6102    923  RISE       1
I__240/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__241/I                                                     LocalMux                       0              5616    923  RISE       1
I__241/O                                                     LocalMux                     486              6102    923  RISE       1
I__242/I                                                     InMux                          0              6102    923  RISE       1
I__242/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__237/I                                                     LocalMux                       0              5616    923  RISE       1
I__237/O                                                     LocalMux                     486              6102    923  RISE       1
I__238/I                                                     InMux                          0              6102    923  RISE       1
I__238/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__209/I                                                     LocalMux                       0              5616    923  RISE       1
I__209/O                                                     LocalMux                     486              6102    923  RISE       1
I__210/I                                                     InMux                          0              6102    923  RISE       1
I__210/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__211/I                                                     LocalMux                       0              5616    923  RISE       1
I__211/O                                                     LocalMux                     486              6102    923  RISE       1
I__212/I                                                     InMux                          0              6102    923  RISE       1
I__212/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__235/I                                                     LocalMux                       0              5616    923  RISE       1
I__235/O                                                     LocalMux                     486              6102    923  RISE       1
I__236/I                                                     InMux                          0              6102    923  RISE       1
I__236/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__217/I                                                     LocalMux                       0              5616    923  RISE       1
I__217/O                                                     LocalMux                     486              6102    923  RISE       1
I__218/I                                                     InMux                          0              6102    923  RISE       1
I__218/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__219/I                                                     LocalMux                       0              5616    923  RISE       1
I__219/O                                                     LocalMux                     486              6102    923  RISE       1
I__220/I                                                     InMux                          0              6102    923  RISE       1
I__220/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__221/I                                                     LocalMux                       0              5616    923  RISE       1
I__221/O                                                     LocalMux                     486              6102    923  RISE       1
I__222/I                                                     InMux                          0              6102    923  RISE       1
I__222/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__213/I                                                     LocalMux                       0              5616    923  RISE       1
I__213/O                                                     LocalMux                     486              6102    923  RISE       1
I__214/I                                                     InMux                          0              6102    923  RISE       1
I__214/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__225/I                                                     LocalMux                       0              5616    923  RISE       1
I__225/O                                                     LocalMux                     486              6102    923  RISE       1
I__226/I                                                     InMux                          0              6102    923  RISE       1
I__226/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__215/I                                                     LocalMux                       0              5616    923  RISE       1
I__215/O                                                     LocalMux                     486              6102    923  RISE       1
I__216/I                                                     InMux                          0              6102    923  RISE       1
I__216/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__193/I                                                     LocalMux                       0              5616    923  RISE       1
I__193/O                                                     LocalMux                     486              6102    923  RISE       1
I__194/I                                                     InMux                          0              6102    923  RISE       1
I__194/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__195/I                                                     LocalMux                       0              5616    923  RISE       1
I__195/O                                                     LocalMux                     486              6102    923  RISE       1
I__196/I                                                     InMux                          0              6102    923  RISE       1
I__196/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__197/I                                                     LocalMux                       0              5616    923  RISE       1
I__197/O                                                     LocalMux                     486              6102    923  RISE       1
I__198/I                                                     InMux                          0              6102    923  RISE       1
I__198/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__199/I                                                     LocalMux                       0              5616    923  RISE       1
I__199/O                                                     LocalMux                     486              6102    923  RISE       1
I__200/I                                                     InMux                          0              6102    923  RISE       1
I__200/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__201/I                                                     LocalMux                       0              5616    923  RISE       1
I__201/O                                                     LocalMux                     486              6102    923  RISE       1
I__202/I                                                     InMux                          0              6102    923  RISE       1
I__202/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__203/I                                                     LocalMux                       0              5616    923  RISE       1
I__203/O                                                     LocalMux                     486              6102    923  RISE       1
I__204/I                                                     InMux                          0              6102    923  RISE       1
I__204/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__205/I                                                     LocalMux                       0              5616    923  RISE       1
I__205/O                                                     LocalMux                     486              6102    923  RISE       1
I__206/I                                                     InMux                          0              6102    923  RISE       1
I__206/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__207/I                                                     LocalMux                       0              5616    923  RISE       1
I__207/O                                                     LocalMux                     486              6102    923  RISE       1
I__208/I                                                     InMux                          0              6102    923  RISE       1
I__208/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__171/I                                                     LocalMux                       0              5616    923  RISE       1
I__171/O                                                     LocalMux                     486              6102    923  RISE       1
I__172/I                                                     InMux                          0              6102    923  RISE       1
I__172/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__173/I                                                     LocalMux                       0              5616    923  RISE       1
I__173/O                                                     LocalMux                     486              6102    923  RISE       1
I__174/I                                                     InMux                          0              6102    923  RISE       1
I__174/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__175/I                                                     LocalMux                       0              5616    923  RISE       1
I__175/O                                                     LocalMux                     486              6102    923  RISE       1
I__176/I                                                     InMux                          0              6102    923  RISE       1
I__176/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__177/I                                                     LocalMux                       0              5616    923  RISE       1
I__177/O                                                     LocalMux                     486              6102    923  RISE       1
I__178/I                                                     InMux                          0              6102    923  RISE       1
I__178/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__179/I                                                     LocalMux                       0              5616    923  RISE       1
I__179/O                                                     LocalMux                     486              6102    923  RISE       1
I__180/I                                                     InMux                          0              6102    923  RISE       1
I__180/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__181/I                                                     LocalMux                       0              5616    923  RISE       1
I__181/O                                                     LocalMux                     486              6102    923  RISE       1
I__182/I                                                     InMux                          0              6102    923  RISE       1
I__182/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__183/I                                                     LocalMux                       0              5616    923  RISE       1
I__183/O                                                     LocalMux                     486              6102    923  RISE       1
I__184/I                                                     InMux                          0              6102    923  RISE       1
I__184/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__185/I                                                     LocalMux                       0              5616    923  RISE       1
I__185/O                                                     LocalMux                     486              6102    923  RISE       1
I__186/I                                                     InMux                          0              6102    923  RISE       1
I__186/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__187/I                                                     LocalMux                       0              5616    923  RISE       1
I__187/O                                                     LocalMux                     486              6102    923  RISE       1
I__188/I                                                     InMux                          0              6102    923  RISE       1
I__188/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__189/I                                                     LocalMux                       0              5616    923  RISE       1
I__189/O                                                     LocalMux                     486              6102    923  RISE       1
I__190/I                                                     InMux                          0              6102    923  RISE       1
I__190/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__155/I                                                     LocalMux                       0              5616    923  RISE       1
I__155/O                                                     LocalMux                     486              6102    923  RISE       1
I__156/I                                                     InMux                          0              6102    923  RISE       1
I__156/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__157/I                                                     LocalMux                       0              5616    923  RISE       1
I__157/O                                                     LocalMux                     486              6102    923  RISE       1
I__158/I                                                     InMux                          0              6102    923  RISE       1
I__158/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__159/I                                                     LocalMux                       0              5616    923  RISE       1
I__159/O                                                     LocalMux                     486              6102    923  RISE       1
I__160/I                                                     InMux                          0              6102    923  RISE       1
I__160/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__223/I                                                     LocalMux                       0              5616    923  RISE       1
I__223/O                                                     LocalMux                     486              6102    923  RISE       1
I__224/I                                                     InMux                          0              6102    923  RISE       1
I__224/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__161/I                                                     LocalMux                       0              5616    923  RISE       1
I__161/O                                                     LocalMux                     486              6102    923  RISE       1
I__162/I                                                     InMux                          0              6102    923  RISE       1
I__162/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__191/I                                                     LocalMux                       0              5616    923  RISE       1
I__191/O                                                     LocalMux                     486              6102    923  RISE       1
I__192/I                                                     InMux                          0              6102    923  RISE       1
I__192/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__163/I                                                     LocalMux                       0              5616    923  RISE       1
I__163/O                                                     LocalMux                     486              6102    923  RISE       1
I__164/I                                                     InMux                          0              6102    923  RISE       1
I__164/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__165/I                                                     LocalMux                       0              5616    923  RISE       1
I__165/O                                                     LocalMux                     486              6102    923  RISE       1
I__166/I                                                     InMux                          0              6102    923  RISE       1
I__166/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__167/I                                                     LocalMux                       0              5616    923  RISE       1
I__167/O                                                     LocalMux                     486              6102    923  RISE       1
I__168/I                                                     InMux                          0              6102    923  RISE       1
I__168/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__169/I                                                     LocalMux                       0              5616    923  RISE       1
I__169/O                                                     LocalMux                     486              6102    923  RISE       1
I__170/I                                                     InMux                          0              6102    923  RISE       1
I__170/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__137/I                                                     LocalMux                       0              5616    923  RISE       1
I__137/O                                                     LocalMux                     486              6102    923  RISE       1
I__138/I                                                     InMux                          0              6102    923  RISE       1
I__138/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__139/I                                                     LocalMux                       0              5616    923  RISE       1
I__139/O                                                     LocalMux                     486              6102    923  RISE       1
I__140/I                                                     InMux                          0              6102    923  RISE       1
I__140/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__141/I                                                     LocalMux                       0              5616    923  RISE       1
I__141/O                                                     LocalMux                     486              6102    923  RISE       1
I__142/I                                                     InMux                          0              6102    923  RISE       1
I__142/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__143/I                                                     LocalMux                       0              5616    923  RISE       1
I__143/O                                                     LocalMux                     486              6102    923  RISE       1
I__144/I                                                     InMux                          0              6102    923  RISE       1
I__144/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__145/I                                                     LocalMux                       0              5616    923  RISE       1
I__145/O                                                     LocalMux                     486              6102    923  RISE       1
I__146/I                                                     InMux                          0              6102    923  RISE       1
I__146/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__147/I                                                     LocalMux                       0              5616    923  RISE       1
I__147/O                                                     LocalMux                     486              6102    923  RISE       1
I__148/I                                                     InMux                          0              6102    923  RISE       1
I__148/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__149/I                                                     LocalMux                       0              5616    923  RISE       1
I__149/O                                                     LocalMux                     486              6102    923  RISE       1
I__150/I                                                     InMux                          0              6102    923  RISE       1
I__150/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/lcout  LogicCell40_SEQ_MODE_1011    796              5616    923  RISE       1
I__151/I                                                     LocalMux                       0              5616    923  RISE       1
I__151/O                                                     LocalMux                     486              6102    923  RISE       1
I__152/I                                                     InMux                          0              6102    923  RISE       1
I__152/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__153/I                                                     LocalMux                       0              5616    923  RISE       1
I__153/O                                                     LocalMux                     486              6102    923  RISE       1
I__154/I                                                     InMux                          0              6102    923  RISE       1
I__154/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/in3    LogicCell40_SEQ_MODE_1011      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__131/I                                                     LocalMux                       0              5616    923  RISE       1
I__131/O                                                     LocalMux                     486              6102    923  RISE       1
I__132/I                                                     InMux                          0              6102    923  RISE       1
I__132/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__133/I                                                     LocalMux                       0              5616    923  RISE       1
I__133/O                                                     LocalMux                     486              6102    923  RISE       1
I__134/I                                                     InMux                          0              6102    923  RISE       1
I__134/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (top|CLK_uC:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                7407

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             869
------------------------------------------   ---- 
End-of-path arrival time (ps)                6485
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616    923  RISE       1
I__135/I                                                     LocalMux                       0              5616    923  RISE       1
I__135/O                                                     LocalMux                     486              6102    923  RISE       1
I__136/I                                                     InMux                          0              6102    923  RISE       1
I__136/O                                                     InMux                        382              6485    923  RISE       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/in3    LogicCell40_SEQ_MODE_1010      0              6485    923  RISE       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : s14
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         20645
---------------------------------------   ----- 
End-of-path arrival time (ps)             20645
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                               top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                               IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                            Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                            Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                            LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                            LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                            InMux                          0              2445   +INF  FALL       1
I__425/O                                                            InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                            Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                            Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                            Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                            Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                            Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                            Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                            Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                            Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                            Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                            Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                            Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                            Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                            IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                            IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                            LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                            LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                            IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                            IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                            gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                            gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                            GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                            GlobalMux                    114              9670   +INF  FALL       1
I__429/I                                                            Glb2LocalMux                   0              9670   +INF  FALL       1
I__429/O                                                            Glb2LocalMux                 527             10198   +INF  FALL       1
I__445/I                                                            LocalMux                       0             10198   +INF  FALL       1
I__445/O                                                            LocalMux                     455             10652   +INF  FALL       1
I__447/I                                                            InMux                          0             10652   +INF  FALL       1
I__447/O                                                            InMux                        320             10973   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in1    LogicCell40_SEQ_MODE_0000      0             10973   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000    558             11531   +INF  FALL       2
I__314/I                                                            Odrv12                         0             11531   +INF  FALL       1
I__314/O                                                            Odrv12                       796             12327   +INF  FALL       1
I__316/I                                                            Span12Mux_v                    0             12327   +INF  FALL       1
I__316/O                                                            Span12Mux_v                  796             13123   +INF  FALL       1
I__317/I                                                            Sp12to4                        0             13123   +INF  FALL       1
I__317/O                                                            Sp12to4                      662             13785   +INF  FALL       1
I__318/I                                                            Span4Mux_s2_h                  0             13785   +INF  FALL       1
I__318/O                                                            Span4Mux_s2_h                300             14084   +INF  FALL       1
I__319/I                                                            LocalMux                       0             14084   +INF  FALL       1
I__319/O                                                            LocalMux                     455             14539   +INF  FALL       1
I__320/I                                                            IoInMux                        0             14539   +INF  FALL       1
I__320/O                                                            IoInMux                      320             14860   +INF  FALL       1
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001         0             14860   +INF  FALL       1
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001      3297             18157   +INF  FALL       1
s14_obuf_iopad/DIN                                                  IO_PAD                         0             18157   +INF  FALL       1
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                      2488             20645   +INF  FALL       1
s14                                                                 top                            0             20645   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__428/I                                                  SRMux                          0              9670   +INF  FALL       1
I__428/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : s12
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         21143
---------------------------------------   ----- 
End-of-path arrival time (ps)             21143
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                               top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                                               IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__423/I                                                            Odrv4                          0              1392   +INF  FALL       1
I__423/O                                                            Odrv4                        548              1940   +INF  FALL       1
I__424/I                                                            LocalMux                       0              1940   +INF  FALL       1
I__424/O                                                            LocalMux                     455              2395   +INF  FALL       1
I__425/I                                                            InMux                          0              2395   +INF  FALL       1
I__425/O                                                            InMux                        320              2715   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000      0              2715   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000    569              3284   +INF  FALL       1
I__414/I                                                            Odrv12                         0              3284   +INF  FALL       1
I__414/O                                                            Odrv12                       796              4080   +INF  FALL       1
I__415/I                                                            Span12Mux_v                    0              4080   +INF  FALL       1
I__415/O                                                            Span12Mux_v                  796              4876   +INF  FALL       1
I__416/I                                                            Span12Mux_h                    0              4876   +INF  FALL       1
I__416/O                                                            Span12Mux_h                  796              5672   +INF  FALL       1
I__417/I                                                            Span12Mux_h                    0              5672   +INF  FALL       1
I__417/O                                                            Span12Mux_h                  796              6468   +INF  FALL       1
I__418/I                                                            Sp12to4                        0              6468   +INF  FALL       1
I__418/O                                                            Sp12to4                      662              7129   +INF  FALL       1
I__419/I                                                            Span4Mux_s2_h                  0              7129   +INF  FALL       1
I__419/O                                                            Span4Mux_s2_h                300              7429   +INF  FALL       1
I__420/I                                                            IoSpan4Mux                     0              7429   +INF  FALL       1
I__420/O                                                            IoSpan4Mux                   475              7904   +INF  FALL       1
I__421/I                                                            LocalMux                       0              7904   +INF  FALL       1
I__421/O                                                            LocalMux                     455              8359   +INF  FALL       1
I__422/I                                                            IoInMux                        0              8359   +INF  FALL       1
I__422/O                                                            IoInMux                      320              8680   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              8680   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                       827              9507   +INF  FALL     108
I__426/I                                                            gio2CtrlBuf                    0              9507   +INF  FALL       1
I__426/O                                                            gio2CtrlBuf                    0              9507   +INF  FALL       1
I__427/I                                                            GlobalMux                      0              9507   +INF  FALL       1
I__427/O                                                            GlobalMux                    114              9620   +INF  FALL       1
I__435/I                                                            Glb2LocalMux                   0              9620   +INF  FALL       1
I__435/O                                                            Glb2LocalMux                 527             10148   +INF  FALL       1
I__446/I                                                            LocalMux                       0             10148   +INF  FALL       1
I__446/O                                                            LocalMux                     455             10602   +INF  FALL       1
I__448/I                                                            InMux                          0             10602   +INF  FALL       1
I__448/O                                                            InMux                        320             10923   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in1    LogicCell40_SEQ_MODE_0000      0             10923   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000    558             11481   +INF  FALL       2
I__333/I                                                            Odrv12                         0             11481   +INF  FALL       1
I__333/O                                                            Odrv12                       796             12277   +INF  FALL       1
I__335/I                                                            Span12Mux_v                    0             12277   +INF  FALL       1
I__335/O                                                            Span12Mux_v                  796             13073   +INF  FALL       1
I__337/I                                                            Span12Mux_s7_h                 0             13073   +INF  FALL       1
I__337/O                                                            Span12Mux_s7_h               475             13548   +INF  FALL       1
I__338/I                                                            Sp12to4                        0             13548   +INF  FALL       1
I__338/O                                                            Sp12to4                      662             14210   +INF  FALL       1
I__339/I                                                            Span4Mux_s2_v                  0             14210   +INF  FALL       1
I__339/O                                                            Span4Mux_s2_v                372             14582   +INF  FALL       1
I__340/I                                                            LocalMux                       0             14582   +INF  FALL       1
I__340/O                                                            LocalMux                     455             15037   +INF  FALL       1
I__341/I                                                            IoInMux                        0             15037   +INF  FALL       1
I__341/O                                                            IoInMux                      320             15357   +INF  FALL       1
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001         0             15357   +INF  FALL       1
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001      3297             18655   +INF  FALL       1
s12_obuf_iopad/DIN                                                  IO_PAD                         0             18655   +INF  FALL       1
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                      2488             21143   +INF  FALL       1
s12                                                                 top                            0             21143   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10148
---------------------------------------   ----- 
End-of-path arrival time (ps)             10148
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1392   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1940   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1940   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2395   +INF  FALL       1
I__425/I                                                  InMux                          0              2395   +INF  FALL       1
I__425/O                                                  InMux                        320              2715   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2715   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3284   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3284   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4080   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4080   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4876   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4876   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5672   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5672   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6468   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6468   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7129   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7129   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7429   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7429   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7904   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7904   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8359   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8359   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8680   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8680   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9507   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9507   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9507   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9507   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9620   +INF  FALL       1
I__428/I                                                  SRMux                          0              9620   +INF  FALL       1
I__428/O                                                  SRMux                        527             10148   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/sr  LogicCell40_SEQ_MODE_1011      0             10148   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEL
Path End         : s13
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|SEL:R#1)       0
+ Launch Clock Source Latency                 0
+ Data Path Delay                         16882
---------------------------------------   ----- 
End-of-path arrival time (ps)             16882
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SEL                                                                 top                            0                 0   COMP  RISE       1
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                         0                 0   +INF  RISE       1
SEL_ibuf_iopad/DOUT                                                 IO_PAD                       760               760   +INF  RISE       1
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001       910              1670   +INF  RISE       1
I__451/I                                                            Odrv12                         0              1670   +INF  RISE       1
I__451/O                                                            Odrv12                       724              2393   +INF  RISE       1
I__453/I                                                            Span12Mux_h                    0              2393   +INF  RISE       1
I__453/O                                                            Span12Mux_h                  724              3117   +INF  RISE       1
I__455/I                                                            Span12Mux_v                    0              3117   +INF  RISE       1
I__455/O                                                            Span12Mux_v                  724              3840   +INF  RISE       1
I__457/I                                                            Span12Mux_h                    0              3840   +INF  RISE       1
I__457/O                                                            Span12Mux_h                  724              4564   +INF  RISE       1
I__459/I                                                            Sp12to4                        0              4564   +INF  RISE       1
I__459/O                                                            Sp12to4                      631              5195   +INF  RISE       1
I__461/I                                                            Span4Mux_v                     0              5195   +INF  RISE       1
I__461/O                                                            Span4Mux_v                   517              5711   +INF  RISE       1
I__463/I                                                            LocalMux                       0              5711   +INF  RISE       1
I__463/O                                                            LocalMux                     486              6197   +INF  RISE       1
I__466/I                                                            InMux                          0              6197   +INF  RISE       1
I__466/O                                                            InMux                        382              6580   +INF  RISE       1
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000      0              6580   +INF  RISE       1
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000    569              7148   +INF  FALL       3
I__322/I                                                            LocalMux                       0              7148   +INF  FALL       1
I__322/O                                                            LocalMux                     455              7603   +INF  FALL       1
I__324/I                                                            InMux                          0              7603   +INF  FALL       1
I__324/O                                                            InMux                        320              7923   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in0    LogicCell40_SEQ_MODE_0000      0              7923   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000    569              8492   +INF  FALL       2
I__351/I                                                            Odrv4                          0              8492   +INF  FALL       1
I__351/O                                                            Odrv4                        548              9040   +INF  FALL       1
I__353/I                                                            Span4Mux_h                     0              9040   +INF  FALL       1
I__353/O                                                            Span4Mux_h                   465              9505   +INF  FALL       1
I__354/I                                                            Span4Mux_s3_h                  0              9505   +INF  FALL       1
I__354/O                                                            Span4Mux_s3_h                341              9846   +INF  FALL       1
I__355/I                                                            IoSpan4Mux                     0              9846   +INF  FALL       1
I__355/O                                                            IoSpan4Mux                   475             10322   +INF  FALL       1
I__356/I                                                            LocalMux                       0             10322   +INF  FALL       1
I__356/O                                                            LocalMux                     455             10776   +INF  FALL       1
I__357/I                                                            IoInMux                        0             10776   +INF  FALL       1
I__357/O                                                            IoInMux                      320             11097   +INF  FALL       1
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001         0             11097   +INF  FALL       1
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001      3297             14394   +INF  FALL       1
s13_obuf_iopad/DIN                                                  IO_PAD                         0             14394   +INF  FALL       1
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                      2488             16882   +INF  FALL       1
s13                                                                 top                            0             16882   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEL
Path End         : s15
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|SEL:F#1)       0
+ Launch Clock Source Latency                 0
+ Data Path Delay                         16844
---------------------------------------   ----- 
End-of-path arrival time (ps)             16844
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SEL                                                                 top                            0                 0   COMP  FALL       1
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                         0                 0   +INF  FALL       1
SEL_ibuf_iopad/DOUT                                                 IO_PAD                       710               710   +INF  FALL       1
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__451/I                                                            Odrv12                         0              1392   +INF  FALL       1
I__451/O                                                            Odrv12                       796              2188   +INF  FALL       1
I__453/I                                                            Span12Mux_h                    0              2188   +INF  FALL       1
I__453/O                                                            Span12Mux_h                  796              2984   +INF  FALL       1
I__455/I                                                            Span12Mux_v                    0              2984   +INF  FALL       1
I__455/O                                                            Span12Mux_v                  796              3780   +INF  FALL       1
I__457/I                                                            Span12Mux_h                    0              3780   +INF  FALL       1
I__457/O                                                            Span12Mux_h                  796              4576   +INF  FALL       1
I__459/I                                                            Sp12to4                        0              4576   +INF  FALL       1
I__459/O                                                            Sp12to4                      662              5238   +INF  FALL       1
I__461/I                                                            Span4Mux_v                     0              5238   +INF  FALL       1
I__461/O                                                            Span4Mux_v                   548              5785   +INF  FALL       1
I__463/I                                                            LocalMux                       0              5785   +INF  FALL       1
I__463/O                                                            LocalMux                     455              6240   +INF  FALL       1
I__466/I                                                            InMux                          0              6240   +INF  FALL       1
I__466/O                                                            InMux                        320              6561   +INF  FALL       1
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000      0              6561   +INF  FALL       1
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000    662              7222   +INF  RISE       3
I__322/I                                                            LocalMux                       0              7222   +INF  RISE       1
I__322/O                                                            LocalMux                     486              7708   +INF  RISE       1
I__325/I                                                            InMux                          0              7708   +INF  RISE       1
I__325/O                                                            InMux                        382              8091   +INF  RISE       1
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in1    LogicCell40_SEQ_MODE_0000      0              8091   +INF  RISE       1
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000    589              8680   +INF  RISE       2
I__343/I                                                            Odrv12                         0              8680   +INF  RISE       1
I__343/O                                                            Odrv12                       724              9403   +INF  RISE       1
I__345/I                                                            Span12Mux_v                    0              9403   +INF  RISE       1
I__345/O                                                            Span12Mux_v                  724             10127   +INF  RISE       1
I__347/I                                                            Span12Mux_s9_h                 0             10127   +INF  RISE       1
I__347/O                                                            Span12Mux_s9_h               579             10706   +INF  RISE       1
I__348/I                                                            LocalMux                       0             10706   +INF  RISE       1
I__348/O                                                            LocalMux                     486             11192   +INF  RISE       1
I__349/I                                                            IoInMux                        0             11192   +INF  RISE       1
I__349/O                                                            IoInMux                      382             11574   +INF  RISE       1
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001         0             11574   +INF  RISE       1
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001      2956             14530   +INF  RISE       1
s15_obuf_iopad/DIN                                                  IO_PAD                         0             14530   +INF  RISE       1
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                      2314             16844   +INF  RISE       1
s15                                                                 top                            0             16844   +INF  RISE       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SDI
Path End         : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -320
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5815
---------------------------------------   ---- 
End-of-path arrival time (ps)             5815
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SDI                                                       top                            0                 0   +INF  RISE       1
SDI_ibuf_iopad/PACKAGEPIN:in                              IO_PAD                         0                 0   +INF  RISE       1
SDI_ibuf_iopad/DOUT                                       IO_PAD                       760               760   +INF  RISE       1
SDI_ibuf_preio/PADIN                                      PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SDI_ibuf_preio/DIN0                                       PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__390/I                                                  Odrv12                         0              1442   +INF  FALL       1
I__390/O                                                  Odrv12                       796              2238   +INF  FALL       1
I__392/I                                                  Span12Mux_h                    0              2238   +INF  FALL       1
I__392/O                                                  Span12Mux_h                  796              3034   +INF  FALL       1
I__394/I                                                  Span12Mux_h                    0              3034   +INF  FALL       1
I__394/O                                                  Span12Mux_h                  796              3830   +INF  FALL       1
I__396/I                                                  Sp12to4                        0              3830   +INF  FALL       1
I__396/O                                                  Sp12to4                      662              4492   +INF  FALL       1
I__398/I                                                  Span4Mux_v                     0              4492   +INF  FALL       1
I__398/O                                                  Span4Mux_v                   548              5039   +INF  FALL       1
I__400/I                                                  LocalMux                       0              5039   +INF  FALL       1
I__400/O                                                  LocalMux                     455              5494   +INF  FALL       1
I__402/I                                                  InMux                          0              5494   +INF  FALL       1
I__402/O                                                  InMux                        320              5815   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/in3  LogicCell40_SEQ_MODE_1010      0              5815   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SDI
Path End         : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/in0
Capture Clock    : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -589
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5351
---------------------------------------   ---- 
End-of-path arrival time (ps)             5351
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SDI                                                       top                            0                 0   +INF  FALL       1
SDI_ibuf_iopad/PACKAGEPIN:in                              IO_PAD                         0                 0   +INF  FALL       1
SDI_ibuf_iopad/DOUT                                       IO_PAD                       710               710   +INF  FALL       1
SDI_ibuf_preio/PADIN                                      PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SDI_ibuf_preio/DIN0                                       PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__391/I                                                  Odrv12                         0              1392   +INF  FALL       1
I__391/O                                                  Odrv12                       796              2188   +INF  FALL       1
I__393/I                                                  Span12Mux_v                    0              2188   +INF  FALL       1
I__393/O                                                  Span12Mux_v                  796              2984   +INF  FALL       1
I__395/I                                                  Span12Mux_h                    0              2984   +INF  FALL       1
I__395/O                                                  Span12Mux_h                  796              3780   +INF  FALL       1
I__397/I                                                  Span12Mux_h                    0              3780   +INF  FALL       1
I__397/O                                                  Span12Mux_h                  796              4576   +INF  FALL       1
I__399/I                                                  LocalMux                       0              4576   +INF  FALL       1
I__399/O                                                  LocalMux                     455              5031   +INF  FALL       1
I__401/I                                                  InMux                          0              5031   +INF  FALL       1
I__401/O                                                  InMux                        320              5351   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/in0  LogicCell40_SEQ_MODE_1010      0              5351   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__428/I                                                  SRMux                          0              9670   +INF  FALL       1
I__428/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/lcout
Path End         : SDO_signal_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK_uC:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     4820
+ Clock To Q                                   796
+ Data Path Delay                            11668
------------------------------------------   ----- 
End-of-path arrival time (ps)                17284
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/lcout          LogicCell40_SEQ_MODE_1010    796              5616   +INF  RISE       1
I__412/I                                                             LocalMux                       0              5616   +INF  RISE       1
I__412/O                                                             LocalMux                     486              6102   +INF  RISE       1
I__413/I                                                             InMux                          0              6102   +INF  RISE       1
I__413/O                                                             InMux                        382              6485   +INF  RISE       1
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/in3    LogicCell40_SEQ_MODE_0000      0              6485   +INF  RISE       1
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/lcout  LogicCell40_SEQ_MODE_0000    424              6909   +INF  FALL       1
I__301/I                                                             Odrv12                         0              6909   +INF  FALL       1
I__301/O                                                             Odrv12                       796              7704   +INF  FALL       1
I__302/I                                                             Span12Mux_h                    0              7704   +INF  FALL       1
I__302/O                                                             Span12Mux_h                  796              8500   +INF  FALL       1
I__303/I                                                             Span12Mux_v                    0              8500   +INF  FALL       1
I__303/O                                                             Span12Mux_v                  796              9296   +INF  FALL       1
I__304/I                                                             Sp12to4                        0              9296   +INF  FALL       1
I__304/O                                                             Sp12to4                      662              9958   +INF  FALL       1
I__305/I                                                             Span4Mux_h                     0              9958   +INF  FALL       1
I__305/O                                                             Span4Mux_h                   465             10423   +INF  FALL       1
I__306/I                                                             Span4Mux_s2_h                  0             10423   +INF  FALL       1
I__306/O                                                             Span4Mux_s2_h                300             10723   +INF  FALL       1
I__307/I                                                             LocalMux                       0             10723   +INF  FALL       1
I__307/O                                                             LocalMux                     455             11178   +INF  FALL       1
I__308/I                                                             IoInMux                        0             11178   +INF  FALL       1
I__308/O                                                             IoInMux                      320             11498   +INF  FALL       1
SDO_signal_out_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001         0             11498   +INF  FALL       1
SDO_signal_out_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001      3297             14796   +INF  FALL       1
SDO_signal_out_obuf_iopad/DIN                                        IO_PAD                         0             14796   +INF  FALL       1
SDO_signal_out_obuf_iopad/PACKAGEPIN:out                             IO_PAD                      2488             17284   +INF  FALL       1
SDO_signal_out                                                       top                            0             17284   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__430/I                                                  SRMux                          0              9670   +INF  FALL       1
I__430/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__430/I                                                  SRMux                          0              9670   +INF  FALL       1
I__430/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__430/I                                                  SRMux                          0              9670   +INF  FALL       1
I__430/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__430/I                                                  SRMux                          0              9670   +INF  FALL       1
I__430/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__430/I                                                  SRMux                          0              9670   +INF  FALL       1
I__430/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__430/I                                                  SRMux                          0              9670   +INF  FALL       1
I__430/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__430/I                                                  SRMux                          0              9670   +INF  FALL       1
I__430/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__430/I                                                  SRMux                          0              9670   +INF  FALL       1
I__430/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__431/I                                                 SRMux                          0              9670   +INF  FALL       1
I__431/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__431/I                                                 SRMux                          0              9670   +INF  FALL       1
I__431/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__431/I                                                 SRMux                          0              9670   +INF  FALL       1
I__431/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__431/I                                                 SRMux                          0              9670   +INF  FALL       1
I__431/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__431/I                                                  SRMux                          0              9670   +INF  FALL       1
I__431/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__431/I                                                  SRMux                          0              9670   +INF  FALL       1
I__431/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__431/I                                                  SRMux                          0              9670   +INF  FALL       1
I__431/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__432/I                                                  SRMux                          0              9670   +INF  FALL       1
I__432/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__432/I                                                  SRMux                          0              9670   +INF  FALL       1
I__432/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__432/I                                                  SRMux                          0              9670   +INF  FALL       1
I__432/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__432/I                                                  SRMux                          0              9670   +INF  FALL       1
I__432/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__432/I                                                  SRMux                          0              9670   +INF  FALL       1
I__432/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__432/I                                                  SRMux                          0              9670   +INF  FALL       1
I__432/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__432/I                                                  SRMux                          0              9670   +INF  FALL       1
I__432/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__432/I                                                  SRMux                          0              9670   +INF  FALL       1
I__432/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__433/I                                                  SRMux                          0              9670   +INF  FALL       1
I__433/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__433/I                                                  SRMux                          0              9670   +INF  FALL       1
I__433/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__433/I                                                  SRMux                          0              9670   +INF  FALL       1
I__433/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__433/I                                                  SRMux                          0              9670   +INF  FALL       1
I__433/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__433/I                                                  SRMux                          0              9670   +INF  FALL       1
I__433/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__433/I                                                  SRMux                          0              9670   +INF  FALL       1
I__433/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__433/I                                                  SRMux                          0              9670   +INF  FALL       1
I__433/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__433/I                                                  SRMux                          0              9670   +INF  FALL       1
I__433/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__434/I                                                  SRMux                          0              9670   +INF  FALL       1
I__434/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__484/I                                                   ClkMux                         0              4366  RISE       1
I__484/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__436/I                                                 SRMux                          0              9670   +INF  FALL       1
I__436/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__436/I                                                 SRMux                          0              9670   +INF  FALL       1
I__436/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__436/I                                                 SRMux                          0              9670   +INF  FALL       1
I__436/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__436/I                                                 SRMux                          0              9670   +INF  FALL       1
I__436/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__436/I                                                 SRMux                          0              9670   +INF  FALL       1
I__436/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__436/I                                                 SRMux                          0              9670   +INF  FALL       1
I__436/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__437/I                                                  SRMux                          0              9670   +INF  FALL       1
I__437/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__437/I                                                  SRMux                          0              9670   +INF  FALL       1
I__437/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__437/I                                                  SRMux                          0              9670   +INF  FALL       1
I__437/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__437/I                                                  SRMux                          0              9670   +INF  FALL       1
I__437/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__437/I                                                  SRMux                          0              9670   +INF  FALL       1
I__437/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__437/I                                                  SRMux                          0              9670   +INF  FALL       1
I__437/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__437/I                                                  SRMux                          0              9670   +INF  FALL       1
I__437/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__437/I                                                  SRMux                          0              9670   +INF  FALL       1
I__437/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__438/I                                                  SRMux                          0              9670   +INF  FALL       1
I__438/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__438/I                                                  SRMux                          0              9670   +INF  FALL       1
I__438/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__438/I                                                  SRMux                          0              9670   +INF  FALL       1
I__438/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__438/I                                                  SRMux                          0              9670   +INF  FALL       1
I__438/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__438/I                                                  SRMux                          0              9670   +INF  FALL       1
I__438/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__438/I                                                  SRMux                          0              9670   +INF  FALL       1
I__438/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__438/I                                                  SRMux                          0              9670   +INF  FALL       1
I__438/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__438/I                                                  SRMux                          0              9670   +INF  FALL       1
I__438/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__439/I                                                  SRMux                          0              9670   +INF  FALL       1
I__439/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__480/I                                                   ClkMux                         0              4366  RISE       1
I__480/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__439/I                                                 SRMux                          0              9670   +INF  FALL       1
I__439/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__439/I                                                 SRMux                          0              9670   +INF  FALL       1
I__439/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__439/I                                                 SRMux                          0              9670   +INF  FALL       1
I__439/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__439/I                                                 SRMux                          0              9670   +INF  FALL       1
I__439/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__439/I                                                 SRMux                          0              9670   +INF  FALL       1
I__439/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__439/I                                                 SRMux                          0              9670   +INF  FALL       1
I__439/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__440/I                                                  SRMux                          0              9670   +INF  FALL       1
I__440/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__440/I                                                  SRMux                          0              9670   +INF  FALL       1
I__440/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__440/I                                                  SRMux                          0              9670   +INF  FALL       1
I__440/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__440/I                                                  SRMux                          0              9670   +INF  FALL       1
I__440/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__440/I                                                  SRMux                          0              9670   +INF  FALL       1
I__440/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__440/I                                                  SRMux                          0              9670   +INF  FALL       1
I__440/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__440/I                                                  SRMux                          0              9670   +INF  FALL       1
I__440/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__440/I                                                  SRMux                          0              9670   +INF  FALL       1
I__440/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__441/I                                                 SRMux                          0              9670   +INF  FALL       1
I__441/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__441/I                                                 SRMux                          0              9670   +INF  FALL       1
I__441/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__441/I                                                  SRMux                          0              9670   +INF  FALL       1
I__441/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__441/I                                                  SRMux                          0              9670   +INF  FALL       1
I__441/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__441/I                                                  SRMux                          0              9670   +INF  FALL       1
I__441/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__441/I                                                  SRMux                          0              9670   +INF  FALL       1
I__441/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__441/I                                                 SRMux                          0              9670   +INF  FALL       1
I__441/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                 InMux                          0              2445   +INF  FALL       1
I__425/O                                                 InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                 Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9670   +INF  FALL       1
I__441/I                                                 SRMux                          0              9670   +INF  FALL       1
I__441/O                                                 SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__442/I                                                  SRMux                          0              9670   +INF  FALL       1
I__442/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__442/I                                                  SRMux                          0              9670   +INF  FALL       1
I__442/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__442/I                                                  SRMux                          0              9670   +INF  FALL       1
I__442/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__442/I                                                  SRMux                          0              9670   +INF  FALL       1
I__442/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__442/I                                                  SRMux                          0              9670   +INF  FALL       1
I__442/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__442/I                                                  SRMux                          0              9670   +INF  FALL       1
I__442/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__442/I                                                  SRMux                          0              9670   +INF  FALL       1
I__442/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__442/I                                                  SRMux                          0              9670   +INF  FALL       1
I__442/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__443/I                                                  SRMux                          0              9670   +INF  FALL       1
I__443/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__443/I                                                  SRMux                          0              9670   +INF  FALL       1
I__443/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__443/I                                                  SRMux                          0              9670   +INF  FALL       1
I__443/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__443/I                                                  SRMux                          0              9670   +INF  FALL       1
I__443/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__443/I                                                  SRMux                          0              9670   +INF  FALL       1
I__443/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__443/I                                                  SRMux                          0              9670   +INF  FALL       1
I__443/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__443/I                                                  SRMux                          0              9670   +INF  FALL       1
I__443/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__443/I                                                  SRMux                          0              9670   +INF  FALL       1
I__443/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__444/I                                                  SRMux                          0              9670   +INF  FALL       1
I__444/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__444/I                                                  SRMux                          0              9670   +INF  FALL       1
I__444/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__444/I                                                  SRMux                          0              9670   +INF  FALL       1
I__444/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__444/I                                                  SRMux                          0              9670   +INF  FALL       1
I__444/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__444/I                                                  SRMux                          0              9670   +INF  FALL       1
I__444/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/sr  LogicCell40_SEQ_MODE_1010      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__444/I                                                  SRMux                          0              9670   +INF  FALL       1
I__444/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__444/I                                                  SRMux                          0              9670   +INF  FALL       1
I__444/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                   -235
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10198
---------------------------------------   ----- 
End-of-path arrival time (ps)             10198
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1442   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1990   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1990   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2445   +INF  FALL       1
I__425/I                                                  InMux                          0              2445   +INF  FALL       1
I__425/O                                                  InMux                        320              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3334   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3334   +INF  FALL       1
I__414/O                                                  Odrv12                       796              4130   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              4130   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4926   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4926   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5722   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5722   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6518   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6518   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              7179   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              7179   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7479   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7479   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7954   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7954   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8409   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8409   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8730   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9557   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9557   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9557   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9670   +INF  FALL       1
I__444/I                                                  SRMux                          0              9670   +INF  FALL       1
I__444/O                                                  SRMux                        527             10198   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/sr  LogicCell40_SEQ_MODE_1011      0             10198   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__488/I                                                    LocalMux                       0              5616   1571  FALL       1
I__488/O                                                    LocalMux                     455              6071   1571  FALL       1
I__489/I                                                    InMux                          0              6071   1571  FALL       1
I__489/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__492/I                                                    LocalMux                       0              5616   1571  FALL       1
I__492/O                                                    LocalMux                     455              6071   1571  FALL       1
I__493/I                                                    InMux                          0              6071   1571  FALL       1
I__493/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__494/I                                                    LocalMux                       0              5616   1571  FALL       1
I__494/O                                                    LocalMux                     455              6071   1571  FALL       1
I__495/I                                                    InMux                          0              6071   1571  FALL       1
I__495/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__496/I                                                    LocalMux                       0              5616   1571  FALL       1
I__496/O                                                    LocalMux                     455              6071   1571  FALL       1
I__497/I                                                    InMux                          0              6071   1571  FALL       1
I__497/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/in3   LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__498/I                                                     LocalMux                       0              5616   1571  FALL       1
I__498/O                                                     LocalMux                     455              6071   1571  FALL       1
I__499/I                                                     InMux                          0              6071   1571  FALL       1
I__499/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__500/I                                                     LocalMux                       0              5616   1571  FALL       1
I__500/O                                                     LocalMux                     455              6071   1571  FALL       1
I__501/I                                                     InMux                          0              6071   1571  FALL       1
I__501/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__502/I                                                     LocalMux                       0              5616   1571  FALL       1
I__502/O                                                     LocalMux                     455              6071   1571  FALL       1
I__503/I                                                     InMux                          0              6071   1571  FALL       1
I__503/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__490/I                                                    LocalMux                       0              5616   1571  FALL       1
I__490/O                                                    LocalMux                     455              6071   1571  FALL       1
I__491/I                                                    InMux                          0              6071   1571  FALL       1
I__491/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__376/I                                                    LocalMux                       0              5616   1571  FALL       1
I__376/O                                                    LocalMux                     455              6071   1571  FALL       1
I__377/I                                                    InMux                          0              6071   1571  FALL       1
I__377/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       2
I__378/I                                                    LocalMux                       0              5616   1571  FALL       1
I__378/O                                                    LocalMux                     455              6071   1571  FALL       1
I__380/I                                                    InMux                          0              6071   1571  FALL       1
I__380/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       2
I__386/I                                                    LocalMux                       0              5616   1571  FALL       1
I__386/O                                                    LocalMux                     455              6071   1571  FALL       1
I__388/I                                                    InMux                          0              6071   1571  FALL       1
I__388/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       2
I__382/I                                                    LocalMux                       0              5616   1571  FALL       1
I__382/O                                                    LocalMux                     455              6071   1571  FALL       1
I__384/I                                                    InMux                          0              6071   1571  FALL       1
I__384/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       2
I__403/I                                                    LocalMux                       0              5616   1571  FALL       1
I__403/O                                                    LocalMux                     455              6071   1571  FALL       1
I__405/I                                                    InMux                          0              6071   1571  FALL       1
I__405/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__408/I                                                     LocalMux                       0              5616   1571  FALL       1
I__408/O                                                     LocalMux                     455              6071   1571  FALL       1
I__409/I                                                     InMux                          0              6071   1571  FALL       1
I__409/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/lcout
Path End         : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/in3
Capture Clock    : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__410/I                                                     LocalMux                       0              5616   1571  FALL       1
I__410/O                                                     LocalMux                     455              6071   1571  FALL       1
I__411/I                                                     InMux                          0              6071   1571  FALL       1
I__411/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__372/I                                                     LocalMux                       0              5616   1571  FALL       1
I__372/O                                                     LocalMux                     455              6071   1571  FALL       1
I__373/I                                                     InMux                          0              6071   1571  FALL       1
I__373/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__281/I                                                     LocalMux                       0              5616   1571  FALL       1
I__281/O                                                     LocalMux                     455              6071   1571  FALL       1
I__282/I                                                     InMux                          0              6071   1571  FALL       1
I__282/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__283/I                                                     LocalMux                       0              5616   1571  FALL       1
I__283/O                                                     LocalMux                     455              6071   1571  FALL       1
I__284/I                                                     InMux                          0              6071   1571  FALL       1
I__284/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__285/I                                                     LocalMux                       0              5616   1571  FALL       1
I__285/O                                                     LocalMux                     455              6071   1571  FALL       1
I__286/I                                                     InMux                          0              6071   1571  FALL       1
I__286/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__289/I                                                     LocalMux                       0              5616   1571  FALL       1
I__289/O                                                     LocalMux                     455              6071   1571  FALL       1
I__290/I                                                     InMux                          0              6071   1571  FALL       1
I__290/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__291/I                                                     LocalMux                       0              5616   1571  FALL       1
I__291/O                                                     LocalMux                     455              6071   1571  FALL       1
I__292/I                                                     InMux                          0              6071   1571  FALL       1
I__292/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__293/I                                                     LocalMux                       0              5616   1571  FALL       1
I__293/O                                                     LocalMux                     455              6071   1571  FALL       1
I__294/I                                                     InMux                          0              6071   1571  FALL       1
I__294/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__374/I                                                     LocalMux                       0              5616   1571  FALL       1
I__374/O                                                     LocalMux                     455              6071   1571  FALL       1
I__375/I                                                     InMux                          0              6071   1571  FALL       1
I__375/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__295/I                                                     LocalMux                       0              5616   1571  FALL       1
I__295/O                                                     LocalMux                     455              6071   1571  FALL       1
I__296/I                                                     InMux                          0              6071   1571  FALL       1
I__296/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__297/I                                                     LocalMux                       0              5616   1571  FALL       1
I__297/O                                                     LocalMux                     455              6071   1571  FALL       1
I__298/I                                                     InMux                          0              6071   1571  FALL       1
I__298/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__299/I                                                     LocalMux                       0              5616   1571  FALL       1
I__299/O                                                     LocalMux                     455              6071   1571  FALL       1
I__300/I                                                     InMux                          0              6071   1571  FALL       1
I__300/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__259/I                                                     LocalMux                       0              5616   1571  FALL       1
I__259/O                                                     LocalMux                     455              6071   1571  FALL       1
I__260/I                                                     InMux                          0              6071   1571  FALL       1
I__260/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__261/I                                                     LocalMux                       0              5616   1571  FALL       1
I__261/O                                                     LocalMux                     455              6071   1571  FALL       1
I__262/I                                                     InMux                          0              6071   1571  FALL       1
I__262/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__263/I                                                     LocalMux                       0              5616   1571  FALL       1
I__263/O                                                     LocalMux                     455              6071   1571  FALL       1
I__264/I                                                     InMux                          0              6071   1571  FALL       1
I__264/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__265/I                                                     LocalMux                       0              5616   1571  FALL       1
I__265/O                                                     LocalMux                     455              6071   1571  FALL       1
I__266/I                                                     InMux                          0              6071   1571  FALL       1
I__266/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__267/I                                                     LocalMux                       0              5616   1571  FALL       1
I__267/O                                                     LocalMux                     455              6071   1571  FALL       1
I__268/I                                                     InMux                          0              6071   1571  FALL       1
I__268/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__269/I                                                    LocalMux                       0              5616   1571  FALL       1
I__269/O                                                    LocalMux                     455              6071   1571  FALL       1
I__270/I                                                    InMux                          0              6071   1571  FALL       1
I__270/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__271/I                                                    LocalMux                       0              5616   1571  FALL       1
I__271/O                                                    LocalMux                     455              6071   1571  FALL       1
I__272/I                                                    InMux                          0              6071   1571  FALL       1
I__272/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__275/I                                                     LocalMux                       0              5616   1571  FALL       1
I__275/O                                                     LocalMux                     455              6071   1571  FALL       1
I__276/I                                                     InMux                          0              6071   1571  FALL       1
I__276/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__480/I                                                   ClkMux                         0              4366  RISE       1
I__480/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__277/I                                                     LocalMux                       0              5616   1571  FALL       1
I__277/O                                                     LocalMux                     455              6071   1571  FALL       1
I__278/I                                                     InMux                          0              6071   1571  FALL       1
I__278/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__279/I                                                     LocalMux                       0              5616   1571  FALL       1
I__279/O                                                     LocalMux                     455              6071   1571  FALL       1
I__280/I                                                     InMux                          0              6071   1571  FALL       1
I__280/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__243/I                                                     LocalMux                       0              5616   1571  FALL       1
I__243/O                                                     LocalMux                     455              6071   1571  FALL       1
I__244/I                                                     InMux                          0              6071   1571  FALL       1
I__244/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/in0
Capture Clock    : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__245/I                                                    LocalMux                       0              5616   1571  FALL       1
I__245/O                                                    LocalMux                     455              6071   1571  FALL       1
I__246/I                                                    InMux                          0              6071   1571  FALL       1
I__246/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/in0   LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__247/I                                                    LocalMux                       0              5616   1571  FALL       1
I__247/O                                                    LocalMux                     455              6071   1571  FALL       1
I__248/I                                                    InMux                          0              6071   1571  FALL       1
I__248/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__480/I                                                   ClkMux                         0              4366  RISE       1
I__480/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__249/I                                                     LocalMux                       0              5616   1571  FALL       1
I__249/O                                                     LocalMux                     455              6071   1571  FALL       1
I__250/I                                                     InMux                          0              6071   1571  FALL       1
I__250/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__484/I                                                   ClkMux                         0              4366  RISE       1
I__484/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__273/I                                                    LocalMux                       0              5616   1571  FALL       1
I__273/O                                                    LocalMux                     455              6071   1571  FALL       1
I__274/I                                                    InMux                          0              6071   1571  FALL       1
I__274/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__251/I                                                    LocalMux                       0              5616   1571  FALL       1
I__251/O                                                    LocalMux                     455              6071   1571  FALL       1
I__252/I                                                    InMux                          0              6071   1571  FALL       1
I__252/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__253/I                                                    LocalMux                       0              5616   1571  FALL       1
I__253/O                                                    LocalMux                     455              6071   1571  FALL       1
I__254/I                                                    InMux                          0              6071   1571  FALL       1
I__254/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__255/I                                                    LocalMux                       0              5616   1571  FALL       1
I__255/O                                                    LocalMux                     455              6071   1571  FALL       1
I__256/I                                                    InMux                          0              6071   1571  FALL       1
I__256/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__257/I                                                    LocalMux                       0              5616   1571  FALL       1
I__257/O                                                    LocalMux                     455              6071   1571  FALL       1
I__258/I                                                    InMux                          0              6071   1571  FALL       1
I__258/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__227/I                                                    LocalMux                       0              5616   1571  FALL       1
I__227/O                                                    LocalMux                     455              6071   1571  FALL       1
I__228/I                                                    InMux                          0              6071   1571  FALL       1
I__228/O                                                    InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__229/I                                                     LocalMux                       0              5616   1571  FALL       1
I__229/O                                                     LocalMux                     455              6071   1571  FALL       1
I__230/I                                                     InMux                          0              6071   1571  FALL       1
I__230/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__287/I                                                     LocalMux                       0              5616   1571  FALL       1
I__287/O                                                     LocalMux                     455              6071   1571  FALL       1
I__288/I                                                     InMux                          0              6071   1571  FALL       1
I__288/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__231/I                                                     LocalMux                       0              5616   1571  FALL       1
I__231/O                                                     LocalMux                     455              6071   1571  FALL       1
I__232/I                                                     InMux                          0              6071   1571  FALL       1
I__232/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__233/I                                                     LocalMux                       0              5616   1571  FALL       1
I__233/O                                                     LocalMux                     455              6071   1571  FALL       1
I__234/I                                                     InMux                          0              6071   1571  FALL       1
I__234/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__239/I                                                     LocalMux                       0              5616   1571  FALL       1
I__239/O                                                     LocalMux                     455              6071   1571  FALL       1
I__240/I                                                     InMux                          0              6071   1571  FALL       1
I__240/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__241/I                                                     LocalMux                       0              5616   1571  FALL       1
I__241/O                                                     LocalMux                     455              6071   1571  FALL       1
I__242/I                                                     InMux                          0              6071   1571  FALL       1
I__242/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__237/I                                                     LocalMux                       0              5616   1571  FALL       1
I__237/O                                                     LocalMux                     455              6071   1571  FALL       1
I__238/I                                                     InMux                          0              6071   1571  FALL       1
I__238/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__209/I                                                     LocalMux                       0              5616   1571  FALL       1
I__209/O                                                     LocalMux                     455              6071   1571  FALL       1
I__210/I                                                     InMux                          0              6071   1571  FALL       1
I__210/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__211/I                                                     LocalMux                       0              5616   1571  FALL       1
I__211/O                                                     LocalMux                     455              6071   1571  FALL       1
I__212/I                                                     InMux                          0              6071   1571  FALL       1
I__212/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__235/I                                                     LocalMux                       0              5616   1571  FALL       1
I__235/O                                                     LocalMux                     455              6071   1571  FALL       1
I__236/I                                                     InMux                          0              6071   1571  FALL       1
I__236/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__217/I                                                     LocalMux                       0              5616   1571  FALL       1
I__217/O                                                     LocalMux                     455              6071   1571  FALL       1
I__218/I                                                     InMux                          0              6071   1571  FALL       1
I__218/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__219/I                                                     LocalMux                       0              5616   1571  FALL       1
I__219/O                                                     LocalMux                     455              6071   1571  FALL       1
I__220/I                                                     InMux                          0              6071   1571  FALL       1
I__220/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__221/I                                                     LocalMux                       0              5616   1571  FALL       1
I__221/O                                                     LocalMux                     455              6071   1571  FALL       1
I__222/I                                                     InMux                          0              6071   1571  FALL       1
I__222/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__213/I                                                     LocalMux                       0              5616   1571  FALL       1
I__213/O                                                     LocalMux                     455              6071   1571  FALL       1
I__214/I                                                     InMux                          0              6071   1571  FALL       1
I__214/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__225/I                                                     LocalMux                       0              5616   1571  FALL       1
I__225/O                                                     LocalMux                     455              6071   1571  FALL       1
I__226/I                                                     InMux                          0              6071   1571  FALL       1
I__226/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__215/I                                                     LocalMux                       0              5616   1571  FALL       1
I__215/O                                                     LocalMux                     455              6071   1571  FALL       1
I__216/I                                                     InMux                          0              6071   1571  FALL       1
I__216/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__193/I                                                     LocalMux                       0              5616   1571  FALL       1
I__193/O                                                     LocalMux                     455              6071   1571  FALL       1
I__194/I                                                     InMux                          0              6071   1571  FALL       1
I__194/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__195/I                                                     LocalMux                       0              5616   1571  FALL       1
I__195/O                                                     LocalMux                     455              6071   1571  FALL       1
I__196/I                                                     InMux                          0              6071   1571  FALL       1
I__196/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__197/I                                                     LocalMux                       0              5616   1571  FALL       1
I__197/O                                                     LocalMux                     455              6071   1571  FALL       1
I__198/I                                                     InMux                          0              6071   1571  FALL       1
I__198/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__199/I                                                     LocalMux                       0              5616   1571  FALL       1
I__199/O                                                     LocalMux                     455              6071   1571  FALL       1
I__200/I                                                     InMux                          0              6071   1571  FALL       1
I__200/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__201/I                                                     LocalMux                       0              5616   1571  FALL       1
I__201/O                                                     LocalMux                     455              6071   1571  FALL       1
I__202/I                                                     InMux                          0              6071   1571  FALL       1
I__202/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__203/I                                                     LocalMux                       0              5616   1571  FALL       1
I__203/O                                                     LocalMux                     455              6071   1571  FALL       1
I__204/I                                                     InMux                          0              6071   1571  FALL       1
I__204/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__205/I                                                     LocalMux                       0              5616   1571  FALL       1
I__205/O                                                     LocalMux                     455              6071   1571  FALL       1
I__206/I                                                     InMux                          0              6071   1571  FALL       1
I__206/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__207/I                                                     LocalMux                       0              5616   1571  FALL       1
I__207/O                                                     LocalMux                     455              6071   1571  FALL       1
I__208/I                                                     InMux                          0              6071   1571  FALL       1
I__208/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__171/I                                                     LocalMux                       0              5616   1571  FALL       1
I__171/O                                                     LocalMux                     455              6071   1571  FALL       1
I__172/I                                                     InMux                          0              6071   1571  FALL       1
I__172/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__173/I                                                     LocalMux                       0              5616   1571  FALL       1
I__173/O                                                     LocalMux                     455              6071   1571  FALL       1
I__174/I                                                     InMux                          0              6071   1571  FALL       1
I__174/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__175/I                                                     LocalMux                       0              5616   1571  FALL       1
I__175/O                                                     LocalMux                     455              6071   1571  FALL       1
I__176/I                                                     InMux                          0              6071   1571  FALL       1
I__176/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__177/I                                                     LocalMux                       0              5616   1571  FALL       1
I__177/O                                                     LocalMux                     455              6071   1571  FALL       1
I__178/I                                                     InMux                          0              6071   1571  FALL       1
I__178/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__179/I                                                     LocalMux                       0              5616   1571  FALL       1
I__179/O                                                     LocalMux                     455              6071   1571  FALL       1
I__180/I                                                     InMux                          0              6071   1571  FALL       1
I__180/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__181/I                                                     LocalMux                       0              5616   1571  FALL       1
I__181/O                                                     LocalMux                     455              6071   1571  FALL       1
I__182/I                                                     InMux                          0              6071   1571  FALL       1
I__182/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__183/I                                                     LocalMux                       0              5616   1571  FALL       1
I__183/O                                                     LocalMux                     455              6071   1571  FALL       1
I__184/I                                                     InMux                          0              6071   1571  FALL       1
I__184/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__185/I                                                     LocalMux                       0              5616   1571  FALL       1
I__185/O                                                     LocalMux                     455              6071   1571  FALL       1
I__186/I                                                     InMux                          0              6071   1571  FALL       1
I__186/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__187/I                                                     LocalMux                       0              5616   1571  FALL       1
I__187/O                                                     LocalMux                     455              6071   1571  FALL       1
I__188/I                                                     InMux                          0              6071   1571  FALL       1
I__188/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__189/I                                                     LocalMux                       0              5616   1571  FALL       1
I__189/O                                                     LocalMux                     455              6071   1571  FALL       1
I__190/I                                                     InMux                          0              6071   1571  FALL       1
I__190/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__155/I                                                     LocalMux                       0              5616   1571  FALL       1
I__155/O                                                     LocalMux                     455              6071   1571  FALL       1
I__156/I                                                     InMux                          0              6071   1571  FALL       1
I__156/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__157/I                                                     LocalMux                       0              5616   1571  FALL       1
I__157/O                                                     LocalMux                     455              6071   1571  FALL       1
I__158/I                                                     InMux                          0              6071   1571  FALL       1
I__158/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__159/I                                                     LocalMux                       0              5616   1571  FALL       1
I__159/O                                                     LocalMux                     455              6071   1571  FALL       1
I__160/I                                                     InMux                          0              6071   1571  FALL       1
I__160/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__223/I                                                     LocalMux                       0              5616   1571  FALL       1
I__223/O                                                     LocalMux                     455              6071   1571  FALL       1
I__224/I                                                     InMux                          0              6071   1571  FALL       1
I__224/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__161/I                                                     LocalMux                       0              5616   1571  FALL       1
I__161/O                                                     LocalMux                     455              6071   1571  FALL       1
I__162/I                                                     InMux                          0              6071   1571  FALL       1
I__162/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__191/I                                                     LocalMux                       0              5616   1571  FALL       1
I__191/O                                                     LocalMux                     455              6071   1571  FALL       1
I__192/I                                                     InMux                          0              6071   1571  FALL       1
I__192/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__163/I                                                     LocalMux                       0              5616   1571  FALL       1
I__163/O                                                     LocalMux                     455              6071   1571  FALL       1
I__164/I                                                     InMux                          0              6071   1571  FALL       1
I__164/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__165/I                                                     LocalMux                       0              5616   1571  FALL       1
I__165/O                                                     LocalMux                     455              6071   1571  FALL       1
I__166/I                                                     InMux                          0              6071   1571  FALL       1
I__166/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__167/I                                                     LocalMux                       0              5616   1571  FALL       1
I__167/O                                                     LocalMux                     455              6071   1571  FALL       1
I__168/I                                                     InMux                          0              6071   1571  FALL       1
I__168/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__169/I                                                     LocalMux                       0              5616   1571  FALL       1
I__169/O                                                     LocalMux                     455              6071   1571  FALL       1
I__170/I                                                     InMux                          0              6071   1571  FALL       1
I__170/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__137/I                                                     LocalMux                       0              5616   1571  FALL       1
I__137/O                                                     LocalMux                     455              6071   1571  FALL       1
I__138/I                                                     InMux                          0              6071   1571  FALL       1
I__138/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__139/I                                                     LocalMux                       0              5616   1571  FALL       1
I__139/O                                                     LocalMux                     455              6071   1571  FALL       1
I__140/I                                                     InMux                          0              6071   1571  FALL       1
I__140/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__141/I                                                     LocalMux                       0              5616   1571  FALL       1
I__141/O                                                     LocalMux                     455              6071   1571  FALL       1
I__142/I                                                     InMux                          0              6071   1571  FALL       1
I__142/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__143/I                                                     LocalMux                       0              5616   1571  FALL       1
I__143/O                                                     LocalMux                     455              6071   1571  FALL       1
I__144/I                                                     InMux                          0              6071   1571  FALL       1
I__144/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/lcout
Path End         : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__145/I                                                     LocalMux                       0              5616   1571  FALL       1
I__145/O                                                     LocalMux                     455              6071   1571  FALL       1
I__146/I                                                     InMux                          0              6071   1571  FALL       1
I__146/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/lcout
Path End         : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__147/I                                                     LocalMux                       0              5616   1571  FALL       1
I__147/O                                                     LocalMux                     455              6071   1571  FALL       1
I__148/I                                                     InMux                          0              6071   1571  FALL       1
I__148/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/lcout
Path End         : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__149/I                                                     LocalMux                       0              5616   1571  FALL       1
I__149/O                                                     LocalMux                     455              6071   1571  FALL       1
I__150/I                                                     InMux                          0              6071   1571  FALL       1
I__150/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/lcout
Path End         : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/lcout  LogicCell40_SEQ_MODE_1011    796              5616   1571  FALL       1
I__151/I                                                     LocalMux                       0              5616   1571  FALL       1
I__151/O                                                     LocalMux                     455              6071   1571  FALL       1
I__152/I                                                     InMux                          0              6071   1571  FALL       1
I__152/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/lcout
Path End         : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__153/I                                                     LocalMux                       0              5616   1571  FALL       1
I__153/O                                                     LocalMux                     455              6071   1571  FALL       1
I__154/I                                                     InMux                          0              6071   1571  FALL       1
I__154/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/in3    LogicCell40_SEQ_MODE_1011      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/lcout
Path End         : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__131/I                                                     LocalMux                       0              5616   1571  FALL       1
I__131/O                                                     LocalMux                     455              6071   1571  FALL       1
I__132/I                                                     InMux                          0              6071   1571  FALL       1
I__132/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/lcout
Path End         : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__133/I                                                     LocalMux                       0              5616   1571  FALL       1
I__133/O                                                     LocalMux                     455              6071   1571  FALL       1
I__134/I                                                     InMux                          0              6071   1571  FALL       1
I__134/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/lcout
Path End         : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (top|CLK_uC:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    4820
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                4820

Launch Clock Arrival Time (top|CLK_uC:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    4820
+ Clock To Q                                  796
+ Data Path Delay                             776
------------------------------------------   ---- 
End-of-path arrival time (ps)                6392
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              5616   1571  FALL       1
I__135/I                                                     LocalMux                       0              5616   1571  FALL       1
I__135/O                                                     LocalMux                     455              6071   1571  FALL       1
I__136/I                                                     InMux                          0              6071   1571  FALL       1
I__136/O                                                     InMux                        320              6392   1571  FALL       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/in3    LogicCell40_SEQ_MODE_1010      0              6392   1571  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : s14
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         20395
---------------------------------------   ----- 
End-of-path arrival time (ps)             20395
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                               top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                               IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                            Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                            Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                            LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                            LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                            InMux                          0              2195   +INF  FALL       1
I__425/O                                                            InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                            Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                            Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                            Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                            Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                            Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                            Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                            Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                            Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                            Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                            Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                            Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                            Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                            IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                            IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                            LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                            LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                            IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                            IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                            gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                            gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                            GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                            GlobalMux                    114              9420   +INF  FALL       1
I__429/I                                                            Glb2LocalMux                   0              9420   +INF  FALL       1
I__429/O                                                            Glb2LocalMux                 527              9948   +INF  FALL       1
I__445/I                                                            LocalMux                       0              9948   +INF  FALL       1
I__445/O                                                            LocalMux                     455             10402   +INF  FALL       1
I__447/I                                                            InMux                          0             10402   +INF  FALL       1
I__447/O                                                            InMux                        320             10723   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/in1    LogicCell40_SEQ_MODE_0000      0             10723   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI3QKN_2_LC_10_16_3/lcout  LogicCell40_SEQ_MODE_0000    558             11281   +INF  FALL       2
I__314/I                                                            Odrv12                         0             11281   +INF  FALL       1
I__314/O                                                            Odrv12                       796             12077   +INF  FALL       1
I__316/I                                                            Span12Mux_v                    0             12077   +INF  FALL       1
I__316/O                                                            Span12Mux_v                  796             12873   +INF  FALL       1
I__317/I                                                            Sp12to4                        0             12873   +INF  FALL       1
I__317/O                                                            Sp12to4                      662             13535   +INF  FALL       1
I__318/I                                                            Span4Mux_s2_h                  0             13535   +INF  FALL       1
I__318/O                                                            Span4Mux_s2_h                300             13834   +INF  FALL       1
I__319/I                                                            LocalMux                       0             13834   +INF  FALL       1
I__319/O                                                            LocalMux                     455             14289   +INF  FALL       1
I__320/I                                                            IoInMux                        0             14289   +INF  FALL       1
I__320/O                                                            IoInMux                      320             14610   +INF  FALL       1
s14_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001         0             14610   +INF  FALL       1
s14_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001      3297             17907   +INF  FALL       1
s14_obuf_iopad/DIN                                                  IO_PAD                         0             17907   +INF  FALL       1
s14_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                      2488             20395   +INF  FALL       1
s14                                                                 top                            0             20395   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__428/I                                                  SRMux                          0              9420   +INF  FALL       1
I__428/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_13_LC_10_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : s12
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         20893
---------------------------------------   ----- 
End-of-path arrival time (ps)             20893
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                               top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                                               IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__423/I                                                            Odrv4                          0              1142   +INF  FALL       1
I__423/O                                                            Odrv4                        548              1690   +INF  FALL       1
I__424/I                                                            LocalMux                       0              1690   +INF  FALL       1
I__424/O                                                            LocalMux                     455              2145   +INF  FALL       1
I__425/I                                                            InMux                          0              2145   +INF  FALL       1
I__425/O                                                            InMux                        320              2465   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                                   LogicCell40_SEQ_MODE_0000      0              2465   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                                 LogicCell40_SEQ_MODE_0000    569              3034   +INF  FALL       1
I__414/I                                                            Odrv12                         0              3034   +INF  FALL       1
I__414/O                                                            Odrv12                       796              3830   +INF  FALL       1
I__415/I                                                            Span12Mux_v                    0              3830   +INF  FALL       1
I__415/O                                                            Span12Mux_v                  796              4626   +INF  FALL       1
I__416/I                                                            Span12Mux_h                    0              4626   +INF  FALL       1
I__416/O                                                            Span12Mux_h                  796              5422   +INF  FALL       1
I__417/I                                                            Span12Mux_h                    0              5422   +INF  FALL       1
I__417/O                                                            Span12Mux_h                  796              6218   +INF  FALL       1
I__418/I                                                            Sp12to4                        0              6218   +INF  FALL       1
I__418/O                                                            Sp12to4                      662              6879   +INF  FALL       1
I__419/I                                                            Span4Mux_s2_h                  0              6879   +INF  FALL       1
I__419/O                                                            Span4Mux_s2_h                300              7179   +INF  FALL       1
I__420/I                                                            IoSpan4Mux                     0              7179   +INF  FALL       1
I__420/O                                                            IoSpan4Mux                   475              7654   +INF  FALL       1
I__421/I                                                            LocalMux                       0              7654   +INF  FALL       1
I__421/O                                                            LocalMux                     455              8109   +INF  FALL       1
I__422/I                                                            IoInMux                        0              8109   +INF  FALL       1
I__422/O                                                            IoInMux                      320              8430   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER                       ICE_GB                         0              8430   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                             ICE_GB                       827              9257   +INF  FALL     108
I__426/I                                                            gio2CtrlBuf                    0              9257   +INF  FALL       1
I__426/O                                                            gio2CtrlBuf                    0              9257   +INF  FALL       1
I__427/I                                                            GlobalMux                      0              9257   +INF  FALL       1
I__427/O                                                            GlobalMux                    114              9370   +INF  FALL       1
I__435/I                                                            Glb2LocalMux                   0              9370   +INF  FALL       1
I__435/O                                                            Glb2LocalMux                 527              9898   +INF  FALL       1
I__446/I                                                            LocalMux                       0              9898   +INF  FALL       1
I__446/O                                                            LocalMux                     455             10352   +INF  FALL       1
I__448/I                                                            InMux                          0             10352   +INF  FALL       1
I__448/O                                                            InMux                        320             10673   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/in1    LogicCell40_SEQ_MODE_0000      0             10673   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI1OKN_0_LC_10_15_6/lcout  LogicCell40_SEQ_MODE_0000    558             11231   +INF  FALL       2
I__333/I                                                            Odrv12                         0             11231   +INF  FALL       1
I__333/O                                                            Odrv12                       796             12027   +INF  FALL       1
I__335/I                                                            Span12Mux_v                    0             12027   +INF  FALL       1
I__335/O                                                            Span12Mux_v                  796             12823   +INF  FALL       1
I__337/I                                                            Span12Mux_s7_h                 0             12823   +INF  FALL       1
I__337/O                                                            Span12Mux_s7_h               475             13298   +INF  FALL       1
I__338/I                                                            Sp12to4                        0             13298   +INF  FALL       1
I__338/O                                                            Sp12to4                      662             13960   +INF  FALL       1
I__339/I                                                            Span4Mux_s2_v                  0             13960   +INF  FALL       1
I__339/O                                                            Span4Mux_s2_v                372             14332   +INF  FALL       1
I__340/I                                                            LocalMux                       0             14332   +INF  FALL       1
I__340/O                                                            LocalMux                     455             14787   +INF  FALL       1
I__341/I                                                            IoInMux                        0             14787   +INF  FALL       1
I__341/O                                                            IoInMux                      320             15107   +INF  FALL       1
s12_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001         0             15107   +INF  FALL       1
s12_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001      3297             18405   +INF  FALL       1
s12_obuf_iopad/DIN                                                  IO_PAD                         0             18405   +INF  FALL       1
s12_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                      2488             20893   +INF  FALL       1
s12                                                                 top                            0             20893   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9898
---------------------------------------   ---- 
End-of-path arrival time (ps)             9898
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1142   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1690   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1690   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2145   +INF  FALL       1
I__425/I                                                  InMux                          0              2145   +INF  FALL       1
I__425/O                                                  InMux                        320              2465   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2465   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3034   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3034   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3830   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3830   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4626   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4626   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5422   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5422   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6218   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6218   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6879   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6879   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7179   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7179   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7654   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7654   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8109   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8109   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8430   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8430   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9257   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9257   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9257   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9257   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9370   +INF  FALL       1
I__428/I                                                  SRMux                          0              9370   +INF  FALL       1
I__428/O                                                  SRMux                        527              9898   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/sr  LogicCell40_SEQ_MODE_1011      0              9898   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_14_LC_10_16_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEL
Path End         : s13
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|SEL:R#1)       0
+ Launch Clock Source Latency                 0
+ Data Path Delay                         16632
---------------------------------------   ----- 
End-of-path arrival time (ps)             16632
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SEL                                                                 top                            0                 0   COMP  RISE       1
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                         0                 0   +INF  RISE       1
SEL_ibuf_iopad/DOUT                                                 IO_PAD                       510               510   +INF  RISE       1
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001       910              1420   +INF  RISE       1
I__451/I                                                            Odrv12                         0              1420   +INF  RISE       1
I__451/O                                                            Odrv12                       724              2143   +INF  RISE       1
I__453/I                                                            Span12Mux_h                    0              2143   +INF  RISE       1
I__453/O                                                            Span12Mux_h                  724              2867   +INF  RISE       1
I__455/I                                                            Span12Mux_v                    0              2867   +INF  RISE       1
I__455/O                                                            Span12Mux_v                  724              3590   +INF  RISE       1
I__457/I                                                            Span12Mux_h                    0              3590   +INF  RISE       1
I__457/O                                                            Span12Mux_h                  724              4314   +INF  RISE       1
I__459/I                                                            Sp12to4                        0              4314   +INF  RISE       1
I__459/O                                                            Sp12to4                      631              4945   +INF  RISE       1
I__461/I                                                            Span4Mux_v                     0              4945   +INF  RISE       1
I__461/O                                                            Span4Mux_v                   517              5461   +INF  RISE       1
I__463/I                                                            LocalMux                       0              5461   +INF  RISE       1
I__463/O                                                            LocalMux                     486              5947   +INF  RISE       1
I__466/I                                                            InMux                          0              5947   +INF  RISE       1
I__466/O                                                            InMux                        382              6330   +INF  RISE       1
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000      0              6330   +INF  RISE       1
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000    569              6898   +INF  FALL       3
I__322/I                                                            LocalMux                       0              6898   +INF  FALL       1
I__322/O                                                            LocalMux                     455              7353   +INF  FALL       1
I__324/I                                                            InMux                          0              7353   +INF  FALL       1
I__324/O                                                            InMux                        320              7673   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/in0    LogicCell40_SEQ_MODE_0000      0              7673   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_RNI2PKN_1_LC_10_15_0/lcout  LogicCell40_SEQ_MODE_0000    569              8242   +INF  FALL       2
I__351/I                                                            Odrv4                          0              8242   +INF  FALL       1
I__351/O                                                            Odrv4                        548              8790   +INF  FALL       1
I__353/I                                                            Span4Mux_h                     0              8790   +INF  FALL       1
I__353/O                                                            Span4Mux_h                   465              9255   +INF  FALL       1
I__354/I                                                            Span4Mux_s3_h                  0              9255   +INF  FALL       1
I__354/O                                                            Span4Mux_s3_h                341              9596   +INF  FALL       1
I__355/I                                                            IoSpan4Mux                     0              9596   +INF  FALL       1
I__355/O                                                            IoSpan4Mux                   475             10072   +INF  FALL       1
I__356/I                                                            LocalMux                       0             10072   +INF  FALL       1
I__356/O                                                            LocalMux                     455             10526   +INF  FALL       1
I__357/I                                                            IoInMux                        0             10526   +INF  FALL       1
I__357/O                                                            IoInMux                      320             10847   +INF  FALL       1
s13_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001         0             10847   +INF  FALL       1
s13_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001      3297             14144   +INF  FALL       1
s13_obuf_iopad/DIN                                                  IO_PAD                         0             14144   +INF  FALL       1
s13_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                      2488             16632   +INF  FALL       1
s13                                                                 top                            0             16632   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SEL
Path End         : s15
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|SEL:F#1)       0
+ Launch Clock Source Latency                 0
+ Data Path Delay                         16594
---------------------------------------   ----- 
End-of-path arrival time (ps)             16594
 
Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SEL                                                                 top                            0                 0   COMP  FALL       1
SEL_ibuf_iopad/PACKAGEPIN:in                                        IO_PAD                         0                 0   +INF  FALL       1
SEL_ibuf_iopad/DOUT                                                 IO_PAD                       460               460   +INF  FALL       1
SEL_ibuf_preio/PADIN                                                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SEL_ibuf_preio/DIN0                                                 PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__451/I                                                            Odrv12                         0              1142   +INF  FALL       1
I__451/O                                                            Odrv12                       796              1938   +INF  FALL       1
I__453/I                                                            Span12Mux_h                    0              1938   +INF  FALL       1
I__453/O                                                            Span12Mux_h                  796              2734   +INF  FALL       1
I__455/I                                                            Span12Mux_v                    0              2734   +INF  FALL       1
I__455/O                                                            Span12Mux_v                  796              3530   +INF  FALL       1
I__457/I                                                            Span12Mux_h                    0              3530   +INF  FALL       1
I__457/O                                                            Span12Mux_h                  796              4326   +INF  FALL       1
I__459/I                                                            Sp12to4                        0              4326   +INF  FALL       1
I__459/O                                                            Sp12to4                      662              4988   +INF  FALL       1
I__461/I                                                            Span4Mux_v                     0              4988   +INF  FALL       1
I__461/O                                                            Span4Mux_v                   548              5535   +INF  FALL       1
I__463/I                                                            LocalMux                       0              5535   +INF  FALL       1
I__463/O                                                            LocalMux                     455              5990   +INF  FALL       1
I__466/I                                                            InMux                          0              5990   +INF  FALL       1
I__466/O                                                            InMux                        320              6311   +INF  FALL       1
SEL_ibuf_RNI96K9_0_LC_10_16_2/in0                                   LogicCell40_SEQ_MODE_0000      0              6311   +INF  FALL       1
SEL_ibuf_RNI96K9_0_LC_10_16_2/lcout                                 LogicCell40_SEQ_MODE_0000    662              6972   +INF  RISE       3
I__322/I                                                            LocalMux                       0              6972   +INF  RISE       1
I__322/O                                                            LocalMux                     486              7458   +INF  RISE       1
I__325/I                                                            InMux                          0              7458   +INF  RISE       1
I__325/O                                                            InMux                        382              7841   +INF  RISE       1
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/in1    LogicCell40_SEQ_MODE_0000      0              7841   +INF  RISE       1
config_register_latched_dec_inst1.DYNSR_RNI4RKN_3_LC_10_15_3/lcout  LogicCell40_SEQ_MODE_0000    589              8430   +INF  RISE       2
I__343/I                                                            Odrv12                         0              8430   +INF  RISE       1
I__343/O                                                            Odrv12                       724              9153   +INF  RISE       1
I__345/I                                                            Span12Mux_v                    0              9153   +INF  RISE       1
I__345/O                                                            Span12Mux_v                  724              9877   +INF  RISE       1
I__347/I                                                            Span12Mux_s9_h                 0              9877   +INF  RISE       1
I__347/O                                                            Span12Mux_s9_h               579             10456   +INF  RISE       1
I__348/I                                                            LocalMux                       0             10456   +INF  RISE       1
I__348/O                                                            LocalMux                     486             10942   +INF  RISE       1
I__349/I                                                            IoInMux                        0             10942   +INF  RISE       1
I__349/O                                                            IoInMux                      382             11324   +INF  RISE       1
s15_obuf_preio/DOUT0                                                PRE_IO_PIN_TYPE_011001         0             11324   +INF  RISE       1
s15_obuf_preio/PADOUT                                               PRE_IO_PIN_TYPE_011001      2956             14280   +INF  RISE       1
s15_obuf_iopad/DIN                                                  IO_PAD                         0             14280   +INF  RISE       1
s15_obuf_iopad/PACKAGEPIN:out                                       IO_PAD                      2314             16594   +INF  RISE       1
s15                                                                 top                            0             16594   +INF  RISE       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SDI
Path End         : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/in3
Capture Clock    : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5565
---------------------------------------   ---- 
End-of-path arrival time (ps)             5565
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SDI                                                       top                            0                 0   +INF  RISE       1
SDI_ibuf_iopad/PACKAGEPIN:in                              IO_PAD                         0                 0   +INF  RISE       1
SDI_ibuf_iopad/DOUT                                       IO_PAD                       510               510   +INF  RISE       1
SDI_ibuf_preio/PADIN                                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SDI_ibuf_preio/DIN0                                       PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__390/I                                                  Odrv12                         0              1192   +INF  FALL       1
I__390/O                                                  Odrv12                       796              1988   +INF  FALL       1
I__392/I                                                  Span12Mux_h                    0              1988   +INF  FALL       1
I__392/O                                                  Span12Mux_h                  796              2784   +INF  FALL       1
I__394/I                                                  Span12Mux_h                    0              2784   +INF  FALL       1
I__394/O                                                  Span12Mux_h                  796              3580   +INF  FALL       1
I__396/I                                                  Sp12to4                        0              3580   +INF  FALL       1
I__396/O                                                  Sp12to4                      662              4242   +INF  FALL       1
I__398/I                                                  Span4Mux_v                     0              4242   +INF  FALL       1
I__398/O                                                  Span4Mux_v                   548              4789   +INF  FALL       1
I__400/I                                                  LocalMux                       0              4789   +INF  FALL       1
I__400/O                                                  LocalMux                     455              5244   +INF  FALL       1
I__402/I                                                  InMux                          0              5244   +INF  FALL       1
I__402/O                                                  InMux                        320              5565   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/in3  LogicCell40_SEQ_MODE_1010      0              5565   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SDI
Path End         : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/in0
Capture Clock    : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5101
---------------------------------------   ---- 
End-of-path arrival time (ps)             5101
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SDI                                                       top                            0                 0   +INF  FALL       1
SDI_ibuf_iopad/PACKAGEPIN:in                              IO_PAD                         0                 0   +INF  FALL       1
SDI_ibuf_iopad/DOUT                                       IO_PAD                       460               460   +INF  FALL       1
SDI_ibuf_preio/PADIN                                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SDI_ibuf_preio/DIN0                                       PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__391/I                                                  Odrv12                         0              1142   +INF  FALL       1
I__391/O                                                  Odrv12                       796              1938   +INF  FALL       1
I__393/I                                                  Span12Mux_v                    0              1938   +INF  FALL       1
I__393/O                                                  Span12Mux_v                  796              2734   +INF  FALL       1
I__395/I                                                  Span12Mux_h                    0              2734   +INF  FALL       1
I__395/O                                                  Span12Mux_h                  796              3530   +INF  FALL       1
I__397/I                                                  Span12Mux_h                    0              3530   +INF  FALL       1
I__397/O                                                  Span12Mux_h                  796              4326   +INF  FALL       1
I__399/I                                                  LocalMux                       0              4326   +INF  FALL       1
I__399/O                                                  LocalMux                     455              4781   +INF  FALL       1
I__401/I                                                  InMux                          0              4781   +INF  FALL       1
I__401/O                                                  InMux                        320              5101   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/in0  LogicCell40_SEQ_MODE_1010      0              5101   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__428/I                                                  SRMux                          0              9420   +INF  FALL       1
I__428/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/lcout
Path End         : SDO_signal_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK_uC:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     4820
+ Clock To Q                                   796
+ Data Path Delay                            11668
------------------------------------------   ----- 
End-of-path arrival time (ps)                17284
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__485/I                                                   ClkMux                         0              4366  RISE       1
I__485/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
config_register_latched_dec_inst1.DYNSR_15_LC_10_16_5/lcout          LogicCell40_SEQ_MODE_1010    796              5616   +INF  RISE       1
I__412/I                                                             LocalMux                       0              5616   +INF  RISE       1
I__412/O                                                             LocalMux                     486              6102   +INF  RISE       1
I__413/I                                                             InMux                          0              6102   +INF  RISE       1
I__413/O                                                             InMux                        382              6485   +INF  RISE       1
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/in3    LogicCell40_SEQ_MODE_0000      0              6485   +INF  RISE       1
config_register_latched_dec_inst1.DYNSR_RNI93TI_15_LC_10_16_4/lcout  LogicCell40_SEQ_MODE_0000    424              6909   +INF  FALL       1
I__301/I                                                             Odrv12                         0              6909   +INF  FALL       1
I__301/O                                                             Odrv12                       796              7704   +INF  FALL       1
I__302/I                                                             Span12Mux_h                    0              7704   +INF  FALL       1
I__302/O                                                             Span12Mux_h                  796              8500   +INF  FALL       1
I__303/I                                                             Span12Mux_v                    0              8500   +INF  FALL       1
I__303/O                                                             Span12Mux_v                  796              9296   +INF  FALL       1
I__304/I                                                             Sp12to4                        0              9296   +INF  FALL       1
I__304/O                                                             Sp12to4                      662              9958   +INF  FALL       1
I__305/I                                                             Span4Mux_h                     0              9958   +INF  FALL       1
I__305/O                                                             Span4Mux_h                   465             10423   +INF  FALL       1
I__306/I                                                             Span4Mux_s2_h                  0             10423   +INF  FALL       1
I__306/O                                                             Span4Mux_s2_h                300             10723   +INF  FALL       1
I__307/I                                                             LocalMux                       0             10723   +INF  FALL       1
I__307/O                                                             LocalMux                     455             11178   +INF  FALL       1
I__308/I                                                             IoInMux                        0             11178   +INF  FALL       1
I__308/O                                                             IoInMux                      320             11498   +INF  FALL       1
SDO_signal_out_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001         0             11498   +INF  FALL       1
SDO_signal_out_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001      3297             14796   +INF  FALL       1
SDO_signal_out_obuf_iopad/DIN                                        IO_PAD                         0             14796   +INF  FALL       1
SDO_signal_out_obuf_iopad/PACKAGEPIN:out                             IO_PAD                      2488             17284   +INF  FALL       1
SDO_signal_out                                                       top                            0             17284   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__430/I                                                  SRMux                          0              9420   +INF  FALL       1
I__430/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_33_LC_5_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__430/I                                                  SRMux                          0              9420   +INF  FALL       1
I__430/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_32_LC_5_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__430/I                                                  SRMux                          0              9420   +INF  FALL       1
I__430/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_31_LC_5_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__430/I                                                  SRMux                          0              9420   +INF  FALL       1
I__430/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_30_LC_5_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__430/I                                                  SRMux                          0              9420   +INF  FALL       1
I__430/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_29_LC_5_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__430/I                                                  SRMux                          0              9420   +INF  FALL       1
I__430/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_28_LC_5_21_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__430/I                                                  SRMux                          0              9420   +INF  FALL       1
I__430/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_27_LC_5_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__430/I                                                  SRMux                          0              9420   +INF  FALL       1
I__430/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__487/I                                                   ClkMux                         0              4366  RISE       1
I__487/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_26_LC_5_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__431/I                                                 SRMux                          0              9420   +INF  FALL       1
I__431/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_6_LC_11_16_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__431/I                                                 SRMux                          0              9420   +INF  FALL       1
I__431/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_7_LC_11_16_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__431/I                                                 SRMux                          0              9420   +INF  FALL       1
I__431/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_8_LC_11_16_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__431/I                                                 SRMux                          0              9420   +INF  FALL       1
I__431/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__481/I                                                  ClkMux                         0              4366  RISE       1
I__481/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_9_LC_11_16_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__431/I                                                  SRMux                          0              9420   +INF  FALL       1
I__431/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_12_LC_11_16_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__431/I                                                  SRMux                          0              9420   +INF  FALL       1
I__431/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_11_LC_11_16_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__431/I                                                  SRMux                          0              9420   +INF  FALL       1
I__431/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__481/I                                                   ClkMux                         0              4366  RISE       1
I__481/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_10_LC_11_16_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__432/I                                                  SRMux                          0              9420   +INF  FALL       1
I__432/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_41_LC_5_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__432/I                                                  SRMux                          0              9420   +INF  FALL       1
I__432/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_40_LC_5_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__432/I                                                  SRMux                          0              9420   +INF  FALL       1
I__432/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_39_LC_5_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__432/I                                                  SRMux                          0              9420   +INF  FALL       1
I__432/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_38_LC_5_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__432/I                                                  SRMux                          0              9420   +INF  FALL       1
I__432/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_37_LC_5_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__432/I                                                  SRMux                          0              9420   +INF  FALL       1
I__432/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_36_LC_5_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__432/I                                                  SRMux                          0              9420   +INF  FALL       1
I__432/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_35_LC_5_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__432/I                                                  SRMux                          0              9420   +INF  FALL       1
I__432/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__482/I                                                   ClkMux                         0              4366  RISE       1
I__482/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_34_LC_5_22_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__433/I                                                  SRMux                          0              9420   +INF  FALL       1
I__433/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_25_LC_6_21_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__433/I                                                  SRMux                          0              9420   +INF  FALL       1
I__433/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_24_LC_6_21_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__433/I                                                  SRMux                          0              9420   +INF  FALL       1
I__433/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_23_LC_6_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__433/I                                                  SRMux                          0              9420   +INF  FALL       1
I__433/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_22_LC_6_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__433/I                                                  SRMux                          0              9420   +INF  FALL       1
I__433/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_21_LC_6_21_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__433/I                                                  SRMux                          0              9420   +INF  FALL       1
I__433/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_20_LC_6_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__433/I                                                  SRMux                          0              9420   +INF  FALL       1
I__433/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_19_LC_6_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__433/I                                                  SRMux                          0              9420   +INF  FALL       1
I__433/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__483/I                                                   ClkMux                         0              4366  RISE       1
I__483/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_18_LC_6_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__434/I                                                  SRMux                          0              9420   +INF  FALL       1
I__434/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__484/I                                                   ClkMux                         0              4366  RISE       1
I__484/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_87_LC_7_20_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__436/I                                                 SRMux                          0              9420   +INF  FALL       1
I__436/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_5_LC_11_15_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__436/I                                                 SRMux                          0              9420   +INF  FALL       1
I__436/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_4_LC_11_15_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__436/I                                                 SRMux                          0              9420   +INF  FALL       1
I__436/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_3_LC_11_15_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__436/I                                                 SRMux                          0              9420   +INF  FALL       1
I__436/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_0_LC_11_15_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__436/I                                                 SRMux                          0              9420   +INF  FALL       1
I__436/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_2_LC_11_15_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/sr
Capture Clock    : config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__436/I                                                 SRMux                          0              9420   +INF  FALL       1
I__436/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__486/I                                                  ClkMux                         0              4366  RISE       1
I__486/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.DYNSR_1_LC_11_15_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__437/I                                                  SRMux                          0              9420   +INF  FALL       1
I__437/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_44_LC_5_23_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__437/I                                                  SRMux                          0              9420   +INF  FALL       1
I__437/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_43_LC_5_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__437/I                                                  SRMux                          0              9420   +INF  FALL       1
I__437/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_47_LC_5_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__437/I                                                  SRMux                          0              9420   +INF  FALL       1
I__437/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_46_LC_5_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__437/I                                                  SRMux                          0              9420   +INF  FALL       1
I__437/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_45_LC_5_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__437/I                                                  SRMux                          0              9420   +INF  FALL       1
I__437/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_49_LC_5_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__437/I                                                  SRMux                          0              9420   +INF  FALL       1
I__437/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_48_LC_5_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__437/I                                                  SRMux                          0              9420   +INF  FALL       1
I__437/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__478/I                                                   ClkMux                         0              4366  RISE       1
I__478/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_42_LC_5_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__438/I                                                  SRMux                          0              9420   +INF  FALL       1
I__438/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_17_LC_6_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__438/I                                                  SRMux                          0              9420   +INF  FALL       1
I__438/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_16_LC_6_22_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__438/I                                                  SRMux                          0              9420   +INF  FALL       1
I__438/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_15_LC_6_22_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__438/I                                                  SRMux                          0              9420   +INF  FALL       1
I__438/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_14_LC_6_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__438/I                                                  SRMux                          0              9420   +INF  FALL       1
I__438/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_13_LC_6_22_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__438/I                                                  SRMux                          0              9420   +INF  FALL       1
I__438/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_12_LC_6_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__438/I                                                  SRMux                          0              9420   +INF  FALL       1
I__438/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_11_LC_6_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__438/I                                                  SRMux                          0              9420   +INF  FALL       1
I__438/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__479/I                                                   ClkMux                         0              4366  RISE       1
I__479/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_10_LC_6_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__439/I                                                  SRMux                          0              9420   +INF  FALL       1
I__439/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__480/I                                                   ClkMux                         0              4366  RISE       1
I__480/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_86_LC_7_21_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__439/I                                                 SRMux                          0              9420   +INF  FALL       1
I__439/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_5_LC_7_21_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__439/I                                                 SRMux                          0              9420   +INF  FALL       1
I__439/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_4_LC_7_21_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__439/I                                                 SRMux                          0              9420   +INF  FALL       1
I__439/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_3_LC_7_21_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__439/I                                                 SRMux                          0              9420   +INF  FALL       1
I__439/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_2_LC_7_21_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__439/I                                                 SRMux                          0              9420   +INF  FALL       1
I__439/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_1_LC_7_21_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__439/I                                                 SRMux                          0              9420   +INF  FALL       1
I__439/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__480/I                                                  ClkMux                         0              4366  RISE       1
I__480/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_0_LC_7_21_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__440/I                                                  SRMux                          0              9420   +INF  FALL       1
I__440/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_53_LC_6_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__440/I                                                  SRMux                          0              9420   +INF  FALL       1
I__440/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_57_LC_6_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__440/I                                                  SRMux                          0              9420   +INF  FALL       1
I__440/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_55_LC_6_23_5/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__440/I                                                  SRMux                          0              9420   +INF  FALL       1
I__440/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_54_LC_6_23_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__440/I                                                  SRMux                          0              9420   +INF  FALL       1
I__440/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_50_LC_6_23_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__440/I                                                  SRMux                          0              9420   +INF  FALL       1
I__440/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_52_LC_6_23_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__440/I                                                  SRMux                          0              9420   +INF  FALL       1
I__440/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_51_LC_6_23_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__440/I                                                  SRMux                          0              9420   +INF  FALL       1
I__440/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__476/I                                                   ClkMux                         0              4366  RISE       1
I__476/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_56_LC_6_23_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__441/I                                                 SRMux                          0              9420   +INF  FALL       1
I__441/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_7_LC_7_22_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__441/I                                                 SRMux                          0              9420   +INF  FALL       1
I__441/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_6_LC_7_22_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__441/I                                                  SRMux                          0              9420   +INF  FALL       1
I__441/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_85_LC_7_22_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__441/I                                                  SRMux                          0              9420   +INF  FALL       1
I__441/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_84_LC_7_22_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__441/I                                                  SRMux                          0              9420   +INF  FALL       1
I__441/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_83_LC_7_22_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__441/I                                                  SRMux                          0              9420   +INF  FALL       1
I__441/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__477/I                                                   ClkMux                         0              4366  RISE       1
I__477/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_82_LC_7_22_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__441/I                                                 SRMux                          0              9420   +INF  FALL       1
I__441/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_9_LC_7_22_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                    top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                           IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                    IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                 Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                 Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                 LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                 LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                 InMux                          0              2195   +INF  FALL       1
I__425/O                                                 InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                        LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                      LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                 Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                 Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                 Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                 Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                 Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                 Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                 Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                 Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                 Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                 Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                 Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                 Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                 IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                 IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                 LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                 LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                 IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                 IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER            ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                  ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                 gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                 GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                 GlobalMux                    114              9420   +INF  FALL       1
I__441/I                                                 SRMux                          0              9420   +INF  FALL       1
I__441/O                                                 SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                    top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                              IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                             PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                              PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                  Odrv4                          0              1420  RISE       1
I__127/O                                                  Odrv4                        517              1936  RISE       1
I__128/I                                                  IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                  IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                  LocalMux                       0              2360  RISE       1
I__129/O                                                  LocalMux                     486              2846  RISE       1
I__130/I                                                  IoInMux                        0              2846  RISE       1
I__130/O                                                  IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                   ICE_GB                       910              4138  RISE     104
I__471/I                                                  gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                  gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                  GlobalMux                      0              4138  RISE       1
I__472/O                                                  GlobalMux                    227              4366  RISE       1
I__477/I                                                  ClkMux                         0              4366  RISE       1
I__477/O                                                  ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_8_LC_7_22_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__442/I                                                  SRMux                          0              9420   +INF  FALL       1
I__442/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_59_LC_6_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__442/I                                                  SRMux                          0              9420   +INF  FALL       1
I__442/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_65_LC_6_24_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__442/I                                                  SRMux                          0              9420   +INF  FALL       1
I__442/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_58_LC_6_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__442/I                                                  SRMux                          0              9420   +INF  FALL       1
I__442/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_64_LC_6_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__442/I                                                  SRMux                          0              9420   +INF  FALL       1
I__442/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_60_LC_6_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__442/I                                                  SRMux                          0              9420   +INF  FALL       1
I__442/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_61_LC_6_24_2/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__442/I                                                  SRMux                          0              9420   +INF  FALL       1
I__442/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_63_LC_6_24_1/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__442/I                                                  SRMux                          0              9420   +INF  FALL       1
I__442/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__474/I                                                   ClkMux                         0              4366  RISE       1
I__474/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_62_LC_6_24_0/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__443/I                                                  SRMux                          0              9420   +INF  FALL       1
I__443/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_81_LC_7_23_7/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__443/I                                                  SRMux                          0              9420   +INF  FALL       1
I__443/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_80_LC_7_23_6/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__443/I                                                  SRMux                          0              9420   +INF  FALL       1
I__443/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_79_LC_7_23_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__443/I                                                  SRMux                          0              9420   +INF  FALL       1
I__443/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_78_LC_7_23_4/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__443/I                                                  SRMux                          0              9420   +INF  FALL       1
I__443/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_77_LC_7_23_3/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__443/I                                                  SRMux                          0              9420   +INF  FALL       1
I__443/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_76_LC_7_23_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__443/I                                                  SRMux                          0              9420   +INF  FALL       1
I__443/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_75_LC_7_23_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__443/I                                                  SRMux                          0              9420   +INF  FALL       1
I__443/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__475/I                                                   ClkMux                         0              4366  RISE       1
I__475/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_74_LC_7_23_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__444/I                                                  SRMux                          0              9420   +INF  FALL       1
I__444/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_72_LC_7_24_7/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__444/I                                                  SRMux                          0              9420   +INF  FALL       1
I__444/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_73_LC_7_24_6/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__444/I                                                  SRMux                          0              9420   +INF  FALL       1
I__444/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_67_LC_7_24_5/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__444/I                                                  SRMux                          0              9420   +INF  FALL       1
I__444/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_66_LC_7_24_4/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__444/I                                                  SRMux                          0              9420   +INF  FALL       1
I__444/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/sr  LogicCell40_SEQ_MODE_1010      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_68_LC_7_24_3/clk  LogicCell40_SEQ_MODE_1010      0              4820  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__444/I                                                  SRMux                          0              9420   +INF  FALL       1
I__444/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_69_LC_7_24_2/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__444/I                                                  SRMux                          0              9420   +INF  FALL       1
I__444/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_70_LC_7_24_1/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/sr
Capture Clock    : config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK_uC:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     4820
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9948
---------------------------------------   ---- 
End-of-path arrival time (ps)             9948
 
Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                                     top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                            IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                                     IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                                     PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__423/I                                                  Odrv4                          0              1192   +INF  FALL       1
I__423/O                                                  Odrv4                        548              1740   +INF  FALL       1
I__424/I                                                  LocalMux                       0              1740   +INF  FALL       1
I__424/O                                                  LocalMux                     455              2195   +INF  FALL       1
I__425/I                                                  InMux                          0              2195   +INF  FALL       1
I__425/O                                                  InMux                        320              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/in0                         LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_27_31_3/lcout                       LogicCell40_SEQ_MODE_0000    569              3084   +INF  FALL       1
I__414/I                                                  Odrv12                         0              3084   +INF  FALL       1
I__414/O                                                  Odrv12                       796              3880   +INF  FALL       1
I__415/I                                                  Span12Mux_v                    0              3880   +INF  FALL       1
I__415/O                                                  Span12Mux_v                  796              4676   +INF  FALL       1
I__416/I                                                  Span12Mux_h                    0              4676   +INF  FALL       1
I__416/O                                                  Span12Mux_h                  796              5472   +INF  FALL       1
I__417/I                                                  Span12Mux_h                    0              5472   +INF  FALL       1
I__417/O                                                  Span12Mux_h                  796              6268   +INF  FALL       1
I__418/I                                                  Sp12to4                        0              6268   +INF  FALL       1
I__418/O                                                  Sp12to4                      662              6929   +INF  FALL       1
I__419/I                                                  Span4Mux_s2_h                  0              6929   +INF  FALL       1
I__419/O                                                  Span4Mux_s2_h                300              7229   +INF  FALL       1
I__420/I                                                  IoSpan4Mux                     0              7229   +INF  FALL       1
I__420/O                                                  IoSpan4Mux                   475              7704   +INF  FALL       1
I__421/I                                                  LocalMux                       0              7704   +INF  FALL       1
I__421/O                                                  LocalMux                     455              8159   +INF  FALL       1
I__422/I                                                  IoInMux                        0              8159   +INF  FALL       1
I__422/O                                                  IoInMux                      320              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER             ICE_GB                         0              8480   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT                   ICE_GB                       827              9307   +INF  FALL     108
I__426/I                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__426/O                                                  gio2CtrlBuf                    0              9307   +INF  FALL       1
I__427/I                                                  GlobalMux                      0              9307   +INF  FALL       1
I__427/O                                                  GlobalMux                    114              9420   +INF  FALL       1
I__444/I                                                  SRMux                          0              9420   +INF  FALL       1
I__444/O                                                  SRMux                        527              9948   +INF  FALL       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/sr  LogicCell40_SEQ_MODE_1011      0              9948   +INF  FALL       1

Capture Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_uC                                                     top                            0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/PACKAGEPIN:in                      IO_PAD                         0                 0  RISE       1
CLK_uC_ibuf_gb_io_iopad/DOUT                               IO_PAD                       510               510  RISE       1
CLK_uC_ibuf_gb_io_preio/PADIN                              PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_uC_ibuf_gb_io_preio/DIN0                               PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__127/I                                                   Odrv4                          0              1420  RISE       1
I__127/O                                                   Odrv4                        517              1936  RISE       1
I__128/I                                                   IoSpan4Mux                     0              1936  RISE       1
I__128/O                                                   IoSpan4Mux                   424              2360  RISE       1
I__129/I                                                   LocalMux                       0              2360  RISE       1
I__129/O                                                   LocalMux                     486              2846  RISE       1
I__130/I                                                   IoInMux                        0              2846  RISE       1
I__130/O                                                   IoInMux                      382              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              3229  RISE       1
CLK_uC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910              4138  RISE     104
I__471/I                                                   gio2CtrlBuf                    0              4138  RISE       1
I__471/O                                                   gio2CtrlBuf                    0              4138  RISE       1
I__472/I                                                   GlobalMux                      0              4138  RISE       1
I__472/O                                                   GlobalMux                    227              4366  RISE       1
I__473/I                                                   ClkMux                         0              4366  RISE       1
I__473/O                                                   ClkMux                       455              4820  RISE       1
config_register_latched_dec_inst1.STATSR_71_LC_7_24_0/clk  LogicCell40_SEQ_MODE_1011      0              4820  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

