Info (10281): Verilog HDL Declaration information at lab4CPU_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab4CPU_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab4CPU_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab4CPU_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab4CPU_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab4CPU_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab4CPU_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab4CPU_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/lab4CPU/synthesis/submodules/lab4CPU_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at TstartBit.v(12): object "enable" differs only in case from object "ENABLE" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/TstartBit.v Line: 12
Info (10281): Verilog HDL Declaration information at startBit.v(12): object "enable" differs only in case from object "ENABLE" in the same scope File: C:/Users/jmazer/Desktop/ee371Projects/assignment_4/lab4_2/serial_com_code/startBit.v Line: 12
