#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat May 19 01:16:46 2018
# Process ID: 556
# Current directory: D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1
# Command line: vivado.exe -log xillybus_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xillybus_wrapper.tcl
# Log file: D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1/xillybus_wrapper.vds
# Journal file: D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source xillybus_wrapper.tcl -notrace
