<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="GeneralPurposeProcessor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ALU.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ALU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ControlALU.vhf"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="GPP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="GPP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="GPP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="GPP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GPP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="GPP.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="GPP.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="GPP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="GPP.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="GPP.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="GPPTestCircuit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="GPP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Instruction_Decoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Instruction_Decoder.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Instruction_ROM.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="RegFile.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="RegParallelLoad_1.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RegParallelLoad_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj1AND8to8.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj1Adder8to8.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj1FullAdder1to1.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj1OR8to8.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="proj1Subtractor8to8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj1Subtractor8to8.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="proj1logicalshiftright.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj1logicalshiftright.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="proj1multiplier8to8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj1multiplier8to8.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj1mux8to8.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="proj1xor8to8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj1xor8to8.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="proj2readport8to8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj2readport8to8.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="proj2reg8to8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj2reg8to8.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="proj2writeport.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="proj2writeport.vhf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1582302171" xil_pn:in_ck="8573310434089335714" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3601665654846694606" xil_pn:start_ts="1582302159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhf"/>
      <outfile xil_pn:name="ControlALU.vhf"/>
      <outfile xil_pn:name="GPP.vhf"/>
      <outfile xil_pn:name="Instruction_Decoder.vhf"/>
      <outfile xil_pn:name="Instruction_ROM.vhf"/>
      <outfile xil_pn:name="RegFile.vhf"/>
      <outfile xil_pn:name="RegParallelLoad_1.vhf"/>
      <outfile xil_pn:name="proj1AND8to8.vhf"/>
      <outfile xil_pn:name="proj1Adder8to8.vhf"/>
      <outfile xil_pn:name="proj1FullAdder1to1.vhf"/>
      <outfile xil_pn:name="proj1OR8to8.vhf"/>
      <outfile xil_pn:name="proj1Subtractor8to8.vhf"/>
      <outfile xil_pn:name="proj1logicalshiftright.vhf"/>
      <outfile xil_pn:name="proj1multiplier8to8.vhf"/>
      <outfile xil_pn:name="proj1mux8to8.vhf"/>
      <outfile xil_pn:name="proj1xor8to8.vhf"/>
      <outfile xil_pn:name="proj2readport8to8.vhf"/>
      <outfile xil_pn:name="proj2reg8to8.vhf"/>
      <outfile xil_pn:name="proj2writeport.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1582302171" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-178789039760557470" xil_pn:start_ts="1582302171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582302171" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1582302171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582302171" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7168043577402153780" xil_pn:start_ts="1582302171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582302171" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1582302171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582302171" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5553787003424355372" xil_pn:start_ts="1582302171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582302190" xil_pn:in_ck="-3786548709389754408" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8871065277794457915" xil_pn:start_ts="1582302171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="GPP.lso"/>
      <outfile xil_pn:name="GPP.ngc"/>
      <outfile xil_pn:name="GPP.ngr"/>
      <outfile xil_pn:name="GPP.prj"/>
      <outfile xil_pn:name="GPP.stx"/>
      <outfile xil_pn:name="GPP.syr"/>
      <outfile xil_pn:name="GPP.xst"/>
      <outfile xil_pn:name="GPP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
