/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SS */
.set SS__0__DR, CYREG_GPIO_PRT0_DR
.set SS__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SS__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SS__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SS__0__HSIOM_MASK, 0x00000F00
.set SS__0__HSIOM_SHIFT, 8
.set SS__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SS__0__INTR, CYREG_GPIO_PRT0_INTR
.set SS__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SS__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SS__0__MASK, 0x04
.set SS__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SS__0__OUT_SEL_SHIFT, 4
.set SS__0__OUT_SEL_VAL, 0
.set SS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SS__0__PC, CYREG_GPIO_PRT0_PC
.set SS__0__PC2, CYREG_GPIO_PRT0_PC2
.set SS__0__PORT, 0
.set SS__0__PS, CYREG_GPIO_PRT0_PS
.set SS__0__SHIFT, 2
.set SS__DR, CYREG_GPIO_PRT0_DR
.set SS__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SS__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SS__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SS__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SS__INTR, CYREG_GPIO_PRT0_INTR
.set SS__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SS__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SS__MASK, 0x04
.set SS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SS__PC, CYREG_GPIO_PRT0_PC
.set SS__PC2, CYREG_GPIO_PRT0_PC2
.set SS__PORT, 0
.set SS__PS, CYREG_GPIO_PRT0_PS
.set SS__SHIFT, 2

/* PWM */
.set PWM__0__DR, CYREG_GPIO_PRT1_DR
.set PWM__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PWM__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PWM__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PWM__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PWM__0__HSIOM_MASK, 0x0000F000
.set PWM__0__HSIOM_SHIFT, 12
.set PWM__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWM__0__INTR, CYREG_GPIO_PRT1_INTR
.set PWM__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWM__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PWM__0__MASK, 0x08
.set PWM__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set PWM__0__OUT_SEL_SHIFT, 6
.set PWM__0__OUT_SEL_VAL, 3
.set PWM__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWM__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWM__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWM__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWM__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWM__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWM__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWM__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWM__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWM__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWM__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWM__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWM__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWM__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWM__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWM__0__PC, CYREG_GPIO_PRT1_PC
.set PWM__0__PC2, CYREG_GPIO_PRT1_PC2
.set PWM__0__PORT, 1
.set PWM__0__PS, CYREG_GPIO_PRT1_PS
.set PWM__0__SHIFT, 3
.set PWM__DR, CYREG_GPIO_PRT1_DR
.set PWM__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PWM__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PWM__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PWM__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWM__INTR, CYREG_GPIO_PRT1_INTR
.set PWM__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWM__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PWM__MASK, 0x08
.set PWM__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWM__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWM__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWM__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWM__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWM__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWM__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWM__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWM__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWM__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWM__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWM__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWM__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWM__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWM__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWM__PC, CYREG_GPIO_PRT1_PC
.set PWM__PC2, CYREG_GPIO_PRT1_PC2
.set PWM__PORT, 1
.set PWM__PS, CYREG_GPIO_PRT1_PS
.set PWM__SHIFT, 3
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* MISO */
.set MISO__0__DR, CYREG_GPIO_PRT0_DR
.set MISO__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MISO__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MISO__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MISO__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MISO__0__HSIOM_MASK, 0x0000F000
.set MISO__0__HSIOM_SHIFT, 12
.set MISO__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MISO__0__INTR, CYREG_GPIO_PRT0_INTR
.set MISO__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MISO__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MISO__0__MASK, 0x08
.set MISO__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MISO__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MISO__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MISO__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MISO__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MISO__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MISO__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MISO__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MISO__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MISO__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MISO__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MISO__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MISO__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MISO__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MISO__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MISO__0__PC, CYREG_GPIO_PRT0_PC
.set MISO__0__PC2, CYREG_GPIO_PRT0_PC2
.set MISO__0__PORT, 0
.set MISO__0__PS, CYREG_GPIO_PRT0_PS
.set MISO__0__SHIFT, 3
.set MISO__DR, CYREG_GPIO_PRT0_DR
.set MISO__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MISO__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MISO__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MISO__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MISO__INTR, CYREG_GPIO_PRT0_INTR
.set MISO__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MISO__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MISO__MASK, 0x08
.set MISO__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MISO__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MISO__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MISO__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MISO__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MISO__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MISO__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MISO__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MISO__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MISO__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MISO__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MISO__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MISO__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MISO__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MISO__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MISO__PC, CYREG_GPIO_PRT0_PC
.set MISO__PC2, CYREG_GPIO_PRT0_PC2
.set MISO__PORT, 0
.set MISO__PS, CYREG_GPIO_PRT0_PS
.set MISO__SHIFT, 3

/* MOSI */
.set MOSI__0__DR, CYREG_GPIO_PRT0_DR
.set MOSI__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MOSI__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MOSI__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MOSI__0__HSIOM_MASK, 0x000F0000
.set MOSI__0__HSIOM_SHIFT, 16
.set MOSI__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MOSI__0__INTR, CYREG_GPIO_PRT0_INTR
.set MOSI__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MOSI__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MOSI__0__MASK, 0x10
.set MOSI__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set MOSI__0__OUT_SEL_SHIFT, 8
.set MOSI__0__OUT_SEL_VAL, 1
.set MOSI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MOSI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MOSI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MOSI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MOSI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MOSI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MOSI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MOSI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MOSI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MOSI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MOSI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MOSI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MOSI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MOSI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MOSI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MOSI__0__PC, CYREG_GPIO_PRT0_PC
.set MOSI__0__PC2, CYREG_GPIO_PRT0_PC2
.set MOSI__0__PORT, 0
.set MOSI__0__PS, CYREG_GPIO_PRT0_PS
.set MOSI__0__SHIFT, 4
.set MOSI__DR, CYREG_GPIO_PRT0_DR
.set MOSI__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MOSI__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MOSI__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MOSI__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MOSI__INTR, CYREG_GPIO_PRT0_INTR
.set MOSI__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MOSI__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MOSI__MASK, 0x10
.set MOSI__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MOSI__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MOSI__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MOSI__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MOSI__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MOSI__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MOSI__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MOSI__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MOSI__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MOSI__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MOSI__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MOSI__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MOSI__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MOSI__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MOSI__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MOSI__PC, CYREG_GPIO_PRT0_PC
.set MOSI__PC2, CYREG_GPIO_PRT0_PC2
.set MOSI__PORT, 0
.set MOSI__PS, CYREG_GPIO_PRT0_PS
.set MOSI__SHIFT, 4

/* PWMn */
.set PWMn__0__DR, CYREG_GPIO_PRT1_DR
.set PWMn__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PWMn__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PWMn__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PWMn__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PWMn__0__HSIOM_MASK, 0x00F00000
.set PWMn__0__HSIOM_SHIFT, 20
.set PWMn__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWMn__0__INTR, CYREG_GPIO_PRT1_INTR
.set PWMn__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWMn__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PWMn__0__MASK, 0x20
.set PWMn__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set PWMn__0__OUT_SEL_SHIFT, 10
.set PWMn__0__OUT_SEL_VAL, -1
.set PWMn__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWMn__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWMn__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWMn__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWMn__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWMn__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWMn__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWMn__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWMn__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWMn__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWMn__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWMn__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWMn__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWMn__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWMn__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWMn__0__PC, CYREG_GPIO_PRT1_PC
.set PWMn__0__PC2, CYREG_GPIO_PRT1_PC2
.set PWMn__0__PORT, 1
.set PWMn__0__PS, CYREG_GPIO_PRT1_PS
.set PWMn__0__SHIFT, 5
.set PWMn__DR, CYREG_GPIO_PRT1_DR
.set PWMn__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set PWMn__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set PWMn__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set PWMn__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWMn__INTR, CYREG_GPIO_PRT1_INTR
.set PWMn__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set PWMn__INTSTAT, CYREG_GPIO_PRT1_INTR
.set PWMn__MASK, 0x20
.set PWMn__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWMn__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWMn__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWMn__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWMn__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWMn__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWMn__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWMn__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWMn__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWMn__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWMn__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWMn__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWMn__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWMn__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWMn__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWMn__PC, CYREG_GPIO_PRT1_PC
.set PWMn__PC2, CYREG_GPIO_PRT1_PC2
.set PWMn__PORT, 1
.set PWMn__PS, CYREG_GPIO_PRT1_PS
.set PWMn__SHIFT, 5

/* SCLK */
.set SCLK__0__DR, CYREG_GPIO_PRT0_DR
.set SCLK__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SCLK__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SCLK__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SCLK__0__HSIOM_MASK, 0x0000000F
.set SCLK__0__HSIOM_SHIFT, 0
.set SCLK__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCLK__0__INTR, CYREG_GPIO_PRT0_INTR
.set SCLK__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCLK__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SCLK__0__MASK, 0x01
.set SCLK__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SCLK__0__OUT_SEL_SHIFT, 0
.set SCLK__0__OUT_SEL_VAL, 1
.set SCLK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCLK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCLK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCLK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCLK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCLK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCLK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCLK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCLK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCLK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCLK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCLK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCLK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCLK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCLK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCLK__0__PC, CYREG_GPIO_PRT0_PC
.set SCLK__0__PC2, CYREG_GPIO_PRT0_PC2
.set SCLK__0__PORT, 0
.set SCLK__0__PS, CYREG_GPIO_PRT0_PS
.set SCLK__0__SHIFT, 0
.set SCLK__DR, CYREG_GPIO_PRT0_DR
.set SCLK__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SCLK__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SCLK__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SCLK__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCLK__INTR, CYREG_GPIO_PRT0_INTR
.set SCLK__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCLK__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SCLK__MASK, 0x01
.set SCLK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCLK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCLK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCLK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCLK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCLK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCLK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCLK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCLK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCLK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCLK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCLK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCLK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCLK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCLK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCLK__PC, CYREG_GPIO_PRT0_PC
.set SCLK__PC2, CYREG_GPIO_PRT0_PC2
.set SCLK__PORT, 0
.set SCLK__PS, CYREG_GPIO_PRT0_PS
.set SCLK__SHIFT, 0

/* SPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL2
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL2
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK2
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK2
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST2
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST2
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST2
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK1
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST1
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set SPIM_BSPIM_sR16_Dp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set SPIM_BSPIM_sR16_Dp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set SPIM_BSPIM_sR16_Dp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set SPIM_BSPIM_sR16_Dp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set SPIM_BSPIM_sR16_Dp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set SPIM_BSPIM_sR16_Dp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set SPIM_BSPIM_sR16_Dp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set SPIM_BSPIM_sR16_Dp_u0__A0_REG, CYREG_UDB_W8_A00
.set SPIM_BSPIM_sR16_Dp_u0__A1_REG, CYREG_UDB_W8_A10
.set SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set SPIM_BSPIM_sR16_Dp_u0__D0_REG, CYREG_UDB_W8_D00
.set SPIM_BSPIM_sR16_Dp_u0__D1_REG, CYREG_UDB_W8_D10
.set SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set SPIM_BSPIM_sR16_Dp_u0__F0_REG, CYREG_UDB_W8_F00
.set SPIM_BSPIM_sR16_Dp_u0__F1_REG, CYREG_UDB_W8_F10
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set SPIM_BSPIM_sR16_Dp_u1__A0_REG, CYREG_UDB_W8_A01
.set SPIM_BSPIM_sR16_Dp_u1__A1_REG, CYREG_UDB_W8_A11
.set SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set SPIM_BSPIM_sR16_Dp_u1__D0_REG, CYREG_UDB_W8_D01
.set SPIM_BSPIM_sR16_Dp_u1__D1_REG, CYREG_UDB_W8_D11
.set SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set SPIM_BSPIM_sR16_Dp_u1__F0_REG, CYREG_UDB_W8_F01
.set SPIM_BSPIM_sR16_Dp_u1__F1_REG, CYREG_UDB_W8_F11
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK3
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST3

/* SPI_1 */
.set SPI_1_SCB__CTRL, CYREG_SCB0_CTRL
.set SPI_1_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set SPI_1_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set SPI_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set SPI_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set SPI_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set SPI_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set SPI_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set SPI_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set SPI_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set SPI_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set SPI_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set SPI_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set SPI_1_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set SPI_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set SPI_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set SPI_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set SPI_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set SPI_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set SPI_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set SPI_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set SPI_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set SPI_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set SPI_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set SPI_1_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set SPI_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set SPI_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set SPI_1_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set SPI_1_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set SPI_1_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set SPI_1_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set SPI_1_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set SPI_1_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set SPI_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set SPI_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set SPI_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set SPI_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set SPI_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set SPI_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set SPI_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set SPI_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set SPI_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set SPI_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set SPI_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set SPI_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set SPI_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set SPI_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set SPI_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set SPI_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set SPI_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set SPI_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set SPI_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set SPI_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set SPI_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set SPI_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set SPI_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set SPI_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set SPI_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set SPI_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set SPI_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set SPI_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set SPI_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set SPI_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set SPI_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set SPI_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set SPI_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set SPI_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set SPI_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set SPI_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set SPI_1_SCB__SS0_POSISTION, 0
.set SPI_1_SCB__SS1_POSISTION, 1
.set SPI_1_SCB__SS2_POSISTION, 2
.set SPI_1_SCB__SS3_POSISTION, 3
.set SPI_1_SCB__STATUS, CYREG_SCB0_STATUS
.set SPI_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set SPI_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set SPI_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set SPI_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set SPI_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set SPI_1_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set SPI_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set SPI_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set SPI_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set SPI_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set SPI_1_SCBCLK__DIV_ID, 0x00000040
.set SPI_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set SPI_1_SCBCLK__PA_DIV_ID, 0x000000FF

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_1__INTC_MASK, 0x80000
.set isr_1__INTC_NUMBER, 19
.set isr_1__INTC_PRIOR_MASK, 0xC0000000
.set isr_1__INTC_PRIOR_NUM, 3
.set isr_1__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_1__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set isr_1_hz__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_1_hz__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_1_hz__INTC_MASK, 0x20000
.set isr_1_hz__INTC_NUMBER, 17
.set isr_1_hz__INTC_PRIOR_MASK, 0xC000
.set isr_1_hz__INTC_PRIOR_NUM, 3
.set isr_1_hz__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_1_hz__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_1_hz__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SW_HRS */
.set SW_HRS__0__DR, CYREG_GPIO_PRT1_DR
.set SW_HRS__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW_HRS__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW_HRS__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW_HRS__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW_HRS__0__HSIOM_MASK, 0xF0000000
.set SW_HRS__0__HSIOM_SHIFT, 28
.set SW_HRS__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_HRS__0__INTR, CYREG_GPIO_PRT1_INTR
.set SW_HRS__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_HRS__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW_HRS__0__MASK, 0x80
.set SW_HRS__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW_HRS__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW_HRS__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW_HRS__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW_HRS__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW_HRS__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW_HRS__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW_HRS__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW_HRS__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW_HRS__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW_HRS__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW_HRS__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW_HRS__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW_HRS__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW_HRS__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW_HRS__0__PC, CYREG_GPIO_PRT1_PC
.set SW_HRS__0__PC2, CYREG_GPIO_PRT1_PC2
.set SW_HRS__0__PORT, 1
.set SW_HRS__0__PS, CYREG_GPIO_PRT1_PS
.set SW_HRS__0__SHIFT, 7
.set SW_HRS__DR, CYREG_GPIO_PRT1_DR
.set SW_HRS__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW_HRS__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW_HRS__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW_HRS__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_HRS__INTR, CYREG_GPIO_PRT1_INTR
.set SW_HRS__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_HRS__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW_HRS__MASK, 0x80
.set SW_HRS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW_HRS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW_HRS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW_HRS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW_HRS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW_HRS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW_HRS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW_HRS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW_HRS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW_HRS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW_HRS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW_HRS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW_HRS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW_HRS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW_HRS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW_HRS__PC, CYREG_GPIO_PRT1_PC
.set SW_HRS__PC2, CYREG_GPIO_PRT1_PC2
.set SW_HRS__PORT, 1
.set SW_HRS__PS, CYREG_GPIO_PRT1_PS
.set SW_HRS__SHIFT, 7

/* SW_MIN */
.set SW_MIN__0__DR, CYREG_GPIO_PRT1_DR
.set SW_MIN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW_MIN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW_MIN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW_MIN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW_MIN__0__HSIOM_MASK, 0x0F000000
.set SW_MIN__0__HSIOM_SHIFT, 24
.set SW_MIN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_MIN__0__INTR, CYREG_GPIO_PRT1_INTR
.set SW_MIN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_MIN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW_MIN__0__MASK, 0x40
.set SW_MIN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW_MIN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW_MIN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW_MIN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW_MIN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW_MIN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW_MIN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW_MIN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW_MIN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW_MIN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW_MIN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW_MIN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW_MIN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW_MIN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW_MIN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW_MIN__0__PC, CYREG_GPIO_PRT1_PC
.set SW_MIN__0__PC2, CYREG_GPIO_PRT1_PC2
.set SW_MIN__0__PORT, 1
.set SW_MIN__0__PS, CYREG_GPIO_PRT1_PS
.set SW_MIN__0__SHIFT, 6
.set SW_MIN__DR, CYREG_GPIO_PRT1_DR
.set SW_MIN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW_MIN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW_MIN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW_MIN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_MIN__INTR, CYREG_GPIO_PRT1_INTR
.set SW_MIN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_MIN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW_MIN__MASK, 0x40
.set SW_MIN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW_MIN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW_MIN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW_MIN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW_MIN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW_MIN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW_MIN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW_MIN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW_MIN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW_MIN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW_MIN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW_MIN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW_MIN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW_MIN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW_MIN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW_MIN__PC, CYREG_GPIO_PRT1_PC
.set SW_MIN__PC2, CYREG_GPIO_PRT1_PC2
.set SW_MIN__PORT, 1
.set SW_MIN__PS, CYREG_GPIO_PRT1_PS
.set SW_MIN__SHIFT, 6

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_1__DIV_ID, 0x00000041
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL9
.set Clock_2__DIV_ID, 0x00000042
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Clock_3 */
.set Clock_3__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock_3__DIV_ID, 0x00000043
.set Clock_3__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_3__PA_DIV_ID, 0x000000FF

/* LED_DOUT */
.set LED_DOUT__0__DR, CYREG_GPIO_PRT1_DR
.set LED_DOUT__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_DOUT__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_DOUT__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_DOUT__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_DOUT__0__HSIOM_GPIO, 0
.set LED_DOUT__0__HSIOM_I2C, 14
.set LED_DOUT__0__HSIOM_I2C_SDA, 14
.set LED_DOUT__0__HSIOM_MASK, 0x000F0000
.set LED_DOUT__0__HSIOM_SHIFT, 16
.set LED_DOUT__0__HSIOM_SPI, 15
.set LED_DOUT__0__HSIOM_SPI_MOSI, 15
.set LED_DOUT__0__HSIOM_UART, 9
.set LED_DOUT__0__HSIOM_UART_RX, 9
.set LED_DOUT__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_DOUT__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED_DOUT__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_DOUT__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_DOUT__0__MASK, 0x10
.set LED_DOUT__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LED_DOUT__0__OUT_SEL_SHIFT, 8
.set LED_DOUT__0__OUT_SEL_VAL, -1
.set LED_DOUT__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_DOUT__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_DOUT__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_DOUT__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_DOUT__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_DOUT__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_DOUT__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_DOUT__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_DOUT__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_DOUT__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_DOUT__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_DOUT__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_DOUT__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_DOUT__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_DOUT__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_DOUT__0__PC, CYREG_GPIO_PRT1_PC
.set LED_DOUT__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED_DOUT__0__PORT, 1
.set LED_DOUT__0__PS, CYREG_GPIO_PRT1_PS
.set LED_DOUT__0__SHIFT, 4
.set LED_DOUT__DR, CYREG_GPIO_PRT1_DR
.set LED_DOUT__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_DOUT__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_DOUT__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_DOUT__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_DOUT__INTR, CYREG_GPIO_PRT1_INTR
.set LED_DOUT__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_DOUT__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_DOUT__MASK, 0x10
.set LED_DOUT__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_DOUT__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_DOUT__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_DOUT__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_DOUT__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_DOUT__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_DOUT__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_DOUT__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_DOUT__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_DOUT__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_DOUT__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_DOUT__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_DOUT__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_DOUT__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_DOUT__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_DOUT__PC, CYREG_GPIO_PRT1_PC
.set LED_DOUT__PC2, CYREG_GPIO_PRT1_PC2
.set LED_DOUT__PORT, 1
.set LED_DOUT__PS, CYREG_GPIO_PRT1_PS
.set LED_DOUT__SHIFT, 4

/* FRAME_SYNC */
.set FRAME_SYNC__0__DR, CYREG_GPIO_PRT1_DR
.set FRAME_SYNC__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set FRAME_SYNC__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set FRAME_SYNC__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set FRAME_SYNC__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set FRAME_SYNC__0__HSIOM_MASK, 0x00000F00
.set FRAME_SYNC__0__HSIOM_SHIFT, 8
.set FRAME_SYNC__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set FRAME_SYNC__0__INTR, CYREG_GPIO_PRT1_INTR
.set FRAME_SYNC__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set FRAME_SYNC__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set FRAME_SYNC__0__MASK, 0x04
.set FRAME_SYNC__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set FRAME_SYNC__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set FRAME_SYNC__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set FRAME_SYNC__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set FRAME_SYNC__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set FRAME_SYNC__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set FRAME_SYNC__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set FRAME_SYNC__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set FRAME_SYNC__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set FRAME_SYNC__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set FRAME_SYNC__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set FRAME_SYNC__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set FRAME_SYNC__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set FRAME_SYNC__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set FRAME_SYNC__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set FRAME_SYNC__0__PC, CYREG_GPIO_PRT1_PC
.set FRAME_SYNC__0__PC2, CYREG_GPIO_PRT1_PC2
.set FRAME_SYNC__0__PORT, 1
.set FRAME_SYNC__0__PS, CYREG_GPIO_PRT1_PS
.set FRAME_SYNC__0__SHIFT, 2
.set FRAME_SYNC__DR, CYREG_GPIO_PRT1_DR
.set FRAME_SYNC__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set FRAME_SYNC__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set FRAME_SYNC__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set FRAME_SYNC__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set FRAME_SYNC__INTR, CYREG_GPIO_PRT1_INTR
.set FRAME_SYNC__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set FRAME_SYNC__INTSTAT, CYREG_GPIO_PRT1_INTR
.set FRAME_SYNC__MASK, 0x04
.set FRAME_SYNC__PA__CFG0, CYREG_UDB_PA1_CFG0
.set FRAME_SYNC__PA__CFG1, CYREG_UDB_PA1_CFG1
.set FRAME_SYNC__PA__CFG10, CYREG_UDB_PA1_CFG10
.set FRAME_SYNC__PA__CFG11, CYREG_UDB_PA1_CFG11
.set FRAME_SYNC__PA__CFG12, CYREG_UDB_PA1_CFG12
.set FRAME_SYNC__PA__CFG13, CYREG_UDB_PA1_CFG13
.set FRAME_SYNC__PA__CFG14, CYREG_UDB_PA1_CFG14
.set FRAME_SYNC__PA__CFG2, CYREG_UDB_PA1_CFG2
.set FRAME_SYNC__PA__CFG3, CYREG_UDB_PA1_CFG3
.set FRAME_SYNC__PA__CFG4, CYREG_UDB_PA1_CFG4
.set FRAME_SYNC__PA__CFG5, CYREG_UDB_PA1_CFG5
.set FRAME_SYNC__PA__CFG6, CYREG_UDB_PA1_CFG6
.set FRAME_SYNC__PA__CFG7, CYREG_UDB_PA1_CFG7
.set FRAME_SYNC__PA__CFG8, CYREG_UDB_PA1_CFG8
.set FRAME_SYNC__PA__CFG9, CYREG_UDB_PA1_CFG9
.set FRAME_SYNC__PC, CYREG_GPIO_PRT1_PC
.set FRAME_SYNC__PC2, CYREG_GPIO_PRT1_PC2
.set FRAME_SYNC__PORT, 1
.set FRAME_SYNC__PS, CYREG_GPIO_PRT1_PS
.set FRAME_SYNC__SHIFT, 2

/* RTC_Counter */
.set RTC_Counter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set RTC_Counter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set RTC_Counter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set RTC_Counter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set RTC_Counter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set RTC_Counter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set RTC_Counter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set RTC_Counter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set RTC_Counter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set RTC_Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set RTC_Counter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set RTC_Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set RTC_Counter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set RTC_Counter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set RTC_Counter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
