{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521118997584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521118997584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 15 14:03:17 2018 " "Processing started: Thu Mar 15 14:03:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521118997584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521118997584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicle -c ProcesadorMulticicle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521118997584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521118997771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521118998114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998130 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521118998130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998130 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521118998130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521118998130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_l " "Elaborating entity \"control_l\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521118998145 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wrd control_l.vhd(9) " "VHDL Signal Declaration warning at control_l.vhd(9): used implicit default value for signal \"wrd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] control_l.vhd(61) " "Inferred latch for \"op\[0\]\" at control_l.vhd(61)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] control_l.vhd(61) " "Inferred latch for \"op\[1\]\" at control_l.vhd(61)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[0\] control_l.vhd(54) " "Inferred latch for \"immed\[0\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[1\] control_l.vhd(54) " "Inferred latch for \"immed\[1\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[2\] control_l.vhd(54) " "Inferred latch for \"immed\[2\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[3\] control_l.vhd(54) " "Inferred latch for \"immed\[3\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[4\] control_l.vhd(54) " "Inferred latch for \"immed\[4\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[5\] control_l.vhd(54) " "Inferred latch for \"immed\[5\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[6\] control_l.vhd(54) " "Inferred latch for \"immed\[6\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[7\] control_l.vhd(54) " "Inferred latch for \"immed\[7\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[8\] control_l.vhd(54) " "Inferred latch for \"immed\[8\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[9\] control_l.vhd(54) " "Inferred latch for \"immed\[9\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[10\] control_l.vhd(54) " "Inferred latch for \"immed\[10\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[11\] control_l.vhd(54) " "Inferred latch for \"immed\[11\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[12\] control_l.vhd(54) " "Inferred latch for \"immed\[12\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[13\] control_l.vhd(54) " "Inferred latch for \"immed\[13\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[14\] control_l.vhd(54) " "Inferred latch for \"immed\[14\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[15\] control_l.vhd(54) " "Inferred latch for \"immed\[15\]\" at control_l.vhd(54)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521118998145 "|control_l"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immed\[6\]\$latch " "Latch immed\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ir\[12\] " "Ports ENA and CLR on the latch are fed by the same signal ir\[12\]" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521118998395 ""}  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521118998395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "immed\[7\]\$latch " "Latch immed\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ir\[12\] " "Ports ENA and CLR on the latch are fed by the same signal ir\[12\]" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521118998395 ""}  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521118998395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wrd GND " "Pin \"wrd\" is stuck at GND" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521118998410 "|control_l|wrd"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed\[8\] GND " "Pin \"immed\[8\]\" is stuck at GND" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521118998410 "|control_l|immed[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed\[9\] GND " "Pin \"immed\[9\]\" is stuck at GND" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521118998410 "|control_l|immed[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed\[10\] GND " "Pin \"immed\[10\]\" is stuck at GND" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521118998410 "|control_l|immed[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed\[11\] GND " "Pin \"immed\[11\]\" is stuck at GND" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521118998410 "|control_l|immed[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed\[12\] GND " "Pin \"immed\[12\]\" is stuck at GND" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521118998410 "|control_l|immed[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed\[13\] GND " "Pin \"immed\[13\]\" is stuck at GND" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521118998410 "|control_l|immed[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed\[14\] GND " "Pin \"immed\[14\]\" is stuck at GND" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521118998410 "|control_l|immed[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immed\[15\] GND " "Pin \"immed\[15\]\" is stuck at GND" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018/ProcesadorMulticicle/control_l.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521118998410 "|control_l|immed[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1521118998410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521118998488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521118998488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521118998504 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521118998504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521118998504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521118998504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521118998520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 15 14:03:18 2018 " "Processing ended: Thu Mar 15 14:03:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521118998520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521118998520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521118998520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521118998520 ""}
