#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: False # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: SungGyu Jang
    tagline: Master candidate of CSDL, POSTECH in Korea
    avatar: sunggyujang.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: skjang238@postech.ac.kr
    phone: 010 9189 5730
    citizenship:
    website: #do not add http://
    linkedin: 
    xing: 
    github: skjang238
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter:
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe
    pdf: 

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Normal

    interests:
      - item: Physical Design Automation
        link:

career-profile:
    title: Career Profile
    summary: |
      Sunggyu Jang received the B.S. degree in Electronics engineering in 2021 from Kyungpook National University, Daegu, Republic of Korea. 
      He is currently the M.S. candidate in electrical engineering in 2023 from Pohang University of Science and Technology(POSTECH), Pohang, Republic of Korea.
      His current research interests include Electronic Design Automation and Machine Learning.
      He is working with Prof. Seokhyeong Kang in CAD & SoC Design Lab.
      
education:
    - degree: M.Sc in Electrical Engineering
      university: Pohang University of Science and Technology, Republic of Korea
      time: 2023 - present
      details: |
        Advisor: Prof. Seokhyeong Kang

    - degree: B.Sc in Electronics Engineering
      university: Kyungpook National University, Daegu, Republic of Korea
      time: 2015 - 2021
      details: |

experiences:
    - role: Digital Circuit Design Engineer
      time: 2021 - 2023
      company: Samsung Electronics, Republic of Korea
      details: |
        Display Solutions - Display Driver IC: RTL logic design 

projects:
    title: Projects
    intro: >
      You can list your side projects or open source libraries in this
      section. Lorem ipsum dolor sit amet, consectetur adipiscing elit.
      Vestibulum et ligula in nunc bibendum fringilla a eu lectus.
    assignments:
      - title: Velocity
        link: "#hook"
        tagline: "A responsive website template designed to help startups promote, market and sell their products."

      - title: DevStudio
        link: "#"
        tagline: "A responsive website template designed to help web developers/designers market their services."

      - title: Tempo
        link: "#"
        tagline: "A responsive website template designed to help startups promote their products or services and to attract users &amp; investors"

      - title: Atom
        link: "#"
        tagline: "A comprehensive website template solution for startups/developers to market their mobile apps."

      - title: Delta
        link: "#"
        tagline: "A responsive Bootstrap one page theme designed to help app developers promote their mobile apps"

publications:
    title: Publications
    intro: |
      You can list your publications in this section. Lorem ipsum dolor sit
      amet, consectetur adipiscing elit. Vestibulum et ligula in nunc
      bibendum fringilla a eu lectus.
    papers:
      - title: The Art of Computer Programming
        link: "#"
        authors: Donald E. Knuth
        conference: Addison-Wesley, 1968

      - title: "Genetic Programming III: Darwinian Invention &amp; Problem Solving"
        link: "#"
        authors: Koza, J.R., Andre, D., Bennett, F.H., Keane, M.A.
        conference: "Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1st edn. (1999)"

      - title: A syntax directed compiler for Algol 60
        link: "#"
        authors: Edgar T. Irons
        conference: "Comm. ACM 4 (1961), 51â€“55"


skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python
        level: 100%
      
      - name: SKILL language
        level: 90%

      - name: tcl, shell scripts
        level: 70%
      
      - name: Verilog
        level: 50%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
