// Seed: 643131125
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input reg id_3,
    input id_4,
    output id_5
);
  assign id_1[1] = id_3 ? 1 : 1 ? 1 : 1;
  reg id_6;
  reg id_7 = id_3;
  always @(id_7 or posedge id_6 & id_2) begin
    #0;
    id_5 <= 1;
    id_6 <= {1, id_2, 1};
    if (1) {1'b0, id_2} <= 1;
    else begin
      id_7 <= 1;
    end
  end
endmodule
