INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/synth/timing/ELE112_LAB_5_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
