[["An experimental MOS fault simulation program CSASIM.", ["Masato Kawai", "John P. Hayes"], "http://dl.acm.org/citation.cfm?id=800766", 8], ["The second generation motis mixed-mode simulator.", ["Chin-Fu Chen", "Chi-Yuan Lo", "Hao N. Nham", "Prasad Subramaniam"], "http://dl.acm.org/citation.cfm?id=800767", 8], ["STAFAN: An alternative to fault simulation.", ["Sunil K. Jain", "Vishwani D. Agrawal"], "http://dl.acm.org/citation.cfm?id=800768", 6], ["THEMIS logic simulator - a mix mode, multi-level, hierarchical, interactive digital circuit simulator.", ["Mahesh H. Doshi", "Roderick B. Sullivan", "Donald M. Schuler"], "http://dl.acm.org/citation.cfm?id=800769", 8], ["A wire routing scheme for double-layer cell arrays.", ["Guy Dupenloup"], "http://dl.acm.org/citation.cfm?id=800770", 6], ["An efficient channel router.", ["Takeshi Yoshimura"], "http://dl.acm.org/citation.cfm?id=800771", 7], ["A global routing algorithm for general cells.", ["Gary W. Clow"], "http://dl.acm.org/citation.cfm?id=800772", 7], ["A symbolic-interconnect router for custom IC design.", ["Charles H. Ng"], "http://dl.acm.org/citation.cfm?id=800773", 7], ["HARPA: A hierarchical multi-level hardware description language.", ["Pedro Veiga", "Mario Lanca"], "http://dl.acm.org/citation.cfm?id=800774", 7], ["ADL: An algorithmic design language for integrated circuit synthesis.", ["W. H. Evans", "Jean-Claude Ballegeer", "Nguyen H. Duyet"], "http://dl.acm.org/citation.cfm?id=800775", 7], ["A symbolic functional description language.", ["Gotaro Odawara", "Jun Sato", "Masahiro Tomita"], "http://dl.acm.org/citation.cfm?id=800776", 8], ["Block description language (BDL): A structural description language.", ["Eric Slutz", "Glen Okita", "Jeanne Wiseman"], "http://dl.acm.org/citation.cfm?id=800777", 5], ["Silicon compilers and expert systems for VLSI.", ["Daniel D. Gajski"], "http://dl.acm.org/citation.cfm?id=800778", 2], ["Workshop introduction to gate array placement and routing packages.", ["Frederick Hinchliffe II", "R. V. Alessi", "J. Bunik", "P. Catapano", "M. Kubota", "R. H. Dean", "E. Dorsey", "M. Leddell"], "http://dl.acm.org/citation.cfm?id=800779", 0], ["A technology independent MOS multiplier generator.", ["Kung-chao Chu", "Ramautar Sharma"], "http://dl.acm.org/citation.cfm?id=800780", 8], ["The icewater language and interpreter.", ["Patrick A. D. Powell", "Mohamed I. Elmasry"], "http://dl.acm.org/citation.cfm?id=800781", 5], ["Cell compilation with constraints.", ["Chidchanok Lursinsap", "Daniel Gajski"], "http://dl.acm.org/citation.cfm?id=800782", 6], ["Efficient implementation of experimental design systems.", ["George D. M. Ross"], "http://dl.acm.org/citation.cfm?id=800783", 0], ["Extending the relational database data model for design applications.", ["Martin Hardwick"], "http://dl.acm.org/citation.cfm?id=800784", 7], ["The structure and operation of a relational database system in a cell-oriented integrated circuit design system.", ["Lee A. Hollaar", "Brent E. Nelson", "Tony M. Carter", "Raymond A. Lorie"], "http://dl.acm.org/citation.cfm?id=800785", 9], ["A hiererachical, error-tolerant compactor.", ["Christopher Kingsley"], "http://dl.acm.org/citation.cfm?id=800786", 7], ["Chip layout optimization using critical path weighting.", ["Alfred E. Dunlop", "Vishwani D. Agrawal", "David N. Deutsch", "M. F. Jukl", "Patrick Kozak", "Manfred Wiesel"], "http://dl.acm.org/citation.cfm?id=800787", 4], ["Interactive compaction router for VLSI layout.", ["Hajimu Mori"], "http://dl.acm.org/citation.cfm?id=800788", 7], ["Computer aided design (CAD) using logic programming.", ["Paul W. Horstmann", "Edward P. Stabler"], "http://dl.acm.org/citation.cfm?id=800789", 8], ["Magic: A VLSI layout system.", ["John K. Ousterhout", "Gordon T. Hamachi", "Robert N. Mayo", "Walter S. Scott", "George S. Taylor"], "http://dl.acm.org/citation.cfm?id=800790", 8], ["Magic's incremental design-rule checker.", ["George S. Taylor", "John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800791", 6], ["Plowing: Interactive stretching and compaction in magic.", ["Walter S. Scott", "John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800792", 7], ["A switchbox router with obstacle avoidance.", ["Gordon T. Hamachi", "John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800793", 7], ["Test generation for LSI: A case study.", ["Magdy S. Abadir", "Hassan K. Reghbati"], "http://dl.acm.org/citation.cfm?id=800794", 16], ["An approach to the testing of microprocessors.", ["Mark G. Karpovsky", "Rodney Van Meter"], "http://dl.acm.org/citation.cfm?id=800795", 7], ["Chip partitioning aid: A design technique for partitionability and testability in VLSI.", ["Subrata Dasgupta", "M. C. Graf", "Robert A. Rasmussen", "Ron G. Walther", "Tom W. Williams"], "http://dl.acm.org/citation.cfm?id=800796", 6], ["An integrated design for testability and automatic test pattern generation system: An overview.", ["Erwin Trischler"], "http://dl.acm.org/citation.cfm?id=800797", 7], ["Introduction to the SRC design sciences program.", ["Ralph K. Cavin III"], "http://dl.acm.org/citation.cfm?id=800798", 2], ["Basic turorial layout tools - what really is there.", ["R. Smith"], "http://dl.acm.org/citation.cfm?id=800799", 0], ["Ergonomic studies in computer aided design.", ["Gerard H. van der Heiden", "Etienne Grandjean"], "http://dl.acm.org/citation.cfm?id=800800", 8], ["Functional verification of memory circuits from mask artwork data.", ["Masahiko Kawamura", "Haruo Takagi", "Kanji Hirabayashi"], "http://dl.acm.org/citation.cfm?id=800801", 7], ["The scan line approach to design rules checking: Computational experiences.", ["P. T. Chapman", "K. Clark Jr."], "http://dl.acm.org/citation.cfm?id=800802", 7], ["A systolic design rule checker.", ["Rajiv Kane", "Sartaj Sahni"], "http://dl.acm.org/citation.cfm?id=800803", 8], ["A model for hardware description and verification.", ["George J. Milne"], "http://dl.acm.org/citation.cfm?id=800804", 7], ["A model for non interpreted structures of logical systems.", ["R. Alali", "C. Durante", "J. J. Mercier"], "http://dl.acm.org/citation.cfm?id=800805", 7], ["Towards a standard hardware description language.", ["Karl J. Lieberherr"], "http://dl.acm.org/citation.cfm?id=800806", 8], ["IGES as an interchange format for integrated circuit design.", ["Curtis H. Parks"], "http://dl.acm.org/citation.cfm?id=800807", 2], ["A designing system for multi-family housing.", ["Barry Jackson"], "http://dl.acm.org/citation.cfm?id=800808", 7], ["Module design verification system.", ["Lloyd Wilkins"], "http://dl.acm.org/citation.cfm?id=800809", 6], ["Studying the mouse for CAD systems.", ["Lynne A. Price"], "http://dl.acm.org/citation.cfm?id=800810", 6], ["Amoeba: A symbolic VLSI layout system.", ["Mikhail Lotvin", "Belinda Juran", "Reeni Goldin"], "http://dl.acm.org/citation.cfm?id=800811", 7], ["ARIES: A workstation based, schematic driven system for circuit design.", ["William H. Kao", "Mohammad H. Movahed-Ezazi", "Mark L. Sabiers"], "http://dl.acm.org/citation.cfm?id=800812", 7], ["A high level synthesis tool for MOS chip design.", ["Jean-Pierre Dussault", "Chi-Chang Liaw", "Michael M. Tong"], "http://dl.acm.org/citation.cfm?id=800813", 7], ["Emerald: A bus style designer.", ["Chia-Jeng Tseng", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=800814", 7], ["Polaris: Polarity propagation algorithm for combinational logic synthesis.", ["T. Shinsha", "T. Kubo", "M. Hikosaka", "K. Akiyama", "Koichiro Ishihara"], "http://dl.acm.org/citation.cfm?id=800815", 7], ["A general methodology for synthesis and verification of register-transfer designs.", ["Alice C. Parker", "Fadi J. Kurdahi", "Mitch J. Mlinar"], "http://dl.acm.org/citation.cfm?id=800816", 7], ["Ultimate: A hardware logic simulation engine.", ["M. E. Glazier", "Anthony P. Ambler"], "http://dl.acm.org/citation.cfm?id=800817", 7], ["Oracle - a simulator for Bipolar and MOS IC design.", ["Manuel A. dAbreu", "K. L. Cheong", "C. T. Flanagan"], "http://dl.acm.org/citation.cfm?id=800818", 7], ["A multiprocessor implementation of relaxation-based electrical circuit simulation.", ["Jeffrey T. Deutsch", "A. Richard Newton"], "http://dl.acm.org/citation.cfm?id=800819", 8], ["Micro-computer oriented algorithms for delay evaluation of MOS gates.", ["Daniel Etiemble", "V. Adeline", "Nguyen H. Duyet", "J. C. Ballegeer"], "http://dl.acm.org/citation.cfm?id=800820", 7], ["A unified CAD system for electronic design.", ["John C. Foster"], "http://dl.acm.org/citation.cfm?id=800821", 5], ["Engineering design aspects.", ["Herbert Y. Chang", "Richard N. Talmadge"], "http://dl.acm.org/citation.cfm?id=800822", 4], ["Physical design and manufacturing information aspects aspects of the AT & T bell laboratories CAD system.", ["Charles W. Rosenthal"], "http://dl.acm.org/citation.cfm?id=800823", 10], ["Users view.", ["John Colton", "Frank E. Swiatek", "D. H. Edwards"], "http://dl.acm.org/citation.cfm?id=800824", 0], ["Workshop the semi-custom revolution: How to thrive or survive.", ["A. Zingale", "F. Kohn", "F. Lynch", "D. Kalbarsh"], "http://dl.acm.org/citation.cfm?id=800825", 0], ["Commercial gate array physical design automation packages.", ["Frederick Hinchliffe II"], "http://dl.acm.org/citation.cfm?id=800826", 2], ["The channel expansion problem in layout design.", ["Rachel R. Chen", "Yoji Kajitani"], "http://dl.acm.org/citation.cfm?id=800827", 4], ["A standard cell initial placement strategy.", ["Bill D. Richard"], "http://dl.acm.org/citation.cfm?id=800828", 7], ["Performance of algorithms for initial placement.", ["Michael Palczewski"], "http://dl.acm.org/citation.cfm?id=800829", 6], ["The rectangle placement language.", ["John Alan Roach"], "http://dl.acm.org/citation.cfm?id=800830", 7], ["A knowledge based approach to VLSI CAD the redesign system.", ["Louis I. Steinberg", "Tom M. Mitchell"], "http://dl.acm.org/citation.cfm?id=800831", 7], ["The CRITTER system: Automated critiquing of digital circuit designs.", ["Van E. Kelly"], "http://dl.acm.org/citation.cfm?id=800832", 7], ["A branch and bound algorithm for optimal pla folding.", ["J. L. Lewandowski", "Chang L. Liu"], "http://dl.acm.org/citation.cfm?id=800833", 8], ["A VLSI FSM design system.", ["M. J. Meyer", "Prathima Agrawal", "R. G. Pfister"], "http://dl.acm.org/citation.cfm?id=800834", 7], ["The semi-automatic generation of processing element control paths for highly parallel machines.", ["Theodore Sabety", "David Elliot Shaw", "Brian Mathies"], "http://dl.acm.org/citation.cfm?id=800835", 6], ["Managing a large volume of design/manufacturing/test data in a chip and module factory.", ["Vincent J. Freund Jr."], "http://dl.acm.org/citation.cfm?id=800836", 5], ["MINUPROX - an advanced proximity correction technique for the IBM EL-2 electron beam tool.", ["W. J. Guillaume", "A. Kurylo"], "http://dl.acm.org/citation.cfm?id=800837", 2], ["An automated system for testing LSI memory chips.", ["H. D. Schnurmann", "L. J. Vidunas", "R. M. Peters"], "http://dl.acm.org/citation.cfm?id=800838", 5], ["The Intel design automation system.", ["Stephen Nachtsheim"], "http://dl.acm.org/citation.cfm?id=800839", 7], ["The engineering design environment.", ["Kirk Sherhart", "Mark Vershel", "Judy Owen"], "http://dl.acm.org/citation.cfm?id=800840", 7], ["Functional design verification by multi-level simulation.", ["Kit Tham", "Rob Willoner", "David Wimp"], "http://dl.acm.org/citation.cfm?id=800841", 6], ["Performance verification of circuits.", ["Jerry Mar", "You-Pang Wei"], "http://dl.acm.org/citation.cfm?id=800842", 5], ["Hierarchical layout verification.", ["Todd J. Wagner"], "http://dl.acm.org/citation.cfm?id=800843", 6], ["Taking into account asynchronous signals in functional test of complex circuits.", ["Catherine Bellon", "Raoul Velazco"], "http://dl.acm.org/citation.cfm?id=800844", 7], ["VLSI test expertise system using a control flow model.", ["Gabriele Saucier", "Catherine Bellon"], "http://dl.acm.org/citation.cfm?id=800845", 7], ["A gate level model for CMOS combinational logic circuits with application to fault detection.", ["Sudhakar M. Reddy", "Vishwani D. Agrawal", "Sunil K. Jain"], "http://dl.acm.org/citation.cfm?id=800846", 6], ["Parameterized random testing.", ["Karl J. Lieberherr"], "http://dl.acm.org/citation.cfm?id=800847", 7], ["Functional testing techniques for digital LSI/VLSI systems.", ["Stephen Y. H. Su", "Tonysheng Lin"], "http://dl.acm.org/citation.cfm?id=800848", 12], ["Delay and power optimization in VLSI circuits.", ["Lance A. Glasser", "Lennox Hoyte"], "http://dl.acm.org/citation.cfm?id=800849", 7], ["IDA: Interconnect delay analysis for integrated circuits.", ["Aart J. de Geus", "J. B. Reed", "M. Rekhson", "G. Wikle"], "http://dl.acm.org/citation.cfm?id=800850", 6], ["Switch-level delay models for digital MOS VLSI.", ["John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800851", 7], ["An MOS digital network model on a modified thevenin equivalent for logic simulation.", ["Tsuyoshi Takahashi", "Satoshi Kojima", "Osamu Yamashiro", "Kazuhiko Eguchi", "Hideki Fukuda"], "http://dl.acm.org/citation.cfm?id=800852", 7], ["The VHSIC hardware description language (VHDL) program.", ["Al Dewey"], "http://dl.acm.org/citation.cfm?id=800853", 2], ["Phled45: An enhanced version of caesar supporting 45\u00b0 geometries.", ["Ann R. Lanfri"], "http://dl.acm.org/citation.cfm?id=800854", 7], ["MGX: An integrated symbolic layout system for VLSI.", ["Masaru Ozaki", "Miho Watanabe", "Morio Kakinuma", "Mikio Ikeda", "Koji Sato"], "http://dl.acm.org/citation.cfm?id=800855", 8], ["UTMC's LSI CAD system - highland.", ["K. Anderson", "R. Powell"], "http://dl.acm.org/citation.cfm?id=800856", 7], ["The mimola design system: Tools for the design of digital processors.", ["Peter Marwedel"], "http://dl.acm.org/citation.cfm?id=800857", 7], ["A declarative design approach for combining macrocells by directed placement and constructive routing.", ["C. L. Wardle", "Charles R. Watson", "C. A. Wilson", "J. Craig Mudge", "Bradley J. Nelson"], "http://dl.acm.org/citation.cfm?id=800858", 8], ["A model for university, industry and government cooperation.", ["Lawrence Snyder"], "http://dl.acm.org/citation.cfm?id=800859", 2], ["Tutorial - mechanical workstation software computer aided engineering in the mechanical design process.", ["J. Scott"], "http://dl.acm.org/citation.cfm?id=800860", 0], ["Computervision's direction in workstation technology.", ["Guy D. Haas"], "http://dl.acm.org/citation.cfm?id=800861", 4], ["A technology independent block extraction algorithm.", ["F. Luellau", "T. Hoepken", "Erich Barke"], "http://dl.acm.org/citation.cfm?id=800862", 6], ["EXCL: A circuit extractor for IC designs.", ["Steven Paul McCormick"], "http://dl.acm.org/citation.cfm?id=800863", 8], ["An interactive electrical graph extractor.", ["J. L. Kors", "M. Israel"], "http://dl.acm.org/citation.cfm?id=800864", 5], ["Some consideration on the data model of geometric data bases.", ["Jinglun Zhang", "Renhua Wang"], "http://dl.acm.org/citation.cfm?id=800865", 5], ["An architecture for application of artificial intelligence to design.", ["John R. Dixon", "Melvin K. Simmons", "Paul R. Cohen"], "http://dl.acm.org/citation.cfm?id=800866", 7], ["A formal design verification system based on an automated reasoning system.", ["Anthony S. Wojcik", "Joseph Kljaich Jr.", "Nagendra C. E. Srinivas"], "http://dl.acm.org/citation.cfm?id=800867", 7], ["Hardware accelerators in the design automation environment.", ["Ram Banin"], "http://dl.acm.org/citation.cfm?id=800868", 0], ["The semi-custom revolution: How to thrive or survive.", ["Anthony Zingale"], "http://dl.acm.org/citation.cfm?id=800869", 2], ["Optimization techniques for two-dimensional placement.", ["Lev A. Markov", "Jeffrey R. Fox", "John H. Blank"], "http://dl.acm.org/citation.cfm?id=800871", 3], ["An algorithm for finding a rectangular dual of a planar graph for use in area planning for VLSI integrated circuits.", ["Krzysztof Kozminski", "Edwin Kinnen"], "http://dl.acm.org/citation.cfm?id=800872", 2], ["GALA - an automatic layout system for high density CMOS gate arrays.", ["Bou Nin Tien", "B. S. Ting", "J. Cheam", "Kenneth S. K. Chow", "Scott C. Evans"], "http://dl.acm.org/citation.cfm?id=800873", 6], ["An algorithm for building rectangular floor-plans.", ["Sany M. Leinwand", "Yen-Tai Lai"], "http://dl.acm.org/citation.cfm?id=800874", 2], ["Spider, a chip planner for ISL technology.", ["Prakash Rao", "R. Ramnarayan", "Gerhard Zimmermann"], "http://dl.acm.org/citation.cfm?id=800875", 2], ["Combine and top down block placement algorithm for hierarchical logic VLSI layout.", ["Tokinori Kozawa", "Chihei Miura", "Hidekazu Terai"], "http://dl.acm.org/citation.cfm?id=800876", 3], ["Initial placement of gate arrays using least-squares methods.", ["John P. Blanks"], "http://dl.acm.org/citation.cfm?id=800877", 2], ["Module positioning algorithms for rectilinear macrocell assemblies.", ["Jack A. Hudson", "John A. Wisniewski", "Randy C. Peters"], "http://dl.acm.org/citation.cfm?id=800878", 4], ["Microprocessor synthesis.", ["Vijay K. Raj", "Barry M. Pangrle", "Daniel D. Gajski"], "http://dl.acm.org/citation.cfm?id=800879", 3], ["Topological routing of multi-bit data buses.", ["G. Persky", "L. V. Tran"], "http://dl.acm.org/citation.cfm?id=800880", 4], ["An electronic design interchange format.", ["John D. Crawford"], "http://dl.acm.org/citation.cfm?id=800881", 3], ["A VLSI design methodology based on parametric macro cells.", ["R. A. Kriete", "R. K. Nettleton"], "http://dl.acm.org/citation.cfm?id=800882", 3], ["Methodology for compiler generated silicon structures.", ["Antonio Martinez", "Scott Nance"], "http://dl.acm.org/citation.cfm?id=800883", 3], ["Design transaction management.", ["Randy H. Katz", "Shlomo Weiss"], "http://dl.acm.org/citation.cfm?id=800884", 2], ["Uniform support for information handling and problem solving required by the VLSI design process.", ["V. Ashok", "Walter Lee McKnight", "Jayashree Ramanathan"], "http://dl.acm.org/citation.cfm?id=800885", 3], ["VTIcompose - a powerful graphical chip assembly tool.", ["Stephen Trimberger"], "http://dl.acm.org/citation.cfm?id=800886", 2], ["Computer aided minimization procedure for boolean functions.", ["Nripendra N. Biswas"], "http://dl.acm.org/citation.cfm?id=800887", 4], ["Optimization of negative gate networks realized in weinberger-LIKF layout in a boolean level silicon compiler.", ["Andrzej Wieclawski", "Marek A. Perkowski"], "http://dl.acm.org/citation.cfm?id=800888", 2], ["Deadlock analysis in the design of data-flow circuits.", ["Chu S. Jhon", "Robert M. Keller"], "http://dl.acm.org/citation.cfm?id=800889", 3], ["A method for IC layout verification.", ["Ola A. Marvik"], "http://dl.acm.org/citation.cfm?id=800890", 2], ["On the relation between wire length distributions and placement of logic on master slice ICs.", ["Sarma Sastry", "Alice C. Parker"], "http://dl.acm.org/citation.cfm?id=800891", 2]]