

================================================================
== Vitis HLS Report for 'levmarq'
================================================================
* Date:           Sun Jun 23 03:48:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.956 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+------------+-----------+------------+-----+------------+---------+
        |                                             |                                  |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
        |                   Instance                  |              Module              |   min   |     max    |    min    |     max    | min |     max    |   Type  |
        +---------------------------------------------+----------------------------------+---------+------------+-----------+------------+-----+------------+---------+
        |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208  |levmarq_Pipeline_VITIS_LOOP_19_3  |       17|  2147483664|  85.000 ns|  10.737 sec|   17|  2147483664|       no|
        +---------------------------------------------+----------------------------------+---------+------------+-----------+------------+-----+------------+---------+

        * Loop: 
        +--------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1    |        ?|        ?|                ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_14_2  |        ?|        ?|  38 ~ 2147483685|          -|          -|     ?|        no|
        +--------------------+---------+---------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     170|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|     1430|    1146|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     914|    -|
|Register             |        -|     -|      865|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|     2295|    2230|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U12           |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  219|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U13           |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  219|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U11       |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14            |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15            |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16            |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208  |levmarq_Pipeline_VITIS_LOOP_19_3    |        0|   0|  386|  223|    0|
    |mul_7s_7s_7_1_1_U18                          |mul_7s_7s_7_1_1                     |        0|   0|    0|   32|    0|
    |sitofp_32ns_32_4_no_dsp_1_U17                |sitofp_32ns_32_4_no_dsp_1           |        0|   0|    0|    0|    0|
    +---------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                    |        0|  15| 1430| 1146|    0|
    +---------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_429_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln14_fu_404_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln4_fu_362_p2     |         +|   0|  0|  38|          31|           1|
    |icmp_ln14_fu_399_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln4_fu_357_p2    |      icmp|   0|  0|  39|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 170|         135|          67|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  422|         87|    1|         87|
    |g_address0            |   31|          6|    7|         42|
    |g_ce0                 |   14|          3|    1|          3|
    |g_d0                  |   20|          4|   32|        128|
    |grp_fu_222_ce         |    9|          2|    1|          2|
    |grp_fu_222_opcode     |   20|          4|    2|          8|
    |grp_fu_222_p0         |   54|         10|   32|        320|
    |grp_fu_222_p1         |   54|         10|   32|        320|
    |grp_fu_227_p0         |   14|          3|   32|         96|
    |grp_fu_227_p1         |   26|          5|   32|        160|
    |grp_fu_232_p0         |   14|          3|   32|         96|
    |grp_fu_232_p1         |   26|          5|   32|        160|
    |grp_fu_248_p0         |   31|          6|   32|        192|
    |grp_fu_248_p1         |   54|         10|   32|        320|
    |grp_fu_253_ce         |    9|          2|    1|          2|
    |grp_fu_253_p0         |   20|          4|   32|        128|
    |grp_fu_253_p1         |   20|          4|   32|        128|
    |grp_fu_258_ce         |    9|          2|    1|          2|
    |grp_fu_258_p0         |   20|          4|   32|        128|
    |grp_fu_258_p1         |   20|          4|   32|        128|
    |i_reg_185             |    9|          2|    8|         16|
    |indvars_iv10_reg_196  |    9|          2|   32|         64|
    |x_fu_88               |    9|          2|   31|         62|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  914|        184|  501|       2592|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add_ln14_1_reg_576                                        |  32|   0|   32|          0|
    |add_ln14_reg_556                                          |   8|   0|    8|          0|
    |add_ln4_reg_510                                           |  31|   0|   31|          0|
    |ap_CS_fsm                                                 |  86|   0|   86|          0|
    |d_addr_reg_571                                            |   7|   0|    7|          0|
    |d_load_reg_597                                            |  32|   0|   32|          0|
    |dysq_load_reg_532                                         |  32|   0|   32|          0|
    |g_load_reg_581                                            |  32|   0|   32|          0|
    |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_208_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_185                                                 |   8|   0|    8|          0|
    |indvars_iv10_reg_196                                      |  32|   0|   32|          0|
    |reg_269                                                   |  32|   0|   32|          0|
    |reg_276                                                   |  32|   0|   32|          0|
    |reg_282                                                   |  32|   0|   32|          0|
    |reg_288                                                   |  32|   0|   32|          0|
    |reg_296                                                   |  32|   0|   32|          0|
    |reg_303                                                   |  32|   0|   32|          0|
    |reg_308                                                   |  32|   0|   32|          0|
    |reg_314                                                   |  32|   0|   32|          0|
    |reg_320                                                   |  32|   0|   32|          0|
    |reg_325                                                   |  32|   0|   32|          0|
    |reg_330                                                   |  32|   0|   32|          0|
    |reg_335                                                   |  32|   0|   32|          0|
    |tmp_1_reg_592                                             |   7|   0|   14|          7|
    |trunc_ln15_reg_561                                        |   7|   0|    7|          0|
    |trunc_ln4_reg_478                                         |   7|   0|    7|          0|
    |weight_reg_547                                            |  32|   0|   32|          0|
    |x_assign_reg_515                                          |  32|   0|   32|          0|
    |x_fu_88                                                   |  31|   0|   31|          0|
    |x_s_reg_586                                               |  32|   0|   32|          0|
    |y_load_reg_537                                            |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 865|   0|  872|          7|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|dummy          |   in|   32|     ap_none|         dummy|        scalar|
|ny             |   in|   32|     ap_none|            ny|        scalar|
|dysq_address0  |  out|   10|   ap_memory|          dysq|         array|
|dysq_ce0       |  out|    1|   ap_memory|          dysq|         array|
|dysq_q0        |   in|   32|   ap_memory|          dysq|         array|
|npar           |   in|   32|     ap_none|          npar|        scalar|
|g_address0     |  out|    7|   ap_memory|             g|         array|
|g_ce0          |  out|    1|   ap_memory|             g|         array|
|g_we0          |  out|    1|   ap_memory|             g|         array|
|g_d0           |  out|   32|   ap_memory|             g|         array|
|g_q0           |   in|   32|   ap_memory|             g|         array|
|d_address0     |  out|    7|   ap_memory|             d|         array|
|d_ce0          |  out|    1|   ap_memory|             d|         array|
|d_we0          |  out|    1|   ap_memory|             d|         array|
|d_d0           |  out|   32|   ap_memory|             d|         array|
|d_q0           |   in|   32|   ap_memory|             d|         array|
|y_address0     |  out|   10|   ap_memory|             y|         array|
|y_ce0          |  out|    1|   ap_memory|             y|         array|
|y_q0           |   in|   32|   ap_memory|             y|         array|
|h_address0     |  out|   14|   ap_memory|             h|         array|
|h_ce0          |  out|    1|   ap_memory|             h|         array|
|h_we0          |  out|    1|   ap_memory|             h|         array|
|h_d0           |  out|   32|   ap_memory|             h|         array|
|h_address1     |  out|   14|   ap_memory|             h|         array|
|h_ce1          |  out|    1|   ap_memory|             h|         array|
|h_q1           |   in|   32|   ap_memory|             h|         array|
+---------------+-----+-----+------------+--------------+--------------+

