
///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 12:44:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0021 ERROR] Verific elaboration of module 'WS2812_TOP' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 12:54:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0021 ERROR] Verific elaboration of module 'WS2812_TOP' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 12:54:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0011 VERI-WARNING] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead (VERI-2050) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0010 VERI-ERROR] module 'WS2812_TOP' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 12:55:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0011 VERI-WARNING] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead (VERI-2050) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0010 VERI-ERROR] module 'WS2812_TOP' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 13:00:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_data_delay', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'w_data_length', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:58)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:47)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:47)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0010 VERI-ERROR] instantiating unknown module 'ws2812_config_ctrl' (VERI-1063) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0012 VERI-INFO] module 'WS2812_TOP' remains a black box due to errors in its contents (VERI-1073) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'WS2812_TOP' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 13:01:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'w_data_delay', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0012 VERI-INFO] undeclared symbol 'w_data_length', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:58)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:47)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:47)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:203)
[EFX-0011 VERI-WARNING] actual bit length 12 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:56)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_delay' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_length' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:58)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:39)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'data' wire 'data' is not driven.
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:7)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 152 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 40 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 148, ed: 436, lv: 4, pw: 363.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 152 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 9s CPU sys time : 0s MEM : 2458864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2458864KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 13:04:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:203)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:41)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:51)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:51)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 147 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 194, ed: 566, lv: 4, pw: 485.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 221 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 9s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2458940KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	195
[EFX-0000 INFO] EFX_FF          : 	226
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:14:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:203)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:41)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:51)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:51)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 147 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 194, ed: 566, lv: 4, pw: 485.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 221 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1310920KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	195
[EFX-0000 INFO] EFX_FF          : 	226
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:19:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:203)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:41)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:51)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:51)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72224KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72224KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 72992KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 73120KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 73120KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 73120KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 147 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 80340KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 80340KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 194, ed: 566, lv: 4, pw: 485.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 105020KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 105020KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 221 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 9s CPU sys time : 0s MEM : 105020KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 105020KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	195
[EFX-0000 INFO] EFX_FF          : 	226
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:34:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] invalid initialization in declaration (VERI-1754) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:14)
[EFX-0011 VERI-WARNING] illegal initial value of output port 'led' for module 'WS2812_TOP' ignored (VERI-1382) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:14)
[EFX-0010 VERI-ERROR] module 'WS2812_TOP' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:35:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] invalid initialization in declaration (VERI-1754) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:14)
[EFX-0011 VERI-WARNING] illegal initial value of output port 'led' for module 'WS2812_TOP' ignored (VERI-1382) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:14)
[EFX-0010 VERI-ERROR] module 'WS2812_TOP' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:36:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:203)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 147 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 11s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 194, ed: 566, lv: 4, pw: 485.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 12s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 221 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 1s MEM : 1432064KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	195
[EFX-0000 INFO] EFX_FF          : 	226
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 14:58:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:203)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 228 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 147 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 194, ed: 566, lv: 4, pw: 485.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 221 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2482684KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	195
[EFX-0000 INFO] EFX_FF          : 	226
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 15:11:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:203)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 231 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 195, ed: 560, lv: 4, pw: 479.95
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 221 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2756260KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	196
[EFX-0000 INFO] EFX_FF          : 	226
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 17:21:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:203)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 231 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 7s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 195, ed: 560, lv: 4, pw: 479.95
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 221 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1556976KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	196
[EFX-0000 INFO] EFX_FF          : 	226
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 17:49:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:204)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 235 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 7s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 197, ed: 570, lv: 4, pw: 487.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 221 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1665268KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	198
[EFX-0000 INFO] EFX_FF          : 	226
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 17, 2024 17:57:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:52)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:204)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 237 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 236 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 48 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 7s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 261, ed: 789, lv: 4, pw: 554.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 236 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2951976KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	261
[EFX-0000 INFO] EFX_FF          : 	238
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 10:22:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] unexpected EOF (VERI-1138) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:75)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 10:23:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] unexpected EOF (VERI-1138) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:75)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 10:35:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] unexpected EOF (VERI-1138) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:75)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 10:36:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] unexpected EOF (VERI-1138) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:75)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 10:38:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] unexpected EOF (VERI-1138) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:75)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 10:40:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'data_count', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:76)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:15)
[EFX-0011 VERI-WARNING] expression size 24 truncated to fit in target size 1 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:48)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:60)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_out' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:204)
[EFX-0011 VERI-WARNING] net 'rgb_data' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:33)
[EFX-0011 VERI-WARNING] net 'address' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0011 VERI-WARNING] net 'data_count' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0011 VERI-WARNING] net 'read_en' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:46)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:15)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:46)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'rgb_data'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'address'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_count'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'read_en'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 237 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 236 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 48 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 258, ed: 780, lv: 4, pw: 550.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 236 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1427472KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	260
[EFX-0000 INFO] EFX_FF          : 	239
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 11:33:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'data_count', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'data_dv', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_dv' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:36)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_dv' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0010 VERI-ERROR] module 'bram' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:57)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 11:44:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'data_count', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'data_dv', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_dv' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:36)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_dv' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0010 VERI-ERROR] module 'bram' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:57)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 11:45:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'data_count', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'data_dv', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:58)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_dv' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:52)
[EFX-0010 VERI-ERROR] module 'bram' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:59)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 11:45:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'data_count', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'data_dv', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'data_dv' is not permitted (VERI-1100) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:52)
[EFX-0010 VERI-ERROR] module 'bram' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:59)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 11:46:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0012 VERI-INFO] undeclared symbol 'data_count', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'data_dv', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:54)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:77)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0011 VERI-WARNING] expression size 24 truncated to fit in target size 1 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:60)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_out' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:204)
[EFX-0011 VERI-WARNING] net 'rgb_data' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:33)
[EFX-0011 VERI-WARNING] net 'address' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0011 VERI-WARNING] net 'data_count' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0011 VERI-WARNING] net 'read_en' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:46)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:67)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:46)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:67)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'rgb_data'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'address'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_count'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'read_en'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 239 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 236 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 48 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 258, ed: 780, lv: 4, pw: 550.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 236 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 9s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1427528KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	260
[EFX-0000 INFO] EFX_FF          : 	239
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:27:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:35)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0012 VERI-INFO] undeclared symbol 'data_dv', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0010 VERI-ERROR] syntax error near 'input' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:87)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'input' used in incorrect context (VERI-2344) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:87)
[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:89)
[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:90)
[EFX-0010 VERI-ERROR] 'w_data_depth' is an unknown type (VERI-1556) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:36)
[EFX-0010 VERI-ERROR] 'w_data_depth' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:36)
[EFX-0010 VERI-ERROR] module 'WS2812_TOP' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:95)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:29:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:65)
[EFX-0010 VERI-ERROR] unexpected EOF (VERI-1138) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:96)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:31:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:65)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:80)
[EFX-0011 VERI-WARNING] port 'read_address' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:93)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0011 VERI-WARNING] expression size 24 truncated to fit in target size 1 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_out' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:204)
[EFX-0012 VERI-INFO] compiling module 'WS2812_Interface' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:90)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:94)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:98)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:104)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:84)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:85)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_depth' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:86)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:87)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_count' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:90)
[EFX-0011 VERI-WARNING] net 'rgb_data' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:34)
[EFX-0011 VERI-WARNING] net 'w_data_depth' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:36)
[EFX-0011 VERI-WARNING] net 'w_num_leds' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:37)
[EFX-0011 VERI-WARNING] net 'address' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'rgb_data'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_data_depth'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:36)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_num_leds'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:37)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'address'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 241 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 337 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 811 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 482, ed: 1526, lv: 4, pw: 851.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 336 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1300892KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	432
[EFX-0000 INFO] EFX_FF          : 	308
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:38:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:65)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:80)
[EFX-0010 VERI-ERROR] cannot find port 'write_config' on this module (VERI-1010) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:89)
[EFX-0012 VERI-INFO] 'WS2812_Interface' is declared here (VERI-1310) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:1)
[EFX-0011 VERI-WARNING] port 'read_address' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:94)
[EFX-0021 ERROR] Verific elaboration of module 'WS2812_TOP' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:39:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:65)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:80)
[EFX-0011 VERI-WARNING] port 'read_address' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:94)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0011 VERI-WARNING] expression size 24 truncated to fit in target size 1 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_out' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:204)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:77)
[EFX-0012 VERI-INFO] compiling module 'WS2812_Interface' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:102)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:106)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:110)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:84)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:85)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_depth' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:86)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:87)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_count' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:91)
[EFX-0011 VERI-WARNING] net 'rgb_data' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:34)
[EFX-0011 VERI-WARNING] net 'w_data_depth' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:36)
[EFX-0011 VERI-WARNING] net 'address' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'num_leds[15]' wire 'num_leds[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[14]' wire 'num_leds[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[13]' wire 'num_leds[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[12]' wire 'num_leds[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[11]' wire 'num_leds[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[10]' wire 'num_leds[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[9]' wire 'num_leds[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[8]' wire 'num_leds[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[7]' wire 'num_leds[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[6]' wire 'num_leds[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[5]' wire 'num_leds[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[4]' wire 'num_leds[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[3]' wire 'num_leds[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[2]' wire 'num_leds[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[1]' wire 'num_leds[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[0]' wire 'num_leds[0]' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[15]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[14]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[13]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[12]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[11]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 241 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 337 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 433 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 530, ed: 1681, lv: 4, pw: 893.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 336 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1303044KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	462
[EFX-0000 INFO] EFX_FF          : 	311
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:49:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:65)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:80)
[EFX-0011 VERI-WARNING] port 'read_address' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:94)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0011 VERI-WARNING] expression size 24 truncated to fit in target size 1 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_out' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:204)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:77)
[EFX-0012 VERI-INFO] compiling module 'WS2812_Interface' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:102)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:106)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:110)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:84)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:85)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_depth' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:86)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:87)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_count' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:91)
[EFX-0011 VERI-WARNING] net 'rgb_data' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:34)
[EFX-0011 VERI-WARNING] net 'w_data_depth' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:36)
[EFX-0011 VERI-WARNING] net 'address' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'num_leds[15]' wire 'num_leds[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[14]' wire 'num_leds[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[13]' wire 'num_leds[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[12]' wire 'num_leds[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[11]' wire 'num_leds[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[10]' wire 'num_leds[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[9]' wire 'num_leds[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[8]' wire 'num_leds[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[7]' wire 'num_leds[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[6]' wire 'num_leds[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[5]' wire 'num_leds[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[4]' wire 'num_leds[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[3]' wire 'num_leds[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[2]' wire 'num_leds[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[1]' wire 'num_leds[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[0]' wire 'num_leds[0]' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[15]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[14]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[13]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[12]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[11]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 241 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 337 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 433 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 530, ed: 1681, lv: 4, pw: 893.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 336 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1324456KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	462
[EFX-0000 INFO] EFX_FF          : 	311
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 12:59:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'endcase' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:217)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endcase' used in incorrect context (VERI-2344) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:217)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 13:01:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] 'data_shift_change_flag' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:91)
[EFX-0010 VERI-ERROR] 'data_shift_change_flag' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:162)
[EFX-0010 VERI-ERROR] 'data_shift_change_flag' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:204)
[EFX-0010 VERI-ERROR] 'data_shift_change_flag' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:213)
[EFX-0010 VERI-ERROR] module 'WS2812_config_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:229)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 13:02:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:34)
[EFX-0010 VERI-ERROR] module 'WS2812_config_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:231)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 13:02:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:65)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:80)
[EFX-0011 VERI-WARNING] port 'read_address' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:94)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0011 VERI-WARNING] expression size 24 truncated to fit in target size 1 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_out' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:210)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:77)
[EFX-0012 VERI-INFO] compiling module 'WS2812_Interface' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:102)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:106)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:110)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:84)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:85)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_depth' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:86)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:87)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_count' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:91)
[EFX-0011 VERI-WARNING] net 'rgb_data' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:34)
[EFX-0011 VERI-WARNING] net 'w_data_depth' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:36)
[EFX-0011 VERI-WARNING] net 'address' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:62)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'num_leds[15]' wire 'num_leds[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[14]' wire 'num_leds[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[13]' wire 'num_leds[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[12]' wire 'num_leds[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[11]' wire 'num_leds[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[10]' wire 'num_leds[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[9]' wire 'num_leds[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[8]' wire 'num_leds[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[7]' wire 'num_leds[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[6]' wire 'num_leds[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[5]' wire 'num_leds[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[4]' wire 'num_leds[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[3]' wire 'num_leds[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[2]' wire 'num_leds[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[1]' wire 'num_leds[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[0]' wire 'num_leds[0]' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:70)
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[15]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[14]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[13]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[12]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[11]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 245 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 340 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 434 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 531, ed: 1694, lv: 4, pw: 898.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 337 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1984604KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	467
[EFX-0000 INFO] EFX_FF          : 	310
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 14:48:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:81)
[EFX-0011 VERI-WARNING] port 'read_address' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:95)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0011 VERI-WARNING] expression size 24 truncated to fit in target size 1 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_out' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:67)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:78)
[EFX-0012 VERI-INFO] compiling module 'WS2812_Interface' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:102)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:106)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:110)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:85)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:86)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_depth' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:87)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:88)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_count' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:92)
[EFX-0011 VERI-WARNING] net 'rgb_data' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:34)
[EFX-0011 VERI-WARNING] net 'w_data_depth' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:36)
[EFX-0011 VERI-WARNING] net 'address' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:71)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'num_leds[15]' wire 'num_leds[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[14]' wire 'num_leds[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[13]' wire 'num_leds[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[12]' wire 'num_leds[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[11]' wire 'num_leds[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[10]' wire 'num_leds[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[9]' wire 'num_leds[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[8]' wire 'num_leds[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[7]' wire 'num_leds[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[6]' wire 'num_leds[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[5]' wire 'num_leds[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[4]' wire 'num_leds[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[3]' wire 'num_leds[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[2]' wire 'num_leds[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[1]' wire 'num_leds[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'num_leds[0]' wire 'num_leds[0]' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:71)
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[16]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[17]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[18]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[19]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[20]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[21]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[22]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (rgb_data_in[23]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (address[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[12]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[13]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[14]=0).
[EFX-0266 WARNING] Module Instance 'WS2812_Interface' input pin tied to constant (num_leds[15]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[15]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[14]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[13]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[12]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'num_leds[11]'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 245 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 340 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 434 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 531, ed: 1694, lv: 4, pw: 898.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 337 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1840868KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	467
[EFX-0000 INFO] EFX_FF          : 	310
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 15:02:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0010 VERI-ERROR] unexpected EOF (VERI-1138) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:111)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 15:03:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0012 VERI-INFO] undeclared symbol 'write_data', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:90)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'length' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:54)
[EFX-0010 VERI-ERROR] module 'ws2812_data_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:114)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 15:03:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0012 VERI-INFO] undeclared symbol 'write_data', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:90)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'length' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:54)
[EFX-0010 VERI-ERROR] module 'ws2812_data_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:114)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 15:03:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'led', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:21)
[EFX-0012 VERI-INFO] undeclared symbol 'address', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0012 VERI-INFO] undeclared symbol 'w_read_en', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:66)
[EFX-0012 VERI-INFO] undeclared symbol 'write_data', assumed default net type 'wire' (VERI-2561) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:90)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:57)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:81)
[EFX-0011 VERI-WARNING] port 'read_address' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:108)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0011 VERI-WARNING] expression size 24 truncated to fit in target size 1 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:63)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_out' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:67)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:206)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:78)
[EFX-0012 VERI-INFO] compiling module 'ws2812_data_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:98)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 16 for port 'data_depth' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:88)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:91)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 10 for port 'address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:92)
[EFX-0012 VERI-INFO] compiling module 'WS2812_Interface' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:102)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:106)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:110)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 24 for port 'rgb_data_in' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:98)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:99)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_depth' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:100)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'num_leds' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:101)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 16 for port 'data_count' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:105)
[EFX-0010 VERI-ERROR] net 'w_fifo_rd_en' is constantly driven from multiple places (VDB-1000) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:71)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:83)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:49)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:71)
[EFX-0012 VERI-INFO] module 'WS2812_TOP' remains a black box due to errors in its contents (VERI-1073) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'WS2812_TOP' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 15:55:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:31)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:31)
[EFX-0010 VERI-ERROR] syntax error near 'r' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:50)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:56)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:65)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:75)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:85)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:97)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:109)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:121)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:135)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 15:56:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:31)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:31)
[EFX-0010 VERI-ERROR] syntax error near 'r' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:50)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:56)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:65)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:75)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:85)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:97)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:109)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:121)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:135)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 15:57:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'uartrx_config' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:51)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:56)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:65)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:75)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:85)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:97)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:109)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:121)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:135)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 16:02:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'reg' (VERI-1137) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:45)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'reg' used in incorrect context (VERI-2344) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:45)
[EFX-0010 VERI-ERROR] 't' is an unknown type (VERI-1556) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:45)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:58)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:62)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:67)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:74)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:76)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:88)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:96)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:107)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:117)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:119)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:131)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:140)
[EFX-0010 VERI-ERROR] module 'WS2812_Interface' is ignored due to previous errors (VERI-1072) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:148)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 18, 2024 16:03:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:72)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:72)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:82)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:82)
[EFX-0011 VERI-WARNING] port 'data_dv' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:92)
[EFX-0011 VERI-WARNING] port 'reset' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:103)
[EFX-0012 VERI-INFO] compiling module 'WS2812_TOP' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_FIFO' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0012 VERI-INFO] compiling module 'bram' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0011 VERI-WARNING] expression size 24 truncated to fit in target size 1 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:51)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 9 for port 'write_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:87)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 1 for port 'read_address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:89)
[EFX-0012 VERI-INFO] compiling module 'WS2812_config_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v:206)
[EFX-0011 VERI-WARNING] actual bit length 16 differs from formal bit length 20 for port 'data_depth' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:99)
[EFX-0012 VERI-INFO] compiling module 'ws2812_data_ctrl' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:98)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 10 for port 'address' (VERI-1330) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:114)
[EFX-0012 VERI-INFO] compiling module 'WS2812_Interface' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:102)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:106)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:110)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:74)
[EFX-0011 VERI-WARNING] input port 'reset' remains unconnected for this instance (VDB-1053) (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:94)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_config.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:64)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_data.a_rst_i'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:74)
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[1]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[2]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[3]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[4]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[5]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[6]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[7]=0).
[EFX-0266 WARNING] Module Instance 'ws_bram' input pin tied to constant (write_address[8]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v:94)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 265 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 716 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 865, ed: 2753, lv: 7, pw: 1501.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 10s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 520 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2387460KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	837
[EFX-0000 INFO] EFX_FF          : 	498
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
