{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 13:59:57 2016 " "Info: Processing started: Fri Mar 25 13:59:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singal_generator -c singal_generator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off singal_generator -c singal_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singal_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file singal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singal_generator-content " "Info: Found design unit 1: singal_generator-content" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 singal_generator " "Info: Found entity 1: singal_generator" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "singal_generator " "Info: Elaborating entity \"singal_generator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter1 singal_generator.vhd(33) " "Warning (10492): VHDL Process Statement warning at singal_generator.vhd(33): signal \"counter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk1 singal_generator.vhd(35) " "Warning (10492): VHDL Process Statement warning at singal_generator.vhd(35): signal \"Clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter2 singal_generator.vhd(40) " "Warning (10492): VHDL Process Statement warning at singal_generator.vhd(40): signal \"counter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk2 singal_generator.vhd(42) " "Warning (10492): VHDL Process Statement warning at singal_generator.vhd(42): signal \"Clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter3 singal_generator.vhd(47) " "Warning (10492): VHDL Process Statement warning at singal_generator.vhd(47): signal \"counter3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk3 singal_generator.vhd(49) " "Warning (10492): VHDL Process Statement warning at singal_generator.vhd(49): signal \"Clk3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter4 singal_generator.vhd(54) " "Warning (10492): VHDL Process Statement warning at singal_generator.vhd(54): signal \"counter4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Clk4 singal_generator.vhd(56) " "Warning (10492): VHDL Process Statement warning at singal_generator.vhd(56): signal \"Clk4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clk1 singal_generator.vhd(30) " "Warning (10631): VHDL Process Statement warning at singal_generator.vhd(30): inferring latch(es) for signal or variable \"Clk1\", which holds its previous value in one or more paths through the process" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clk2 singal_generator.vhd(30) " "Warning (10631): VHDL Process Statement warning at singal_generator.vhd(30): inferring latch(es) for signal or variable \"Clk2\", which holds its previous value in one or more paths through the process" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clk3 singal_generator.vhd(30) " "Warning (10631): VHDL Process Statement warning at singal_generator.vhd(30): inferring latch(es) for signal or variable \"Clk3\", which holds its previous value in one or more paths through the process" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Clk4 singal_generator.vhd(30) " "Warning (10631): VHDL Process Statement warning at singal_generator.vhd(30): inferring latch(es) for signal or variable \"Clk4\", which holds its previous value in one or more paths through the process" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clk4 singal_generator.vhd(30) " "Info (10041): Inferred latch for \"Clk4\" at singal_generator.vhd(30)" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clk3 singal_generator.vhd(30) " "Info (10041): Inferred latch for \"Clk3\" at singal_generator.vhd(30)" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clk2 singal_generator.vhd(30) " "Info (10041): Inferred latch for \"Clk2\" at singal_generator.vhd(30)" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clk1 singal_generator.vhd(30) " "Info (10041): Inferred latch for \"Clk1\" at singal_generator.vhd(30)" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Info: Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Info: Implemented 93 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 13:59:58 2016 " "Info: Processing ended: Fri Mar 25 13:59:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
