// Shows the non-blocking transport interface with the generic payload and sockets   
// Shows nb_transport being called on the forward and backward paths   
   
// No support for temporal decoupling   
// No support for DMI or debug transport interfaces   
   
   
#include <systemc.h>   
using namespace sc_core;   
using namespace sc_dt;   
using namespace std;   
   
#include "tlm.h"
#include "tlm_utils/simple_initiator_socket.h"
#include "tlm_utils/simple_target_socket.h"
#include "tlm_utils/peq_with_cb_and_phase.h"

// User-defined extension class
struct ID_extension: tlm::tlm_extension<ID_extension> {
  ID_extension() : transaction_id(0) {}
  virtual tlm_extension_base* clone() const { // Must override pure virtual clone method
    ID_extension* t = new ID_extension;
    t->transaction_id = this->transaction_id;
    return t;
  }

  // Must override pure virtual copy_from method
  virtual void copy_from(tlm_extension_base const &ext) {
    transaction_id = static_cast<ID_extension const &>(ext).transaction_id;
  }
  unsigned int transaction_id;
};


// Initiator module generating generic payload transactions   
   
struct Initiator: sc_module   
{   
  // TLM2 socket, defaults to 32-bits wide, generic payload, generic DMI mode   
  tlm_utils::simple_initiator_socket<Initiator> socket; 
   
  SC_CTOR(Initiator)   
  : socket("socket")  // Construct and name socket   
  {   
    // Register callbacks for incoming interface method calls
    socket.register_nb_transport_bw(this, &Initiator::nb_transport_bw);
    
    SC_THREAD(thread_process);   
  }   
   
  void thread_process()   
  {   
    // TLM2 generic payload transaction
    tlm::tlm_generic_payload trans;
    ID_extension* id_extension = new ID_extension;
    //trans.set_extension( id_extension ); // Add the extension to the transaction
    trans.set_extension( id_extension ); // Add the extension to the transaction
     
    // Generate a random sequence of reads and writes   
    for (int i = 0; i < 100; i++)   
    {   
      tlm::tlm_phase phase = tlm::BEGIN_REQ;   
      sc_time delay = sc_time(10, SC_NS);   
            
      tlm::tlm_command cmd = static_cast<tlm::tlm_command>(rand() % 2);   
      trans.set_command( cmd );   
      trans.set_address( rand() % 0xFF );   
      if (cmd == tlm::TLM_WRITE_COMMAND) data = 0xFF000000 | i;   
      trans.set_data_ptr( reinterpret_cast<unsigned char*>(&data) );   
      trans.set_data_length( 4 );   
   
      // Other fields default: byte enable = 0, streaming width = 0, DMI_hint = false, no extensions   
      
      //Delay for BEGIN_REQ
      wait(10, SC_NS);
      tlm::tlm_sync_enum status;   
      
      cout << name() << " BEGIN_REQ SENT" << " TRANS ID " << id_extension->transaction_id << " at time " << sc_time_stamp() << endl;
      status = socket->nb_transport_fw( trans, phase, delay );  // Non-blocking transport call   
   
      // Check value returned from nb_transport   
   
      switch (status)   
      {   
      case tlm::TLM_ACCEPTED:   
        
        //Delay for END_REQ
        wait(10, SC_NS);
        
        cout << name() << " END_REQ SENT" << " TRANS ID " << id_extension->transaction_id << " at time " << sc_time_stamp() << endl;
        // Expect response on the backward path  
        phase = tlm::END_REQ; 
        status = socket->nb_transport_fw( trans, phase, delay );  // Non-blocking transport call
        break;   
   
      case tlm::TLM_UPDATED:   
      case tlm::TLM_COMPLETED:   
   
        // Initiator obliged to check response status   
        if (trans.is_response_error() )   
          SC_REPORT_ERROR("TLM2", "Response error from nb_transport_fw");   
   
        cout << "trans/fw = { " << (cmd ? 'W' : 'R') << ", " << hex << i << " } , data = "   
             << hex << data << " at time " << sc_time_stamp() << ", delay = " << delay << endl;   
        break;   
      }
      
      //Delay between RD/WR request
      wait(100, SC_NS);
      
      id_extension->transaction_id++; 
    }   
  }   
   
  // *********************************************   
  // TLM2 backward path non-blocking transport method   
  // *********************************************   
   
  virtual tlm::tlm_sync_enum nb_transport_bw( tlm::tlm_generic_payload& trans,   
                                           tlm::tlm_phase& phase, sc_time& delay )   
  {   
    tlm::tlm_command cmd = trans.get_command();   
    sc_dt::uint64    adr = trans.get_address();   
    
    ID_extension* id_extension = new ID_extension;
    trans.get_extension( id_extension ); 
    
    if (phase == tlm::END_RESP) {  
           
      //Delay for TLM_COMPLETE
      wait(delay);
      
      cout << name() << " END_RESP RECEIVED" << " TRANS ID " << id_extension->transaction_id << " at time " << sc_time_stamp() << endl;
            
      return tlm::TLM_COMPLETED;
        
    }
    
    if (phase == tlm::BEGIN_RESP) {
                              
      // Initiator obliged to check response status   
      if (trans.is_response_error() )   
        SC_REPORT_ERROR("TLM2", "Response error from nb_transport");   
            
      cout << "trans/bw = { " << (cmd ? 'W' : 'R') << ", " << hex << adr   
           << " } , data = " << hex << data << " at time " << sc_time_stamp()   
           << ", delay = " << delay << endl;
      
      //Delay
      wait(delay);
      
      cout << name () << " BEGIN_RESP RECEIVED" << " TRANS ID " << id_extension->transaction_id << " at time " << sc_time_stamp() << endl;
      
      return tlm::TLM_ACCEPTED;   
    }   
  }   
  // Internal data buffer used by initiator with generic payload   
  int data;   
};   
   
   
// Target module representing a simple memory   
   
struct Memory: sc_module   
{   
  // TLM-2 socket, defaults to 32-bits wide, base protocol
  tlm_utils::simple_target_socket<Memory> socket;
  
  enum { SIZE = 256 };   
  const sc_time LATENCY;   
   
  SC_CTOR(Memory)   
  : socket("socket"), LATENCY(10, SC_NS)   
  {   
    // Register callbacks for incoming interface method calls
    socket.register_nb_transport_fw(this, &Memory::nb_transport_fw);
    //socket.register_nb_transport_bw(this, &Memory::nb_transport_bw);
   
    // Initialize memory with random data   
    for (int i = 0; i < SIZE; i++)   
      mem[i] = 0xAA000000 | (rand() % 256);   
   
    SC_THREAD(thread_process);   
  }   
   
  // TLM2 non-blocking transport method 
  
  virtual tlm::tlm_sync_enum nb_transport_fw( tlm::tlm_generic_payload& trans,
                                              tlm::tlm_phase& phase, sc_time& delay )
  {
    sc_dt::uint64    adr = trans.get_address();
    unsigned int     len = trans.get_data_length();
    unsigned char*   byt = trans.get_byte_enable_ptr();
    unsigned int     wid = trans.get_streaming_width();

    ID_extension* id_extension = new ID_extension;
    trans.get_extension( id_extension ); 
    
    if(phase == tlm::END_REQ){
      
      wait(delay);
      
      cout << name() << " END_REQ RECEIVED" << " TRANS ID " << id_extension->transaction_id << " at time " << sc_time_stamp() << endl;
      
      return tlm::TLM_COMPLETED;
    }
    if(phase == tlm::BEGIN_REQ){
      // Obliged to check the transaction attributes for unsupported features
      // and to generate the appropriate error response
      if (byt != 0) {
        trans.set_response_status( tlm::TLM_BYTE_ENABLE_ERROR_RESPONSE );
        return tlm::TLM_COMPLETED;
      }
      //if (len > 4 || wid < len) {
      //  trans.set_response_status( tlm::TLM_BURST_ERROR_RESPONSE );
      //  return tlm::TLM_COMPLETED;
      //}

      // Now queue the transaction until the annotated time has elapsed
      trans_pending=&trans;
      phase_pending=phase;
      delay_pending=delay;

      e1.notify();
      
      //Delay
      wait(delay);
      
      cout << name() << " BEGIN_REQ RECEIVED" << " TRANS ID " << id_extension->transaction_id << " at time " << sc_time_stamp() << endl;      
      
      return tlm::TLM_ACCEPTED;
    }  
  }
  
  // *********************************************   
  // Thread to call nb_transport on backward path   
  // ********************************************* 
   
  void thread_process()  
  {   
    while (true) {
    
      // Wait for an event to pop out of the back end of the queue   
      wait(e1); 
      //printf("ACCESING MEMORY\n");
   
      //tlm::tlm_generic_payload* trans_ptr;   
      tlm::tlm_phase phase;   
      
      ID_extension* id_extension = new ID_extension;
      trans_pending->get_extension( id_extension ); 
      
      tlm::tlm_command cmd = trans_pending->get_command();   
      sc_dt::uint64    adr = trans_pending->get_address() / 4;   
      unsigned char*   ptr = trans_pending->get_data_ptr();   
      unsigned int     len = trans_pending->get_data_length();   
      unsigned char*   byt = trans_pending->get_byte_enable_ptr();   
      unsigned int     wid = trans_pending->get_streaming_width();   
   
      // Obliged to check address range and check for unsupported features,   
      //   i.e. byte enables, streaming, and bursts   
      // Can ignore DMI hint and extensions   
      // Using the SystemC report handler is an acceptable way of signalling an error   
     
      if (adr >= sc_dt::uint64(SIZE) || byt != 0 || wid != 0 || len > 4)   
        SC_REPORT_ERROR("TLM2", "Target does not support given generic payload transaction");   
      
      cout << "Address: " << hex <<adr<< " Memory Data: " <<hex << &mem[adr] << endl;  
      cout << "Address: " << hex <<adr<< " Memory Data: " <<hex << ptr << endl;   
      // Obliged to implement read and write commands   
      if ( cmd == tlm::TLM_READ_COMMAND )   
        memcpy(ptr, &mem[adr], len);   
      else if ( cmd == tlm::TLM_WRITE_COMMAND )   
        memcpy(&mem[adr], ptr, len);   
             
      // Obliged to set response status to indicate successful completion   
      trans_pending->set_response_status( tlm::TLM_OK_RESPONSE );  
      
      wait(20, SC_NS);
      
      delay_pending= (rand() % 4) * sc_time(10, SC_NS);
      
      cout << name() << " BEGIN_RESP SENT" << " TRANS ID " << id_extension->transaction_id <<  " at time " << sc_time_stamp() << endl;
      
      // Call on backward path to complete the transaction
      tlm::tlm_sync_enum status;
        phase = tlm::BEGIN_RESP;   
      status = socket->nb_transport_bw( *trans_pending, phase, delay_pending );   
   
        // The target gets a final chance to read or update the transaction object at this point.   
        // Once this process yields, the target must assume that the transaction object   
        // will be deleted by the initiator   
   
      // Check value returned from nb_transport   
   
      switch (status)   
        
      //case tlm::TLM_REJECTED:   
        case tlm::TLM_ACCEPTED:   
          
          wait(10, SC_NS);
          
          cout << name() << " END_RESP SENT" << " TRANS ID " << id_extension->transaction_id <<  " at time " << sc_time_stamp() << endl;
          // Expect response on the backward path  
          phase = tlm::END_RESP; 
          socket->nb_transport_bw( *trans_pending, phase, delay_pending );  // Non-blocking transport call
        //break;   
        
    }   
  } 
   
  int mem[SIZE];   
  sc_event  e1;
  tlm::tlm_generic_payload* trans_pending;   
  tlm::tlm_phase phase_pending;   
  sc_time delay_pending;
    
};   
   
   
SC_MODULE(Top)   
{   
  Initiator *initiator;   
  Memory    *memory;   
   
  SC_CTOR(Top)   
  {   
    // Instantiate components   
    initiator = new Initiator("initiator");   
    memory    = new Memory   ("memory");   
   
    // One initiator is bound directly to one target with no intervening bus   
   
    // Bind initiator socket to target socket   
    initiator->socket.bind(memory->socket);   
  }   
};   
   
   
int sc_main(int argc, char* argv[])   
{   
  Top top("top");   
  sc_start();   
  return 0;   
}   
   

 