

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Thu Mar 21 20:56:16 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      113|      113|  0.678 us|  0.678 us|  114|  114|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_162  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_167  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_172  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_177  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      112|      112|        56|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     637|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   24|    7692|    7836|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     258|    -|
|Register         |        -|    -|    1530|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   24|    9222|    8731|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    3|       3|       6|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_3_1_U2           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U3           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U4           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U5           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U6           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U7           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U8           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U9           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U10  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U11  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U12  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U13  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U14  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U15  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U16  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U17  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |grp_sqrt_fixed_32_32_s_fu_162   |sqrt_fixed_32_32_s          |        0|   0|  803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_167   |sqrt_fixed_32_32_s          |        0|   0|  803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_172   |sqrt_fixed_32_32_s          |        0|   0|  803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_177   |sqrt_fixed_32_32_s          |        0|   0|  803|  1385|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                           |                            |        0|  24| 7692|  7836|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_461_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_2_fu_474_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_3_fu_487_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_fu_448_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_213_p2     |         +|   0|  0|  13|           4|           3|
    |sub_ln19_1_fu_570_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln19_2_fu_575_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln19_3_fu_580_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln19_fu_565_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln20_1_fu_466_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_2_fu_479_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_3_fu_492_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_fu_453_p2    |         -|   0|  0|  39|          32|          32|
    |xf_V_1_fu_407_p2      |         -|   0|  0|  39|          32|          32|
    |xf_V_2_fu_417_p2      |         -|   0|  0|  39|          32|          32|
    |xf_V_3_fu_427_p2      |         -|   0|  0|  39|          32|          32|
    |xf_V_fu_397_p2        |         -|   0|  0|  39|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 637|         392|         515|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  249|         58|    1|         58|
    |i_fu_80    |    9|          2|    4|          8|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  258|         60|    5|         66|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln19_1_reg_821   |  32|   0|   32|          0|
    |add_ln19_2_reg_831   |  32|   0|   32|          0|
    |add_ln19_3_reg_841   |  32|   0|   32|          0|
    |add_ln19_reg_811     |  32|   0|   32|          0|
    |ap_CS_fsm            |  57|   0|   57|          0|
    |i_fu_80              |   4|   0|    4|          0|
    |mul_ln13_1_reg_736   |  32|   0|   32|          0|
    |mul_ln13_2_reg_741   |  32|   0|   32|          0|
    |mul_ln13_3_reg_746   |  32|   0|   32|          0|
    |mul_ln13_4_reg_751   |  32|   0|   32|          0|
    |mul_ln13_5_reg_756   |  32|   0|   32|          0|
    |mul_ln13_6_reg_761   |  32|   0|   32|          0|
    |mul_ln13_7_reg_766   |  32|   0|   32|          0|
    |mul_ln13_reg_731     |  32|   0|   32|          0|
    |p_Val2_33_reg_796    |  16|   0|   16|          0|
    |p_Val2_34_reg_801    |  16|   0|   16|          0|
    |p_Val2_35_reg_806    |  16|   0|   16|          0|
    |p_Val2_s_reg_791     |  16|   0|   16|          0|
    |sdiv_ln19_1_reg_875  |  32|   0|   32|          0|
    |sdiv_ln19_2_reg_895  |  32|   0|   32|          0|
    |sdiv_ln19_3_reg_905  |  32|   0|   32|          0|
    |sdiv_ln19_reg_885    |  32|   0|   32|          0|
    |sdiv_ln20_1_reg_890  |  32|   0|   32|          0|
    |sdiv_ln20_2_reg_900  |  32|   0|   32|          0|
    |sdiv_ln20_3_reg_910  |  32|   0|   32|          0|
    |sdiv_ln20_reg_880    |  32|   0|   32|          0|
    |sub_ln20_1_reg_826   |  32|   0|   32|          0|
    |sub_ln20_2_reg_836   |  32|   0|   32|          0|
    |sub_ln20_3_reg_846   |  32|   0|   32|          0|
    |sub_ln20_reg_816     |  32|   0|   32|          0|
    |temp_A_1_reg_670     |  32|   0|   32|          0|
    |temp_A_2_reg_693     |  32|   0|   32|          0|
    |temp_A_3_reg_716     |  32|   0|   32|          0|
    |temp_A_reg_647       |  32|   0|   32|          0|
    |temp_B_1_reg_662     |  32|   0|   32|          0|
    |temp_B_2_reg_685     |  32|   0|   32|          0|
    |temp_B_3_reg_708     |  32|   0|   32|          0|
    |temp_B_reg_639       |  32|   0|   32|          0|
    |tmp_15_reg_680       |  31|   0|   31|          0|
    |tmp_16_reg_703       |  31|   0|   31|          0|
    |tmp_17_reg_726       |  31|   0|   31|          0|
    |tmp_1_reg_721        |  32|   0|   32|          0|
    |tmp_6_reg_675        |  32|   0|   32|          0|
    |tmp_s_reg_698        |  32|   0|   32|          0|
    |trunc_ln13_reg_652   |  32|   0|   32|          0|
    |trunc_ln19_reg_657   |  31|   0|   31|          0|
    |xf_V_1_reg_776       |  32|   0|   32|          0|
    |xf_V_2_reg_781       |  32|   0|   32|          0|
    |xf_V_3_reg_786       |  32|   0|   32|          0|
    |xf_V_reg_771         |  32|   0|   32|          0|
    |zext_ln9_reg_617     |   1|   0|   64|         63|
    +---------------------+----+----+-----+-----------+
    |Total                |1530|   0| 1593|         63|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_address0         |  out|    1|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|  128|   ap_memory|             A|         array|
|B_address0         |  out|    1|   ap_memory|             B|         array|
|B_ce0              |  out|    1|   ap_memory|             B|         array|
|B_q0               |   in|  128|   ap_memory|             B|         array|
|C_address0         |  out|    1|   ap_memory|             C|         array|
|C_ce0              |  out|    1|   ap_memory|             C|         array|
|C_q0               |   in|  128|   ap_memory|             C|         array|
|X1_address0        |  out|    1|   ap_memory|            X1|         array|
|X1_ce0             |  out|    1|   ap_memory|            X1|         array|
|X1_we0             |  out|    1|   ap_memory|            X1|         array|
|X1_d0              |  out|  128|   ap_memory|            X1|         array|
|X2_address0        |  out|    1|   ap_memory|            X2|         array|
|X2_ce0             |  out|    1|   ap_memory|            X2|         array|
|X2_we0             |  out|    1|   ap_memory|            X2|         array|
|X2_d0              |  out|  128|   ap_memory|            X2|         array|
|D_address0         |  out|    1|   ap_memory|             D|         array|
|D_ce0              |  out|    1|   ap_memory|             D|         array|
|D_we0              |  out|    1|   ap_memory|             D|         array|
|D_d0               |  out|  128|   ap_memory|             D|         array|
+-------------------+-----+-----+------------+--------------+--------------+

