library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity no_rebo is 
port(	clk : in std_logic;
		in_bot: in std_logic;
		out_bot: out std_logic
);
end entity;

architecture rtl of no_rebo is 
constant ciclo: integer := 2_500_000; -- periodo deseado*clk
signal cuenta: integer 
begin
end rtl;
