<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_1ad5c63f</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1ad5c63f'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_1ad5c63f')">rsnoc_z_H_R_G_T2_U_U_1ad5c63f</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod1134.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1134.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1134.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1134.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1134.html#inst_tag_350628"  onclick="showContent('inst_tag_350628')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod1134.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1134.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1134.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1134.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1ad5c63f'>
<hr>
<a name="inst_tag_350628"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_350628" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod1134.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1134.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1134.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1134.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.37</td>
<td class="s6 cl rt"> 67.59</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  1.35</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.65</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1138.html#inst_tag_350632" >SCU_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod489.html#inst_tag_165255" id="tag_urg_inst_165255">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod55.html#inst_tag_1773" id="tag_urg_inst_1773">Ica</a></td>
<td class="s7 cl rt"> 78.48</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 33.02</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod948.html#inst_tag_300194" id="tag_urg_inst_300194">If</a></td>
<td class="s3 cl rt"> 36.36</td>
<td class="s6 cl rt"> 69.23</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.79</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 60.78</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1071.html#inst_tag_336603" id="tag_urg_inst_336603">Ifpa</a></td>
<td class="s0 cl rt">  2.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod618.html#inst_tag_198785" id="tag_urg_inst_198785">Io</a></td>
<td class="s0 cl rt">  4.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod198.html#inst_tag_32997" id="tag_urg_inst_32997">Ip</a></td>
<td class="s0 cl rt">  1.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_1.html#inst_tag_593" id="tag_urg_inst_593">Irspp</a></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod255.html#inst_tag_45746" id="tag_urg_inst_45746">It</a></td>
<td class="s0 cl rt">  1.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod174.html#inst_tag_29689" id="tag_urg_inst_29689">uci9cc46ed3ae</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136905" id="tag_urg_inst_136905">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod292.html#inst_tag_80663" id="tag_urg_inst_80663">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190033" id="tag_urg_inst_190033">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_2.html#inst_tag_45083" id="tag_urg_inst_45083">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_1.html#inst_tag_198923" id="tag_urg_inst_198923">ursrsg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod61.html#inst_tag_1982" id="tag_urg_inst_1982">uu13087a7e05</a></td>
<td class="s0 cl rt">  2.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod652.html#inst_tag_212412" id="tag_urg_inst_212412">uu14cb12ab</a></td>
<td class="s0 cl rt">  0.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1ad5c63f'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1134.html" >rsnoc_z_H_R_G_T2_U_U_1ad5c63f</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17457</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17462</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>17468</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17476</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17481</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17498</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>17508</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>17533</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17623</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>17705</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>17716</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17917</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17922</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>18030</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
17456                   ,	Tx_D
17457      1/1          ,	TxRdy
17458      1/1          ,	TxVld
17459      1/1          );
17460      <font color = "red">0/1     ==>  	input  [92:0] Rx_D            ;</font>
                        MISSING_ELSE
17461                   	output        RxRdy           ;
17462      1/1          	input         RxVld           ;
17463      1/1          	input         Sys_Clk         ;
17464      1/1          	input         Sys_Clk_ClkS    ;
17465      <font color = "red">0/1     ==>  	input         Sys_Clk_En      ;</font>
                        MISSING_ELSE
17466                   	input         Sys_Clk_EnS     ;
17467                   	input         Sys_Clk_RetRstN ;
17468      1/1          	input         Sys_Clk_RstN    ;
17469      <font color = "red">0/1     ==>  	input         Sys_Clk_Tm      ;</font>
17470      <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle    ;</font>
17471      1/1          	output        Sys_Pwr_WakeUp  ;
17472      <font color = "red">0/1     ==>  	output [92:0] Tx_D            ;</font>
17473                   	input         TxRdy           ;
17474                   	output        TxVld           ;
17475                   	reg  dontStop ;
17476      1/1          	assign RxRdy = TxRdy;
17477      1/1          	assign Sys_Pwr_Idle = 1'b1;
17478      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
17479      <font color = "red">0/1     ==>  	assign Tx_D = Rx_D;</font>
                        MISSING_ELSE
17480                   	assign TxVld = RxVld;
17481      1/1          	// synopsys translate_off
17482      1/1          	// synthesis translate_off
17483      1/1          	always @( posedge Sys_Clk )
17484      <font color = "red">0/1     ==>  		if ( Sys_Clk == 1'b1 )</font>
                        MISSING_ELSE
17485                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17486                   				dontStop = 0;
17487                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
17488                   				if (!dontStop) begin
17489                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
17490                   					$stop;
17491                   				end
17492                   			end
17493                   	// synthesis translate_on
17494                   	// synopsys translate_on
17495                   	endmodule
17496                   
17497                   `timescale 1ps/1ps
17498      1/1          module rsnoc_z_H_R_U_P_N_33ed4d46_A38 (
17499      1/1          	Rx_D
17500      1/1          ,	RxRdy
17501      <font color = "red">0/1     ==>  ,	RxVld</font>
                        MISSING_ELSE
17502                   ,	Sys_Clk
17503                   ,	Sys_Clk_ClkS
17504      1/1          ,	Sys_Clk_En
17505      1/1          ,	Sys_Clk_EnS
17506      1/1          ,	Sys_Clk_RetRstN
17507      <font color = "red">0/1     ==>  ,	Sys_Clk_RstN</font>
                        MISSING_ELSE
17508      1/1          ,	Sys_Clk_Tm
17509      1/1          ,	Sys_Pwr_Idle
17510      <font color = "red">0/1     ==>  ,	Sys_Pwr_WakeUp</font>
17511                   ,	Tx_D
17512                   ,	TxRdy
17513                   ,	TxVld
17514                   );
17515                   	input  [37:0] Rx_D            ;
17516                   	output        RxRdy           ;
17517                   	input         RxVld           ;
17518                   	input         Sys_Clk         ;
17519                   	input         Sys_Clk_ClkS    ;
17520                   	input         Sys_Clk_En      ;
17521                   	input         Sys_Clk_EnS     ;
17522                   	input         Sys_Clk_RetRstN ;
17523                   	input         Sys_Clk_RstN    ;
17524                   	input         Sys_Clk_Tm      ;
17525                   	output        Sys_Pwr_Idle    ;
17526                   	output        Sys_Pwr_WakeUp  ;
17527                   	output [37:0] Tx_D            ;
17528                   	input         TxRdy           ;
17529                   	output        TxVld           ;
17530                   	reg  dontStop ;
17531                   	assign RxRdy = TxRdy;
17532                   	assign Sys_Pwr_Idle = 1'b1;
17533      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
17534      <font color = "red">0/1     ==>  	assign Tx_D = Rx_D;</font>
17535      <font color = "red">0/1     ==>  	assign TxVld = RxVld;</font>
17536      <font color = "red">0/1     ==>  	// synopsys translate_off</font>
17537      <font color = "red">0/1     ==>  	// synthesis translate_off</font>
17538      1/1          	always @( posedge Sys_Clk )
17539      <font color = "red">0/1     ==>  		if ( Sys_Clk == 1'b1 )</font>
17540                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
17541                   				dontStop = 0;
17542                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
17543                   				if (!dontStop) begin
17544                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
17545                   					$stop;
17546                   				end
17547                   			end
17548                   	// synthesis translate_on
17549                   	// synopsys translate_on
17550                   	endmodule
17551                   
17552                   `timescale 1ps/1ps
17553                   module rsnoc_z_H_R_G_U_Q_U_13087a7e05 (
17554                   	GenLcl_Req_Addr
17555                   ,	GenLcl_Req_Be
17556                   ,	GenLcl_Req_BurstType
17557                   ,	GenLcl_Req_Data
17558                   ,	GenLcl_Req_FlowId
17559                   ,	GenLcl_Req_Last
17560                   ,	GenLcl_Req_Len1
17561                   ,	GenLcl_Req_Lock
17562                   ,	GenLcl_Req_Opc
17563                   ,	GenLcl_Req_Rdy
17564                   ,	GenLcl_Req_SeqUnOrdered
17565                   ,	GenLcl_Req_SeqUnique
17566                   ,	GenLcl_Req_User
17567                   ,	GenLcl_Req_Vld
17568                   ,	GenLcl_Rsp_Data
17569                   ,	GenLcl_Rsp_FlowId
17570                   ,	GenLcl_Rsp_Last
17571                   ,	GenLcl_Rsp_Rdy
17572                   ,	GenLcl_Rsp_SeqUnOrdered
17573                   ,	GenLcl_Rsp_Status
17574                   ,	GenLcl_Rsp_Vld
17575                   ,	GenPrt_Req_Addr
17576                   ,	GenPrt_Req_Be
17577                   ,	GenPrt_Req_BurstType
17578                   ,	GenPrt_Req_Data
17579                   ,	GenPrt_Req_FlowId
17580                   ,	GenPrt_Req_Last
17581                   ,	GenPrt_Req_Len1
17582                   ,	GenPrt_Req_Lock
17583                   ,	GenPrt_Req_Opc
17584                   ,	GenPrt_Req_Rdy
17585                   ,	GenPrt_Req_SeqUnOrdered
17586                   ,	GenPrt_Req_SeqUnique
17587                   ,	GenPrt_Req_User
17588                   ,	GenPrt_Req_Vld
17589                   ,	GenPrt_Rsp_Data
17590                   ,	GenPrt_Rsp_FlowId
17591                   ,	GenPrt_Rsp_Last
17592                   ,	GenPrt_Rsp_Rdy
17593                   ,	GenPrt_Rsp_SeqUnOrdered
17594                   ,	GenPrt_Rsp_Status
17595                   ,	GenPrt_Rsp_Vld
17596                   ,	Sys_Clk
17597                   ,	Sys_Clk_ClkS
17598                   ,	Sys_Clk_En
17599                   ,	Sys_Clk_EnS
17600                   ,	Sys_Clk_RetRstN
17601                   ,	Sys_Clk_RstN
17602                   ,	Sys_Clk_Tm
17603                   ,	Sys_Pwr_Idle
17604                   ,	Sys_Pwr_WakeUp
17605                   );
17606                   	input  [31:0] GenLcl_Req_Addr         ;
17607                   	input  [3:0]  GenLcl_Req_Be           ;
17608                   	input         GenLcl_Req_BurstType    ;
17609                   	input  [31:0] GenLcl_Req_Data         ;
17610                   	input  [1:0]  GenLcl_Req_FlowId       ;
17611                   	input         GenLcl_Req_Last         ;
17612                   	input  [6:0]  GenLcl_Req_Len1         ;
17613                   	input         GenLcl_Req_Lock         ;
17614                   	input  [2:0]  GenLcl_Req_Opc          ;
17615                   	output        GenLcl_Req_Rdy          ;
17616                   	input         GenLcl_Req_SeqUnOrdered ;
17617                   	input         GenLcl_Req_SeqUnique    ;
17618                   	input  [7:0]  GenLcl_Req_User         ;
17619                   	input         GenLcl_Req_Vld          ;
17620                   	output [31:0] GenLcl_Rsp_Data         ;
17621                   	output [1:0]  GenLcl_Rsp_FlowId       ;
17622                   	output        GenLcl_Rsp_Last         ;
17623      1/1          	input         GenLcl_Rsp_Rdy          ;
17624      1/1          	output        GenLcl_Rsp_SeqUnOrdered ;
17625      1/1          	output [1:0]  GenLcl_Rsp_Status       ;
17626      <font color = "red">0/1     ==>  	output        GenLcl_Rsp_Vld          ;</font>
                        MISSING_ELSE
17627                   	output [31:0] GenPrt_Req_Addr         ;
17628                   	output [3:0]  GenPrt_Req_Be           ;
17629                   	output        GenPrt_Req_BurstType    ;
17630                   	output [31:0] GenPrt_Req_Data         ;
17631                   	output [1:0]  GenPrt_Req_FlowId       ;
17632                   	output        GenPrt_Req_Last         ;
17633                   	output [6:0]  GenPrt_Req_Len1         ;
17634                   	output        GenPrt_Req_Lock         ;
17635                   	output [2:0]  GenPrt_Req_Opc          ;
17636                   	input         GenPrt_Req_Rdy          ;
17637                   	output        GenPrt_Req_SeqUnOrdered ;
17638                   	output        GenPrt_Req_SeqUnique    ;
17639                   	output [7:0]  GenPrt_Req_User         ;
17640                   	output        GenPrt_Req_Vld          ;
17641                   	input  [31:0] GenPrt_Rsp_Data         ;
17642                   	input  [1:0]  GenPrt_Rsp_FlowId       ;
17643                   	input         GenPrt_Rsp_Last         ;
17644                   	output        GenPrt_Rsp_Rdy          ;
17645                   	input         GenPrt_Rsp_SeqUnOrdered ;
17646                   	input  [1:0]  GenPrt_Rsp_Status       ;
17647                   	input         GenPrt_Rsp_Vld          ;
17648                   	input         Sys_Clk                 ;
17649                   	input         Sys_Clk_ClkS            ;
17650                   	input         Sys_Clk_En              ;
17651                   	input         Sys_Clk_EnS             ;
17652                   	input         Sys_Clk_RetRstN         ;
17653                   	input         Sys_Clk_RstN            ;
17654                   	input         Sys_Clk_Tm              ;
17655                   	output        Sys_Pwr_Idle            ;
17656                   	output        Sys_Pwr_WakeUp          ;
17657                   	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
17658                   	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
17659                   	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
17660                   	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
17661                   	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
17662                   	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
17663                   	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
17664                   	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
17665                   	assign GenPrt_Req_Be = GenLcl_Req_Be;
17666                   	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
17667                   	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
17668                   	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
17669                   	assign GenPrt_Req_Last = GenLcl_Req_Last;
17670                   	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
17671                   	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
17672                   	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
17673                   	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
17674                   	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
17675                   	assign GenPrt_Req_User = GenLcl_Req_User;
17676                   	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
17677                   	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
17678                   	assign Sys_Pwr_Idle = 1'b1;
17679                   	assign Sys_Pwr_WakeUp = 1'b0;
17680                   endmodule
17681                   
17682                   `timescale 1ps/1ps
17683                   module rsnoc_z_H_R_G_U_P_U_14cb12ab (
17684                   	GenLcl_Req_Addr
17685                   ,	GenLcl_Req_Be
17686                   ,	GenLcl_Req_BurstType
17687                   ,	GenLcl_Req_Data
17688                   ,	GenLcl_Req_FlowId
17689                   ,	GenLcl_Req_Last
17690                   ,	GenLcl_Req_Len1
17691                   ,	GenLcl_Req_Lock
17692                   ,	GenLcl_Req_Opc
17693                   ,	GenLcl_Req_Rdy
17694                   ,	GenLcl_Req_SeqUnOrdered
17695                   ,	GenLcl_Req_SeqUnique
17696                   ,	GenLcl_Req_User
17697                   ,	GenLcl_Req_Vld
17698                   ,	GenLcl_Rsp_Data
17699                   ,	GenLcl_Rsp_FlowId
17700                   ,	GenLcl_Rsp_Last
17701                   ,	GenLcl_Rsp_Rdy
17702                   ,	GenLcl_Rsp_SeqUnOrdered
17703                   ,	GenLcl_Rsp_Status
17704                   ,	GenLcl_Rsp_Vld
17705      1/1          ,	GenPrt_Req_Addr
17706      1/1          ,	GenPrt_Req_Be
17707      <font color = "red">0/1     ==>  ,	GenPrt_Req_BurstType</font>
17708      <font color = "red">0/1     ==>  ,	GenPrt_Req_Data</font>
17709      <font color = "red">0/1     ==>  ,	GenPrt_Req_FlowId</font>
17710      <font color = "red">0/1     ==>  ,	GenPrt_Req_Last</font>
17711      <font color = "red">0/1     ==>  ,	GenPrt_Req_Len1</font>
17712                   ,	GenPrt_Req_Lock
17713                   ,	GenPrt_Req_Opc
17714                   ,	GenPrt_Req_Rdy
17715                   ,	GenPrt_Req_SeqUnOrdered
17716      1/1          ,	GenPrt_Req_SeqUnique
17717      <font color = "red">0/1     ==>  ,	GenPrt_Req_User</font>
17718      <font color = "red">0/1     ==>  ,	GenPrt_Req_Vld</font>
17719      <font color = "red">0/1     ==>  ,	GenPrt_Rsp_Data</font>
17720      1/1          ,	GenPrt_Rsp_FlowId
17721      <font color = "red">0/1     ==>  ,	GenPrt_Rsp_Last</font>
17722                   ,	GenPrt_Rsp_Rdy
17723                   ,	GenPrt_Rsp_SeqUnOrdered
17724                   ,	GenPrt_Rsp_Status
17725                   ,	GenPrt_Rsp_Vld
17726                   );
17727                   	input  [31:0] GenLcl_Req_Addr         ;
17728                   	input  [3:0]  GenLcl_Req_Be           ;
17729                   	input         GenLcl_Req_BurstType    ;
17730                   	input  [31:0] GenLcl_Req_Data         ;
17731                   	input  [1:0]  GenLcl_Req_FlowId       ;
17732                   	input         GenLcl_Req_Last         ;
17733                   	input  [6:0]  GenLcl_Req_Len1         ;
17734                   	input         GenLcl_Req_Lock         ;
17735                   	input  [2:0]  GenLcl_Req_Opc          ;
17736                   	output        GenLcl_Req_Rdy          ;
17737                   	input         GenLcl_Req_SeqUnOrdered ;
17738                   	input         GenLcl_Req_SeqUnique    ;
17739                   	input  [7:0]  GenLcl_Req_User         ;
17740                   	input         GenLcl_Req_Vld          ;
17741                   	output [31:0] GenLcl_Rsp_Data         ;
17742                   	output [1:0]  GenLcl_Rsp_FlowId       ;
17743                   	output        GenLcl_Rsp_Last         ;
17744                   	input         GenLcl_Rsp_Rdy          ;
17745                   	output        GenLcl_Rsp_SeqUnOrdered ;
17746                   	output [1:0]  GenLcl_Rsp_Status       ;
17747                   	output        GenLcl_Rsp_Vld          ;
17748                   	output [31:0] GenPrt_Req_Addr         ;
17749                   	output [3:0]  GenPrt_Req_Be           ;
17750                   	output        GenPrt_Req_BurstType    ;
17751                   	output [31:0] GenPrt_Req_Data         ;
17752                   	output [1:0]  GenPrt_Req_FlowId       ;
17753                   	output        GenPrt_Req_Last         ;
17754                   	output [6:0]  GenPrt_Req_Len1         ;
17755                   	output        GenPrt_Req_Lock         ;
17756                   	output [2:0]  GenPrt_Req_Opc          ;
17757                   	input         GenPrt_Req_Rdy          ;
17758                   	output        GenPrt_Req_SeqUnOrdered ;
17759                   	output        GenPrt_Req_SeqUnique    ;
17760                   	output [7:0]  GenPrt_Req_User         ;
17761                   	output        GenPrt_Req_Vld          ;
17762                   	input  [31:0] GenPrt_Rsp_Data         ;
17763                   	input  [1:0]  GenPrt_Rsp_FlowId       ;
17764                   	input         GenPrt_Rsp_Last         ;
17765                   	output        GenPrt_Rsp_Rdy          ;
17766                   	input         GenPrt_Rsp_SeqUnOrdered ;
17767                   	input  [1:0]  GenPrt_Rsp_Status       ;
17768                   	input         GenPrt_Rsp_Vld          ;
17769                   	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
17770                   	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
17771                   	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
17772                   	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
17773                   	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
17774                   	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
17775                   	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
17776                   	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
17777                   	assign GenPrt_Req_Be = GenLcl_Req_Be;
17778                   	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
17779                   	assign GenPrt_Req_Data = GenLcl_Req_Data;
17780                   	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
17781                   	assign GenPrt_Req_Last = GenLcl_Req_Last;
17782                   	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
17783                   	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
17784                   	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
17785                   	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
17786                   	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
17787                   	assign GenPrt_Req_User = GenLcl_Req_User;
17788                   	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
17789                   	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
17790                   endmodule
17791                   
17792                   `timescale 1ps/1ps
17793                   module rsnoc_z_H_R_G_P_U_U_f933d848 (
17794                   	GenMst_Req_Addr
17795                   ,	GenMst_Req_Be
17796                   ,	GenMst_Req_BurstType
17797                   ,	GenMst_Req_Data
17798                   ,	GenMst_Req_FlowId
17799                   ,	GenMst_Req_Last
17800                   ,	GenMst_Req_Len1
17801                   ,	GenMst_Req_Lock
17802                   ,	GenMst_Req_Opc
17803                   ,	GenMst_Req_Rdy
17804                   ,	GenMst_Req_SeqUnOrdered
17805                   ,	GenMst_Req_SeqUnique
17806                   ,	GenMst_Req_User
17807                   ,	GenMst_Req_Vld
17808                   ,	GenMst_Rsp_Data
17809                   ,	GenMst_Rsp_FlowId
17810                   ,	GenMst_Rsp_Last
17811                   ,	GenMst_Rsp_Rdy
17812                   ,	GenMst_Rsp_SeqUnOrdered
17813                   ,	GenMst_Rsp_Status
17814                   ,	GenMst_Rsp_Vld
17815                   ,	GenSlv_Req_Addr
17816                   ,	GenSlv_Req_Be
17817                   ,	GenSlv_Req_BurstType
17818                   ,	GenSlv_Req_Data
17819                   ,	GenSlv_Req_FlowId
17820                   ,	GenSlv_Req_Last
17821                   ,	GenSlv_Req_Len1
17822                   ,	GenSlv_Req_Lock
17823                   ,	GenSlv_Req_Opc
17824                   ,	GenSlv_Req_Rdy
17825                   ,	GenSlv_Req_SeqUnOrdered
17826                   ,	GenSlv_Req_SeqUnique
17827                   ,	GenSlv_Req_User
17828                   ,	GenSlv_Req_Vld
17829                   ,	GenSlv_Rsp_Data
17830                   ,	GenSlv_Rsp_FlowId
17831                   ,	GenSlv_Rsp_Last
17832                   ,	GenSlv_Rsp_Rdy
17833                   ,	GenSlv_Rsp_SeqUnOrdered
17834                   ,	GenSlv_Rsp_Status
17835                   ,	GenSlv_Rsp_Vld
17836                   ,	Sys_Clk
17837                   ,	Sys_Clk_ClkS
17838                   ,	Sys_Clk_En
17839                   ,	Sys_Clk_EnS
17840                   ,	Sys_Clk_RetRstN
17841                   ,	Sys_Clk_RstN
17842                   ,	Sys_Clk_Tm
17843                   ,	Sys_Pwr_Idle
17844                   ,	Sys_Pwr_WakeUp
17845                   ,	WakeUp_GenMst
17846                   ,	WakeUp_GenSlv
17847                   );
17848                   	output [31:0] GenMst_Req_Addr         ;
17849                   	output [3:0]  GenMst_Req_Be           ;
17850                   	output        GenMst_Req_BurstType    ;
17851                   	output [31:0] GenMst_Req_Data         ;
17852                   	output [1:0]  GenMst_Req_FlowId       ;
17853                   	output        GenMst_Req_Last         ;
17854                   	output [6:0]  GenMst_Req_Len1         ;
17855                   	output        GenMst_Req_Lock         ;
17856                   	output [2:0]  GenMst_Req_Opc          ;
17857                   	input         GenMst_Req_Rdy          ;
17858                   	output        GenMst_Req_SeqUnOrdered ;
17859                   	output        GenMst_Req_SeqUnique    ;
17860                   	output [7:0]  GenMst_Req_User         ;
17861                   	output        GenMst_Req_Vld          ;
17862                   	input  [31:0] GenMst_Rsp_Data         ;
17863                   	input  [1:0]  GenMst_Rsp_FlowId       ;
17864                   	input         GenMst_Rsp_Last         ;
17865                   	output        GenMst_Rsp_Rdy          ;
17866                   	input         GenMst_Rsp_SeqUnOrdered ;
17867                   	input  [1:0]  GenMst_Rsp_Status       ;
17868                   	input         GenMst_Rsp_Vld          ;
17869                   	input  [31:0] GenSlv_Req_Addr         ;
17870                   	input  [3:0]  GenSlv_Req_Be           ;
17871                   	input         GenSlv_Req_BurstType    ;
17872                   	input  [31:0] GenSlv_Req_Data         ;
17873                   	input  [1:0]  GenSlv_Req_FlowId       ;
17874                   	input         GenSlv_Req_Last         ;
17875                   	input  [6:0]  GenSlv_Req_Len1         ;
17876                   	input         GenSlv_Req_Lock         ;
17877                   	input  [2:0]  GenSlv_Req_Opc          ;
17878                   	output        GenSlv_Req_Rdy          ;
17879                   	input         GenSlv_Req_SeqUnOrdered ;
17880                   	input         GenSlv_Req_SeqUnique    ;
17881                   	input  [7:0]  GenSlv_Req_User         ;
17882                   	input         GenSlv_Req_Vld          ;
17883                   	output [31:0] GenSlv_Rsp_Data         ;
17884                   	output [1:0]  GenSlv_Rsp_FlowId       ;
17885                   	output        GenSlv_Rsp_Last         ;
17886                   	input         GenSlv_Rsp_Rdy          ;
17887                   	output        GenSlv_Rsp_SeqUnOrdered ;
17888                   	output [1:0]  GenSlv_Rsp_Status       ;
17889                   	output        GenSlv_Rsp_Vld          ;
17890                   	input         Sys_Clk                 ;
17891                   	input         Sys_Clk_ClkS            ;
17892                   	input         Sys_Clk_En              ;
17893                   	input         Sys_Clk_EnS             ;
17894                   	input         Sys_Clk_RetRstN         ;
17895                   	input         Sys_Clk_RstN            ;
17896                   	input         Sys_Clk_Tm              ;
17897                   	output        Sys_Pwr_Idle            ;
17898                   	output        Sys_Pwr_WakeUp          ;
17899                   	output        WakeUp_GenMst           ;
17900                   	output        WakeUp_GenSlv           ;
17901                   	wire [31:0] u_Req_Addr                 ;
17902                   	wire [3:0]  u_Req_Be                   ;
17903                   	wire        u_Req_BurstType            ;
17904                   	wire [31:0] u_Req_Data                 ;
17905                   	wire [1:0]  u_Req_FlowId               ;
17906                   	wire        u_Req_Last                 ;
17907                   	wire [6:0]  u_Req_Len1                 ;
17908                   	wire        u_Req_Lock                 ;
17909                   	wire [2:0]  u_Req_Opc                  ;
17910                   	wire        u_Req_Rdy                  ;
17911                   	wire        u_Req_SeqUnOrdered         ;
17912                   	wire        u_Req_SeqUnique            ;
17913                   	wire [7:0]  u_Req_User                 ;
17914                   	wire        u_Req_Vld                  ;
17915                   	wire [31:0] u_Rsp_Data                 ;
17916                   	wire [1:0]  u_Rsp_FlowId               ;
17917      1/1          	wire        u_Rsp_Last                 ;
17918      1/1          	wire        u_Rsp_Rdy                  ;
17919      1/1          	wire        u_Rsp_SeqUnOrdered         ;
17920                   	wire [1:0]  u_Rsp_Status               ;
17921                   	wire        u_Rsp_Vld                  ;
17922      1/1          	wire        u_70_Idle                  ;
17923      1/1          	wire        u_70_WakeUp                ;
17924      1/1          	wire [31:0] GenMstLcl_Req_Addr         ;
17925                   	wire [3:0]  GenMstLcl_Req_Be           ;
17926                   	wire        GenMstLcl_Req_BurstType    ;
17927                   	wire [31:0] GenMstLcl_Req_Data         ;
17928                   	wire [1:0]  GenMstLcl_Req_FlowId       ;
17929                   	wire        GenMstLcl_Req_Last         ;
17930                   	wire [6:0]  GenMstLcl_Req_Len1         ;
17931                   	wire        GenMstLcl_Req_Lock         ;
17932                   	wire [2:0]  GenMstLcl_Req_Opc          ;
17933                   	wire        GenMstLcl_Req_Rdy          ;
17934                   	wire        GenMstLcl_Req_SeqUnOrdered ;
17935                   	wire        GenMstLcl_Req_SeqUnique    ;
17936                   	wire [7:0]  GenMstLcl_Req_User         ;
17937                   	wire        GenMstLcl_Req_Vld          ;
17938                   	wire [31:0] GenMstLcl_Rsp_Data         ;
17939                   	wire [1:0]  GenMstLcl_Rsp_FlowId       ;
17940                   	wire        GenMstLcl_Rsp_Last         ;
17941                   	wire        GenMstLcl_Rsp_Rdy          ;
17942                   	wire        GenMstLcl_Rsp_SeqUnOrdered ;
17943                   	wire [1:0]  GenMstLcl_Rsp_Status       ;
17944                   	wire        GenMstLcl_Rsp_Vld          ;
17945                   	wire        ReqPwr_Idle                ;
17946                   	wire        ReqPwr_WakeUp              ;
17947                   	wire        RspPwr_Idle                ;
17948                   	wire        RspPwr_WakeUp              ;
17949                   	wire [92:0] RxReq                      ;
17950                   	wire [31:0] RxReqCn_Addr               ;
17951                   	wire [3:0]  RxReqCn_Be                 ;
17952                   	wire        RxReqCn_BurstType          ;
17953                   	wire [31:0] RxReqCn_Data               ;
17954                   	wire [1:0]  RxReqCn_FlowId             ;
17955                   	wire        RxReqCn_Last               ;
17956                   	wire [6:0]  RxReqCn_Len1               ;
17957                   	wire        RxReqCn_Lock               ;
17958                   	wire [2:0]  RxReqCn_Opc                ;
17959                   	wire        RxReqCn_SeqUnOrdered       ;
17960                   	wire        RxReqCn_SeqUnique          ;
17961                   	wire [7:0]  RxReqCn_User               ;
17962                   	wire [37:0] RxRsp                      ;
17963                   	wire [31:0] RxRspCn_Data               ;
17964                   	wire [1:0]  RxRspCn_FlowId             ;
17965                   	wire        RxRspCn_Last               ;
17966                   	wire        RxRspCn_SeqUnOrdered       ;
17967                   	wire [1:0]  RxRspCn_Status             ;
17968                   	wire        SlvReqRdy                  ;
17969                   	wire [92:0] TxReq                      ;
17970                   	wire [31:0] TxReqCn_Addr               ;
17971                   	wire [3:0]  TxReqCn_Be                 ;
17972                   	wire        TxReqCn_BurstType          ;
17973                   	wire [31:0] TxReqCn_Data               ;
17974                   	wire [1:0]  TxReqCn_FlowId             ;
17975                   	wire        TxReqCn_Last               ;
17976                   	wire [6:0]  TxReqCn_Len1               ;
17977                   	wire        TxReqCn_Lock               ;
17978                   	wire [2:0]  TxReqCn_Opc                ;
17979                   	wire        TxReqCn_SeqUnOrdered       ;
17980                   	wire        TxReqCn_SeqUnique          ;
17981                   	wire [7:0]  TxReqCn_User               ;
17982                   	wire [37:0] TxRsp                      ;
17983                   	wire [31:0] TxRspCn_Data               ;
17984                   	wire [1:0]  TxRspCn_FlowId             ;
17985                   	wire        TxRspCn_Last               ;
17986                   	wire        TxRspCn_SeqUnOrdered       ;
17987                   	wire [1:0]  TxRspCn_Status             ;
17988                   	assign RxReqCn_Addr = GenSlv_Req_Addr;
17989                   	assign RxReqCn_Be = GenSlv_Req_Be;
17990                   	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
17991                   	assign RxReqCn_Data = GenSlv_Req_Data;
17992                   	assign RxReqCn_FlowId = GenSlv_Req_FlowId;
17993                   	assign RxReqCn_Last = GenSlv_Req_Last;
17994                   	assign RxReqCn_Len1 = GenSlv_Req_Len1;
17995                   	assign RxReqCn_Lock = GenSlv_Req_Lock;
17996                   	assign RxReqCn_Opc = GenSlv_Req_Opc;
17997                   	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
17998                   	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
17999                   	assign RxReqCn_User = GenSlv_Req_User;
18000                   	assign RxReq =
18001                   		{
18002                   		RxReqCn_Addr
18003                   		,
18004                   		RxReqCn_Be
18005                   		,
18006                   		RxReqCn_BurstType
18007                   		,
18008                   		RxReqCn_Data
18009                   		,
18010                   		RxReqCn_FlowId
18011                   		,
18012                   		RxReqCn_Last
18013                   		,
18014                   		RxReqCn_Len1
18015                   		,
18016                   		RxReqCn_Lock
18017                   		,
18018                   		RxReqCn_Opc
18019                   		,
18020                   		RxReqCn_SeqUnOrdered
18021                   		,
18022                   		RxReqCn_SeqUnique
18023                   		,
18024                   		RxReqCn_User
18025                   		};
18026                   	rsnoc_z_H_R_U_P_N_33ed4d46_A93 un33ed4d46(
18027                   		.Rx_D( RxReq )
18028                   	,	.RxRdy( SlvReqRdy )
18029                   	,	.RxVld( GenSlv_Req_Vld )
18030      <font color = "grey">unreachable  </font>	,	.Sys_Clk( Sys_Clk )
18031      <font color = "grey">unreachable  </font>	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
18032      <font color = "grey">unreachable  </font>	,	.Sys_Clk_En( Sys_Clk_En )
18033      <font color = "grey">unreachable  </font>	,	.Sys_Clk_EnS( Sys_Clk_EnS )
                   <font color = "red">==>  MISSING_ELSE</font>
18034      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
18035      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RstN( Sys_Clk_RstN )
18036      <font color = "grey">unreachable  </font>	,	.Sys_Clk_Tm( Sys_Clk_Tm )
18037                   	,	.Sys_Pwr_Idle( ReqPwr_Idle )
                   <font color = "red">==>  MISSING_ELSE</font>
18038                   	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1134.html" >rsnoc_z_H_R_G_T2_U_U_1ad5c63f</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17460
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17465
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17479
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17484
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17501
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17507
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17667
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17914
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1134.html" >rsnoc_z_H_R_G_T2_U_U_1ad5c63f</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">416</td>
<td class="rt">4</td>
<td class="rt">0.96  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">6826</td>
<td class="rt">14</td>
<td class="rt">0.21  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3413</td>
<td class="rt">10</td>
<td class="rt">0.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3413</td>
<td class="rt">4</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">4</td>
<td class="rt">6.90  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1026</td>
<td class="rt">11</td>
<td class="rt">1.07  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">513</td>
<td class="rt">7</td>
<td class="rt">1.36  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">513</td>
<td class="rt">4</td>
<td class="rt">0.78  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">358</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">5800</td>
<td class="rt">3</td>
<td class="rt">0.05  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2900</td>
<td class="rt">3</td>
<td class="rt">0.10  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2900</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_236</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31e2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d2e[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5717</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ddf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_703a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_77fb[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7bf2[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_da22[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3f5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[32:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ConnId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_ConnId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_ConnId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_4e00_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1134.html" >rsnoc_z_H_R_G_T2_U_U_1ad5c63f</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17667</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17914</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17457</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17462</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">17468</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17476</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17481</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17498</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">17504</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">17508</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">17533</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17623</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">17705</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">17716</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17917</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17922</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17667      	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
           	                                                                                                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (WrapGn) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17914      	wire        u_Req_Vld                  ;
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_236) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17457      ,	TxRdy
           <font color = "green">-1-</font> 	     
17458      ,	TxVld
           <font color = "green">==></font>
17459      );
           <font color = "red">-2-</font>  
17460      	input  [92:0] Rx_D            ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17462      	input         RxVld           ;
           	<font color = "green">-1-</font>                               
17463      	input         Sys_Clk         ;
           <font color = "green">	==></font>
17464      	input         Sys_Clk_ClkS    ;
           	<font color = "red">-2-</font>                               
17465      	input         Sys_Clk_En      ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17468      	input         Sys_Clk_RstN    ;
           	<font color = "red">-1-</font>                               
17469      	input         Sys_Clk_Tm      ;
           <font color = "red">	==></font>
17470      	output        Sys_Pwr_Idle    ;
           <font color = "red">	==></font>
17471      	output        Sys_Pwr_WakeUp  ;
           <font color = "green">	==></font>
17472      	output [92:0] Tx_D            ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17476      	assign RxRdy = TxRdy;
           	<font color = "green">-1-</font>                     
17477      	assign Sys_Pwr_Idle = 1'b1;
           <font color = "green">	==></font>
17478      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "red">-2-</font>                             
17479      	assign Tx_D = Rx_D;
           	                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17481      	// synopsys translate_off
           	                         <font color = "green">-1-</font>
17482      	// synthesis translate_off
           <font color = "green">	==></font>
17483      	always @( posedge Sys_Clk )
           	<font color = "red">-2-</font>                           
17484      		if ( Sys_Clk == 1'b1 )
           		                      
17485      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
17486      				dontStop = 0;
           				             
17487      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
17488      				if (!dontStop) begin
           				                    
17489      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
17490      					$stop;
           					      
17491      				end
           				   
17492      			end
           			   
17493      	// synthesis translate_on
           	                         
17494      	// synopsys translate_on
           	                        
17495      	endmodule
           	         
17496      
           
17497      `timescale 1ps/1ps
                             
17498      module rsnoc_z_H_R_U_P_N_33ed4d46_A38 (
                                                  
17499      	Rx_D
           	    
17500      ,	RxRdy
            	     
17501      ,	RxVld
            	     
17502      ,	Sys_Clk
            	       
17503      ,	Sys_Clk_ClkS
            	            
17504      ,	Sys_Clk_En
            	          
17505      ,	Sys_Clk_EnS
            	           
17506      ,	Sys_Clk_RetRstN
            	               
17507      ,	Sys_Clk_RstN
            	            
17508      ,	Sys_Clk_Tm
            	          
17509      ,	Sys_Pwr_Idle
            	            
17510      ,	Sys_Pwr_WakeUp
            	              
17511      ,	Tx_D
            	    
17512      ,	TxRdy
            	     
17513      ,	TxVld
            	     
17514      );
             
17515      	input  [37:0] Rx_D            ;
           	                               
17516      	output        RxRdy           ;
           	                               
17517      	input         RxVld           ;
           	                               
17518      	input         Sys_Clk         ;
           	                               
17519      	input         Sys_Clk_ClkS    ;
           	                               
17520      	input         Sys_Clk_En      ;
           	                               
17521      	input         Sys_Clk_EnS     ;
           	                               
17522      	input         Sys_Clk_RetRstN ;
           	                               
17523      	input         Sys_Clk_RstN    ;
           	                               
17524      	input         Sys_Clk_Tm      ;
           	                               
17525      	output        Sys_Pwr_Idle    ;
           	                               
17526      	output        Sys_Pwr_WakeUp  ;
           	                               
17527      	output [37:0] Tx_D            ;
           	                               
17528      	input         TxRdy           ;
           	                               
17529      	output        TxVld           ;
           	                               
17530      	reg  dontStop ;
           	               
17531      	assign RxRdy = TxRdy;
           	                     
17532      	assign Sys_Pwr_Idle = 1'b1;
           	                           
17533      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
17534      	assign Tx_D = Rx_D;
           	                   
17535      	assign TxVld = RxVld;
           	                     
17536      	// synopsys translate_off
           	                         
17537      	// synthesis translate_off
           	                          
17538      	always @( posedge Sys_Clk )
           	                           
17539      		if ( Sys_Clk == 1'b1 )
           		                      
17540      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
17541      				dontStop = 0;
           				             
17542      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
17543      				if (!dontStop) begin
           				                    
17544      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
17545      					$stop;
           					      
17546      				end
           				   
17547      			end
           			   
17548      	// synthesis translate_on
           	                         
17549      	// synopsys translate_on
           	                        
17550      	endmodule
           	         
17551      
           
17552      `timescale 1ps/1ps
                             
17553      module rsnoc_z_H_R_G_U_Q_U_13087a7e05 (
                                                  
17554      	GenLcl_Req_Addr
           	               
17555      ,	GenLcl_Req_Be
            	             
17556      ,	GenLcl_Req_BurstType
            	                    
17557      ,	GenLcl_Req_Data
            	               
17558      ,	GenLcl_Req_FlowId
            	                 
17559      ,	GenLcl_Req_Last
            	               
17560      ,	GenLcl_Req_Len1
            	               
17561      ,	GenLcl_Req_Lock
            	               
17562      ,	GenLcl_Req_Opc
            	              
17563      ,	GenLcl_Req_Rdy
            	              
17564      ,	GenLcl_Req_SeqUnOrdered
            	                       
17565      ,	GenLcl_Req_SeqUnique
            	                    
17566      ,	GenLcl_Req_User
            	               
17567      ,	GenLcl_Req_Vld
            	              
17568      ,	GenLcl_Rsp_Data
            	               
17569      ,	GenLcl_Rsp_FlowId
            	                 
17570      ,	GenLcl_Rsp_Last
            	               
17571      ,	GenLcl_Rsp_Rdy
            	              
17572      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
17573      ,	GenLcl_Rsp_Status
            	                 
17574      ,	GenLcl_Rsp_Vld
            	              
17575      ,	GenPrt_Req_Addr
            	               
17576      ,	GenPrt_Req_Be
            	             
17577      ,	GenPrt_Req_BurstType
            	                    
17578      ,	GenPrt_Req_Data
            	               
17579      ,	GenPrt_Req_FlowId
            	                 
17580      ,	GenPrt_Req_Last
            	               
17581      ,	GenPrt_Req_Len1
            	               
17582      ,	GenPrt_Req_Lock
            	               
17583      ,	GenPrt_Req_Opc
            	              
17584      ,	GenPrt_Req_Rdy
            	              
17585      ,	GenPrt_Req_SeqUnOrdered
            	                       
17586      ,	GenPrt_Req_SeqUnique
            	                    
17587      ,	GenPrt_Req_User
            	               
17588      ,	GenPrt_Req_Vld
            	              
17589      ,	GenPrt_Rsp_Data
            	               
17590      ,	GenPrt_Rsp_FlowId
            	                 
17591      ,	GenPrt_Rsp_Last
            	               
17592      ,	GenPrt_Rsp_Rdy
            	              
17593      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
17594      ,	GenPrt_Rsp_Status
            	                 
17595      ,	GenPrt_Rsp_Vld
            	              
17596      ,	Sys_Clk
            	       
17597      ,	Sys_Clk_ClkS
            	            
17598      ,	Sys_Clk_En
            	          
17599      ,	Sys_Clk_EnS
            	           
17600      ,	Sys_Clk_RetRstN
            	               
17601      ,	Sys_Clk_RstN
            	            
17602      ,	Sys_Clk_Tm
            	          
17603      ,	Sys_Pwr_Idle
            	            
17604      ,	Sys_Pwr_WakeUp
            	              
17605      );
             
17606      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
17607      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
17608      	input         GenLcl_Req_BurstType    ;
           	                                       
17609      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
17610      	input  [1:0]  GenLcl_Req_FlowId       ;
           	                                       
17611      	input         GenLcl_Req_Last         ;
           	                                       
17612      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
17613      	input         GenLcl_Req_Lock         ;
           	                                       
17614      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
17615      	output        GenLcl_Req_Rdy          ;
           	                                       
17616      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
17617      	input         GenLcl_Req_SeqUnique    ;
           	                                       
17618      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
17619      	input         GenLcl_Req_Vld          ;
           	                                       
17620      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
17621      	output [1:0]  GenLcl_Rsp_FlowId       ;
           	                                       
17622      	output        GenLcl_Rsp_Last         ;
           	                                       
17623      	input         GenLcl_Rsp_Rdy          ;
           	                                       
17624      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
17625      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
17626      	output        GenLcl_Rsp_Vld          ;
           	                                       
17627      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
17628      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
17629      	output        GenPrt_Req_BurstType    ;
           	                                       
17630      	output [31:0] GenPrt_Req_Data         ;
           	                                       
17631      	output [1:0]  GenPrt_Req_FlowId       ;
           	                                       
17632      	output        GenPrt_Req_Last         ;
           	                                       
17633      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
17634      	output        GenPrt_Req_Lock         ;
           	                                       
17635      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
17636      	input         GenPrt_Req_Rdy          ;
           	                                       
17637      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
17638      	output        GenPrt_Req_SeqUnique    ;
           	                                       
17639      	output [7:0]  GenPrt_Req_User         ;
           	                                       
17640      	output        GenPrt_Req_Vld          ;
           	                                       
17641      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
17642      	input  [1:0]  GenPrt_Rsp_FlowId       ;
           	                                       
17643      	input         GenPrt_Rsp_Last         ;
           	                                       
17644      	output        GenPrt_Rsp_Rdy          ;
           	                                       
17645      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
17646      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
17647      	input         GenPrt_Rsp_Vld          ;
           	                                       
17648      	input         Sys_Clk                 ;
           	                                       
17649      	input         Sys_Clk_ClkS            ;
           	                                       
17650      	input         Sys_Clk_En              ;
           	                                       
17651      	input         Sys_Clk_EnS             ;
           	                                       
17652      	input         Sys_Clk_RetRstN         ;
           	                                       
17653      	input         Sys_Clk_RstN            ;
           	                                       
17654      	input         Sys_Clk_Tm              ;
           	                                       
17655      	output        Sys_Pwr_Idle            ;
           	                                       
17656      	output        Sys_Pwr_WakeUp          ;
           	                                       
17657      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
17658      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
17659      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
17660      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
17661      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
17662      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
17663      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
17664      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
17665      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
17666      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
17667      	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
           	                                                                                                                                
17668      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
17669      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
17670      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
17671      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
17672      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
17673      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
17674      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
17675      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
17676      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
17677      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
17678      	assign Sys_Pwr_Idle = 1'b1;
           	                           
17679      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
17680      endmodule
                    
17681      
           
17682      `timescale 1ps/1ps
                             
17683      module rsnoc_z_H_R_G_U_P_U_14cb12ab (
                                                
17684      	GenLcl_Req_Addr
           	               
17685      ,	GenLcl_Req_Be
            	             
17686      ,	GenLcl_Req_BurstType
            	                    
17687      ,	GenLcl_Req_Data
            	               
17688      ,	GenLcl_Req_FlowId
            	                 
17689      ,	GenLcl_Req_Last
            	               
17690      ,	GenLcl_Req_Len1
            	               
17691      ,	GenLcl_Req_Lock
            	               
17692      ,	GenLcl_Req_Opc
            	              
17693      ,	GenLcl_Req_Rdy
            	              
17694      ,	GenLcl_Req_SeqUnOrdered
            	                       
17695      ,	GenLcl_Req_SeqUnique
            	                    
17696      ,	GenLcl_Req_User
            	               
17697      ,	GenLcl_Req_Vld
            	              
17698      ,	GenLcl_Rsp_Data
            	               
17699      ,	GenLcl_Rsp_FlowId
            	                 
17700      ,	GenLcl_Rsp_Last
            	               
17701      ,	GenLcl_Rsp_Rdy
            	              
17702      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
17703      ,	GenLcl_Rsp_Status
            	                 
17704      ,	GenLcl_Rsp_Vld
            	              
17705      ,	GenPrt_Req_Addr
            	               
17706      ,	GenPrt_Req_Be
            	             
17707      ,	GenPrt_Req_BurstType
            	                    
17708      ,	GenPrt_Req_Data
            	               
17709      ,	GenPrt_Req_FlowId
            	                 
17710      ,	GenPrt_Req_Last
            	               
17711      ,	GenPrt_Req_Len1
            	               
17712      ,	GenPrt_Req_Lock
            	               
17713      ,	GenPrt_Req_Opc
            	              
17714      ,	GenPrt_Req_Rdy
            	              
17715      ,	GenPrt_Req_SeqUnOrdered
            	                       
17716      ,	GenPrt_Req_SeqUnique
            	                    
17717      ,	GenPrt_Req_User
            	               
17718      ,	GenPrt_Req_Vld
            	              
17719      ,	GenPrt_Rsp_Data
            	               
17720      ,	GenPrt_Rsp_FlowId
            	                 
17721      ,	GenPrt_Rsp_Last
            	               
17722      ,	GenPrt_Rsp_Rdy
            	              
17723      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
17724      ,	GenPrt_Rsp_Status
            	                 
17725      ,	GenPrt_Rsp_Vld
            	              
17726      );
             
17727      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
17728      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
17729      	input         GenLcl_Req_BurstType    ;
           	                                       
17730      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
17731      	input  [1:0]  GenLcl_Req_FlowId       ;
           	                                       
17732      	input         GenLcl_Req_Last         ;
           	                                       
17733      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
17734      	input         GenLcl_Req_Lock         ;
           	                                       
17735      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
17736      	output        GenLcl_Req_Rdy          ;
           	                                       
17737      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
17738      	input         GenLcl_Req_SeqUnique    ;
           	                                       
17739      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
17740      	input         GenLcl_Req_Vld          ;
           	                                       
17741      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
17742      	output [1:0]  GenLcl_Rsp_FlowId       ;
           	                                       
17743      	output        GenLcl_Rsp_Last         ;
           	                                       
17744      	input         GenLcl_Rsp_Rdy          ;
           	                                       
17745      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
17746      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
17747      	output        GenLcl_Rsp_Vld          ;
           	                                       
17748      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
17749      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
17750      	output        GenPrt_Req_BurstType    ;
           	                                       
17751      	output [31:0] GenPrt_Req_Data         ;
           	                                       
17752      	output [1:0]  GenPrt_Req_FlowId       ;
           	                                       
17753      	output        GenPrt_Req_Last         ;
           	                                       
17754      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
17755      	output        GenPrt_Req_Lock         ;
           	                                       
17756      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
17757      	input         GenPrt_Req_Rdy          ;
           	                                       
17758      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
17759      	output        GenPrt_Req_SeqUnique    ;
           	                                       
17760      	output [7:0]  GenPrt_Req_User         ;
           	                                       
17761      	output        GenPrt_Req_Vld          ;
           	                                       
17762      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
17763      	input  [1:0]  GenPrt_Rsp_FlowId       ;
           	                                       
17764      	input         GenPrt_Rsp_Last         ;
           	                                       
17765      	output        GenPrt_Rsp_Rdy          ;
           	                                       
17766      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
17767      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
17768      	input         GenPrt_Rsp_Vld          ;
           	                                       
17769      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
17770      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
17771      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
17772      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
17773      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
17774      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
17775      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
17776      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
17777      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
17778      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
17779      	assign GenPrt_Req_Data = GenLcl_Req_Data;
           	                                         
17780      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
17781      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
17782      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
17783      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
17784      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
17785      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
17786      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
17787      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
17788      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
17789      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
17790      endmodule
                    
17791      
           
17792      `timescale 1ps/1ps
                             
17793      module rsnoc_z_H_R_G_P_U_U_f933d848 (
                                                
17794      	GenMst_Req_Addr
           	               
17795      ,	GenMst_Req_Be
            	             
17796      ,	GenMst_Req_BurstType
            	                    
17797      ,	GenMst_Req_Data
            	               
17798      ,	GenMst_Req_FlowId
            	                 
17799      ,	GenMst_Req_Last
            	               
17800      ,	GenMst_Req_Len1
            	               
17801      ,	GenMst_Req_Lock
            	               
17802      ,	GenMst_Req_Opc
            	              
17803      ,	GenMst_Req_Rdy
            	              
17804      ,	GenMst_Req_SeqUnOrdered
            	                       
17805      ,	GenMst_Req_SeqUnique
            	                    
17806      ,	GenMst_Req_User
            	               
17807      ,	GenMst_Req_Vld
            	              
17808      ,	GenMst_Rsp_Data
            	               
17809      ,	GenMst_Rsp_FlowId
            	                 
17810      ,	GenMst_Rsp_Last
            	               
17811      ,	GenMst_Rsp_Rdy
            	              
17812      ,	GenMst_Rsp_SeqUnOrdered
            	                       
17813      ,	GenMst_Rsp_Status
            	                 
17814      ,	GenMst_Rsp_Vld
            	              
17815      ,	GenSlv_Req_Addr
            	               
17816      ,	GenSlv_Req_Be
            	             
17817      ,	GenSlv_Req_BurstType
            	                    
17818      ,	GenSlv_Req_Data
            	               
17819      ,	GenSlv_Req_FlowId
            	                 
17820      ,	GenSlv_Req_Last
            	               
17821      ,	GenSlv_Req_Len1
            	               
17822      ,	GenSlv_Req_Lock
            	               
17823      ,	GenSlv_Req_Opc
            	              
17824      ,	GenSlv_Req_Rdy
            	              
17825      ,	GenSlv_Req_SeqUnOrdered
            	                       
17826      ,	GenSlv_Req_SeqUnique
            	                    
17827      ,	GenSlv_Req_User
            	               
17828      ,	GenSlv_Req_Vld
            	              
17829      ,	GenSlv_Rsp_Data
            	               
17830      ,	GenSlv_Rsp_FlowId
            	                 
17831      ,	GenSlv_Rsp_Last
            	               
17832      ,	GenSlv_Rsp_Rdy
            	              
17833      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
17834      ,	GenSlv_Rsp_Status
            	                 
17835      ,	GenSlv_Rsp_Vld
            	              
17836      ,	Sys_Clk
            	       
17837      ,	Sys_Clk_ClkS
            	            
17838      ,	Sys_Clk_En
            	          
17839      ,	Sys_Clk_EnS
            	           
17840      ,	Sys_Clk_RetRstN
            	               
17841      ,	Sys_Clk_RstN
            	            
17842      ,	Sys_Clk_Tm
            	          
17843      ,	Sys_Pwr_Idle
            	            
17844      ,	Sys_Pwr_WakeUp
            	              
17845      ,	WakeUp_GenMst
            	             
17846      ,	WakeUp_GenSlv
            	             
17847      );
             
17848      	output [31:0] GenMst_Req_Addr         ;
           	                                       
17849      	output [3:0]  GenMst_Req_Be           ;
           	                                       
17850      	output        GenMst_Req_BurstType    ;
           	                                       
17851      	output [31:0] GenMst_Req_Data         ;
           	                                       
17852      	output [1:0]  GenMst_Req_FlowId       ;
           	                                       
17853      	output        GenMst_Req_Last         ;
           	                                       
17854      	output [6:0]  GenMst_Req_Len1         ;
           	                                       
17855      	output        GenMst_Req_Lock         ;
           	                                       
17856      	output [2:0]  GenMst_Req_Opc          ;
           	                                       
17857      	input         GenMst_Req_Rdy          ;
           	                                       
17858      	output        GenMst_Req_SeqUnOrdered ;
           	                                       
17859      	output        GenMst_Req_SeqUnique    ;
           	                                       
17860      	output [7:0]  GenMst_Req_User         ;
           	                                       
17861      	output        GenMst_Req_Vld          ;
           	                                       
17862      	input  [31:0] GenMst_Rsp_Data         ;
           	                                       
17863      	input  [1:0]  GenMst_Rsp_FlowId       ;
           	                                       
17864      	input         GenMst_Rsp_Last         ;
           	                                       
17865      	output        GenMst_Rsp_Rdy          ;
           	                                       
17866      	input         GenMst_Rsp_SeqUnOrdered ;
           	                                       
17867      	input  [1:0]  GenMst_Rsp_Status       ;
           	                                       
17868      	input         GenMst_Rsp_Vld          ;
           	                                       
17869      	input  [31:0] GenSlv_Req_Addr         ;
           	                                       
17870      	input  [3:0]  GenSlv_Req_Be           ;
           	                                       
17871      	input         GenSlv_Req_BurstType    ;
           	                                       
17872      	input  [31:0] GenSlv_Req_Data         ;
           	                                       
17873      	input  [1:0]  GenSlv_Req_FlowId       ;
           	                                       
17874      	input         GenSlv_Req_Last         ;
           	                                       
17875      	input  [6:0]  GenSlv_Req_Len1         ;
           	                                       
17876      	input         GenSlv_Req_Lock         ;
           	                                       
17877      	input  [2:0]  GenSlv_Req_Opc          ;
           	                                       
17878      	output        GenSlv_Req_Rdy          ;
           	                                       
17879      	input         GenSlv_Req_SeqUnOrdered ;
           	                                       
17880      	input         GenSlv_Req_SeqUnique    ;
           	                                       
17881      	input  [7:0]  GenSlv_Req_User         ;
           	                                       
17882      	input         GenSlv_Req_Vld          ;
           	                                       
17883      	output [31:0] GenSlv_Rsp_Data         ;
           	                                       
17884      	output [1:0]  GenSlv_Rsp_FlowId       ;
           	                                       
17885      	output        GenSlv_Rsp_Last         ;
           	                                       
17886      	input         GenSlv_Rsp_Rdy          ;
           	                                       
17887      	output        GenSlv_Rsp_SeqUnOrdered ;
           	                                       
17888      	output [1:0]  GenSlv_Rsp_Status       ;
           	                                       
17889      	output        GenSlv_Rsp_Vld          ;
           	                                       
17890      	input         Sys_Clk                 ;
           	                                       
17891      	input         Sys_Clk_ClkS            ;
           	                                       
17892      	input         Sys_Clk_En              ;
           	                                       
17893      	input         Sys_Clk_EnS             ;
           	                                       
17894      	input         Sys_Clk_RetRstN         ;
           	                                       
17895      	input         Sys_Clk_RstN            ;
           	                                       
17896      	input         Sys_Clk_Tm              ;
           	                                       
17897      	output        Sys_Pwr_Idle            ;
           	                                       
17898      	output        Sys_Pwr_WakeUp          ;
           	                                       
17899      	output        WakeUp_GenMst           ;
           	                                       
17900      	output        WakeUp_GenSlv           ;
           	                                       
17901      	wire [31:0] u_Req_Addr                 ;
           	                                        
17902      	wire [3:0]  u_Req_Be                   ;
           	                                        
17903      	wire        u_Req_BurstType            ;
           	                                        
17904      	wire [31:0] u_Req_Data                 ;
           	                                        
17905      	wire [1:0]  u_Req_FlowId               ;
           	                                        
17906      	wire        u_Req_Last                 ;
           	                                        
17907      	wire [6:0]  u_Req_Len1                 ;
           	                                        
17908      	wire        u_Req_Lock                 ;
           	                                        
17909      	wire [2:0]  u_Req_Opc                  ;
           	                                        
17910      	wire        u_Req_Rdy                  ;
           	                                        
17911      	wire        u_Req_SeqUnOrdered         ;
           	                                        
17912      	wire        u_Req_SeqUnique            ;
           	                                        
17913      	wire [7:0]  u_Req_User                 ;
           	                                        
17914      	wire        u_Req_Vld                  ;
           	                                        
17915      	wire [31:0] u_Rsp_Data                 ;
           	                                        
17916      	wire [1:0]  u_Rsp_FlowId               ;
           	                                        
17917      	wire        u_Rsp_Last                 ;
           	                                        
17918      	wire        u_Rsp_Rdy                  ;
           	                                        
17919      	wire        u_Rsp_SeqUnOrdered         ;
           	                                        
17920      	wire [1:0]  u_Rsp_Status               ;
           	                                        
17921      	wire        u_Rsp_Vld                  ;
           	                                        
17922      	wire        u_70_Idle                  ;
           	                                        
17923      	wire        u_70_WakeUp                ;
           	                                        
17924      	wire [31:0] GenMstLcl_Req_Addr         ;
           	                                        
17925      	wire [3:0]  GenMstLcl_Req_Be           ;
           	                                        
17926      	wire        GenMstLcl_Req_BurstType    ;
           	                                        
17927      	wire [31:0] GenMstLcl_Req_Data         ;
           	                                        
17928      	wire [1:0]  GenMstLcl_Req_FlowId       ;
           	                                        
17929      	wire        GenMstLcl_Req_Last         ;
           	                                        
17930      	wire [6:0]  GenMstLcl_Req_Len1         ;
           	                                        
17931      	wire        GenMstLcl_Req_Lock         ;
           	                                        
17932      	wire [2:0]  GenMstLcl_Req_Opc          ;
           	                                        
17933      	wire        GenMstLcl_Req_Rdy          ;
           	                                        
17934      	wire        GenMstLcl_Req_SeqUnOrdered ;
           	                                        
17935      	wire        GenMstLcl_Req_SeqUnique    ;
           	                                        
17936      	wire [7:0]  GenMstLcl_Req_User         ;
           	                                        
17937      	wire        GenMstLcl_Req_Vld          ;
           	                                        
17938      	wire [31:0] GenMstLcl_Rsp_Data         ;
           	                                        
17939      	wire [1:0]  GenMstLcl_Rsp_FlowId       ;
           	                                        
17940      	wire        GenMstLcl_Rsp_Last         ;
           	                                        
17941      	wire        GenMstLcl_Rsp_Rdy          ;
           	                                        
17942      	wire        GenMstLcl_Rsp_SeqUnOrdered ;
           	                                        
17943      	wire [1:0]  GenMstLcl_Rsp_Status       ;
           	                                        
17944      	wire        GenMstLcl_Rsp_Vld          ;
           	                                        
17945      	wire        ReqPwr_Idle                ;
           	                                        
17946      	wire        ReqPwr_WakeUp              ;
           	                                        
17947      	wire        RspPwr_Idle                ;
           	                                        
17948      	wire        RspPwr_WakeUp              ;
           	                                        
17949      	wire [92:0] RxReq                      ;
           	                                        
17950      	wire [31:0] RxReqCn_Addr               ;
           	                                        
17951      	wire [3:0]  RxReqCn_Be                 ;
           	                                        
17952      	wire        RxReqCn_BurstType          ;
           	                                        
17953      	wire [31:0] RxReqCn_Data               ;
           	                                        
17954      	wire [1:0]  RxReqCn_FlowId             ;
           	                                        
17955      	wire        RxReqCn_Last               ;
           	                                        
17956      	wire [6:0]  RxReqCn_Len1               ;
           	                                        
17957      	wire        RxReqCn_Lock               ;
           	                                        
17958      	wire [2:0]  RxReqCn_Opc                ;
           	                                        
17959      	wire        RxReqCn_SeqUnOrdered       ;
           	                                        
17960      	wire        RxReqCn_SeqUnique          ;
           	                                        
17961      	wire [7:0]  RxReqCn_User               ;
           	                                        
17962      	wire [37:0] RxRsp                      ;
           	                                        
17963      	wire [31:0] RxRspCn_Data               ;
           	                                        
17964      	wire [1:0]  RxRspCn_FlowId             ;
           	                                        
17965      	wire        RxRspCn_Last               ;
           	                                        
17966      	wire        RxRspCn_SeqUnOrdered       ;
           	                                        
17967      	wire [1:0]  RxRspCn_Status             ;
           	                                        
17968      	wire        SlvReqRdy                  ;
           	                                        
17969      	wire [92:0] TxReq                      ;
           	                                        
17970      	wire [31:0] TxReqCn_Addr               ;
           	                                        
17971      	wire [3:0]  TxReqCn_Be                 ;
           	                                        
17972      	wire        TxReqCn_BurstType          ;
           	                                        
17973      	wire [31:0] TxReqCn_Data               ;
           	                                        
17974      	wire [1:0]  TxReqCn_FlowId             ;
           	                                        
17975      	wire        TxReqCn_Last               ;
           	                                        
17976      	wire [6:0]  TxReqCn_Len1               ;
           	                                        
17977      	wire        TxReqCn_Lock               ;
           	                                        
17978      	wire [2:0]  TxReqCn_Opc                ;
           	                                        
17979      	wire        TxReqCn_SeqUnOrdered       ;
           	                                        
17980      	wire        TxReqCn_SeqUnique          ;
           	                                        
17981      	wire [7:0]  TxReqCn_User               ;
           	                                        
17982      	wire [37:0] TxRsp                      ;
           	                                        
17983      	wire [31:0] TxRspCn_Data               ;
           	                                        
17984      	wire [1:0]  TxRspCn_FlowId             ;
           	                                        
17985      	wire        TxRspCn_Last               ;
           	                                        
17986      	wire        TxRspCn_SeqUnOrdered       ;
           	                                        
17987      	wire [1:0]  TxRspCn_Status             ;
           	                                        
17988      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
17989      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
17990      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
17991      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
17992      	assign RxReqCn_FlowId = GenSlv_Req_FlowId;
           	                                          
17993      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
17994      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
17995      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
17996      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
17997      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
17998      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
17999      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
18000      	assign RxReq =
           	              
18001      		{
           		 
18002      		RxReqCn_Addr
           		            
18003      		,
           		 
18004      		RxReqCn_Be
           		          
18005      		,
           		 
18006      		RxReqCn_BurstType
           		                 
18007      		,
           		 
18008      		RxReqCn_Data
           		            
18009      		,
           		 
18010      		RxReqCn_FlowId
           		              
18011      		,
           		 
18012      		RxReqCn_Last
           		            
18013      		,
           		 
18014      		RxReqCn_Len1
           		            
18015      		,
           		 
18016      		RxReqCn_Lock
           		            
18017      		,
           		 
18018      		RxReqCn_Opc
           		           
18019      		,
           		 
18020      		RxReqCn_SeqUnOrdered
           		                    
18021      		,
           		 
18022      		RxReqCn_SeqUnique
           		                 
18023      		,
           		 
18024      		RxReqCn_User
           		            
18025      		};
           		  
18026      	rsnoc_z_H_R_U_P_N_33ed4d46_A93 un33ed4d46(
           	                                          
18027      		.Rx_D( RxReq )
           		              
18028      	,	.RxRdy( SlvReqRdy )
           	 	                   
18029      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
18030      	,	.Sys_Clk( Sys_Clk )
           	 	                   
18031      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
18032      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
18033      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
18034      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
18035      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
18036      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
18037      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
18038      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
18039      	,	.Tx_D( TxReq )
           	 	              
18040      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
18041      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
18042      	);
           	  
18043      	assign TxReqCn_Addr = TxReq [92:61];
           	                                    
18044      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
18045      	assign TxReqCn_Be = TxReq [60:57];
           	                                  
18046      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
18047      	assign TxReqCn_BurstType = TxReq [56];
           	                                      
18048      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
18049      	assign TxReqCn_Data = TxReq [55:24];
           	                                    
18050      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
18051      	assign TxReqCn_FlowId = TxReq [23:22];
           	                                      
18052      	assign GenMstLcl_Req_FlowId = TxReqCn_FlowId;
           	                                             
18053      	assign TxReqCn_Last = TxReq [21];
           	                                 
18054      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
18055      	assign TxReqCn_Len1 = TxReq [20:14];
           	                                    
18056      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
18057      	assign TxReqCn_Lock = TxReq [13];
           	                                 
18058      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
18059      	assign TxReqCn_Opc = TxReq [12:10];
           	                                   
18060      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
18061      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
18062      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
18063      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
18064      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
18065      	assign TxReqCn_User = TxReq [7:0];
           	                                  
18066      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
18067      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
18068      	assign RxRspCn_FlowId = GenMstLcl_Rsp_FlowId;
           	                                             
18069      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
18070      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
18071      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
18072      	assign RxRsp = { RxRspCn_Data , RxRspCn_FlowId , RxRspCn_Last , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                        
18073      	rsnoc_z_H_R_U_P_N_33ed4d46_A38 un33ed4d46_161(
           	                                              
18074      		.Rx_D( RxRsp )
           		              
18075      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
18076      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
18077      	,	.Sys_Clk( Sys_Clk )
           	 	                   
18078      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
18079      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
18080      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
18081      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
18082      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
18083      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
18084      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
18085      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
18086      	,	.Tx_D( TxRsp )
           	 	              
18087      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
18088      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
18089      	);
           	  
18090      	rsnoc_z_H_R_G_U_P_U_14cb12ab uu14cb12ab(
           	                                        
18091      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
18092      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
18093      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
18094      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
18095      	,	.GenLcl_Req_FlowId( GenMstLcl_Req_FlowId )
           	 	                                          
18096      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
18097      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
18098      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
18099      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
18100      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
18101      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
18102      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
18103      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
18104      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
18105      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
18106      	,	.GenLcl_Rsp_FlowId( GenMstLcl_Rsp_FlowId )
           	 	                                          
18107      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
18108      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
18109      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
18110      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
18111      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
18112      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
18113      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
18114      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
18115      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
18116      	,	.GenPrt_Req_FlowId( u_Req_FlowId )
           	 	                                  
18117      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
18118      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
18119      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
18120      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
18121      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
18122      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
18123      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
18124      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
18125      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
18126      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
18127      	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
18128      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
18129      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
18130      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
18131      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
18132      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
18133      	);
           	  
18134      	rsnoc_z_H_R_G_U_Q_U_13087a7e05 uu13087a7e05(
           	                                            
18135      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
18136      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
18137      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
18138      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
18139      	,	.GenLcl_Req_FlowId( u_Req_FlowId )
           	 	                                  
18140      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
18141      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
18142      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
18143      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
18144      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
18145      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
18146      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
18147      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
18148      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
18149      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
18150      	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
18151      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
18152      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
18153      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
18154      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
18155      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
18156      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
18157      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
18158      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
18159      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
18160      	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
           	 	                                       
18161      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
18162      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
18163      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
18164      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
18165      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
18166      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
18167      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
18168      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
18169      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
18170      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
18171      	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
           	 	                                       
18172      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
18173      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
18174      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
18175      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
18176      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
18177      	,	.Sys_Clk( Sys_Clk )
           	 	                   
18178      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
18179      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
18180      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
18181      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
18182      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
18183      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
18184      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
18185      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
18186      	);
           	  
18187      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
18188      	assign TxRspCn_Data = TxRsp [37:6];
           	                                   
18189      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
18190      	assign TxRspCn_FlowId = TxRsp [5:4];
           	                                    
18191      	assign GenSlv_Rsp_FlowId = TxRspCn_FlowId;
           	                                          
18192      	assign TxRspCn_Last = TxRsp [3];
           	                                
18193      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
18194      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
18195      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
18196      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
18197      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
18198      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
18199      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
18200      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
18201      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
18202      endmodule
                    
18203      
           
18204      
           
18205      
           
18206      // FlexNoC version    : 4.7.0
                                        
18207      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
18208      // Exported Structure : /Specification.Architecture.Structure
                                                                        
18209      // ExportOption       : /verilog
                                           
18210      
           
18211      `timescale 1ps/1ps
                             
18212      module rsnoc_z_H_R_G_T2_Tt_Sp_e8a24ff1 (
                                                   
18213      	IdInfo_0_AddrBase
           	                 
18214      ,	IdInfo_0_AddrMask
            	                 
18215      ,	IdInfo_0_Debug
            	              
18216      ,	IdInfo_0_FlowId
            	               
18217      ,	IdInfo_0_Id
            	           
18218      ,	IdInfo_1_AddrBase
            	                 
18219      ,	IdInfo_1_AddrMask
            	                 
18220      ,	IdInfo_1_Debug
            	              
18221      ,	IdInfo_1_FlowId
            	               
18222      ,	IdInfo_1_Id
            	           
18223      ,	Translation_0_Aperture
            	                      
18224      ,	Translation_0_Id
            	                
18225      ,	Translation_0_PathFound
            	                       
18226      ,	Translation_0_SubFound
            	                      
18227      );
             
18228      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
18229      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
18230      	output        IdInfo_0_Debug          ;
           	                                       
18231      	output [1:0]  IdInfo_0_FlowId         ;
           	                                       
18232      	input  [1:0]  IdInfo_0_Id             ;
           	                                       
18233      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
18234      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
18235      	output        IdInfo_1_Debug          ;
           	                                       
18236      	output [1:0]  IdInfo_1_FlowId         ;
           	                                       
18237      	input  [1:0]  IdInfo_1_Id             ;
           	                                       
18238      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
18239      	output [1:0]  Translation_0_Id        ;
           	                                       
18240      	output        Translation_0_PathFound ;
           	                                       
18241      	output        Translation_0_SubFound  ;
           	                                       
18242      	wire [8:0]  u_28b6                    ;
           	                                       
18243      	wire        u_3103                    ;
           	                                       
18244      	wire        u_b8dd                    ;
           	                                       
18245      	wire        u_be98                    ;
           	                                       
18246      	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
18247      	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
18248      	reg         IdInfo_0_Debug            ;
           	                                       
18249      	reg  [1:0]  IdInfo_0_FlowId           ;
           	                                       
18250      	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
18251      	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
18252      	reg         IdInfo_1_Debug            ;
           	                                       
18253      	reg  [1:0]  IdInfo_1_FlowId           ;
           	                                       
18254      	reg  [1:0]  Translation_0_Id          ;
           	                                       
18255      	wire [2:0]  uTranslation_0_Id_caseSel ;
           	                                       
18256      	always @( IdInfo_0_Id ) begin
           	                             
18257      		case ( IdInfo_0_Id )
           		                    
18258      			2'b10   : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18259      			2'b01   : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18260      			2'b0    : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18261      			default : IdInfo_0_AddrBase = 30'b0 ;
           			                                     
18262      		endcase
           		       
18263      	end
           	   
18264      	always @( IdInfo_0_Id ) begin
           	                             
18265      		case ( IdInfo_0_Id )
           		                    
18266      			2'b10   : IdInfo_0_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18267      			2'b01   : IdInfo_0_AddrMask = 30'b111111111111111110000000000000 ;
           			                                                                  
18268      			2'b0    : IdInfo_0_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18269      			default : IdInfo_0_AddrMask = 30'b0 ;
           			                                     
18270      		endcase
           		       
18271      	end
           	   
18272      	always @( IdInfo_0_Id ) begin
           	                             
18273      		case ( IdInfo_0_Id )
           		                    
18274      			2'b10   : IdInfo_0_Debug = 1'b0 ;
           			                                 
18275      			2'b01   : IdInfo_0_Debug = 1'b0 ;
           			                                 
18276      			2'b0    : IdInfo_0_Debug = 1'b0 ;
           			                                 
18277      			default : IdInfo_0_Debug = 1'b0 ;
           			                                 
18278      		endcase
           		       
18279      	end
           	   
18280      	always @( IdInfo_0_Id ) begin
           	                             
18281      		case ( IdInfo_0_Id )
           		                    
18282      			2'b10   : IdInfo_0_FlowId = 2'b01 ;
           			                                   
18283      			2'b01   : IdInfo_0_FlowId = 2'b10 ;
           			                                   
18284      			2'b0    : IdInfo_0_FlowId = 2'b0 ;
           			                                  
18285      			default : IdInfo_0_FlowId = 2'b0 ;
           			                                  
18286      		endcase
           		       
18287      	end
           	   
18288      	always @( IdInfo_1_Id ) begin
           	                             
18289      		case ( IdInfo_1_Id )
           		                    
18290      			2'b10   : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18291      			2'b01   : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18292      			2'b0    : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18293      			default : IdInfo_1_AddrBase = 30'b0 ;
           			                                     
18294      		endcase
           		       
18295      	end
           	   
18296      	always @( IdInfo_1_Id ) begin
           	                             
18297      		case ( IdInfo_1_Id )
           		                    
18298      			2'b10   : IdInfo_1_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18299      			2'b01   : IdInfo_1_AddrMask = 30'b111111111111111110000000000000 ;
           			                                                                  
18300      			2'b0    : IdInfo_1_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18301      			default : IdInfo_1_AddrMask = 30'b0 ;
           			                                     
18302      		endcase
           		       
18303      	end
           	   
18304      	always @( IdInfo_1_Id ) begin
           	                             
18305      		case ( IdInfo_1_Id )
           		                    
18306      			2'b10   : IdInfo_1_Debug = 1'b0 ;
           			                                 
18307      			2'b01   : IdInfo_1_Debug = 1'b0 ;
           			                                 
18308      			2'b0    : IdInfo_1_Debug = 1'b0 ;
           			                                 
18309      			default : IdInfo_1_Debug = 1'b0 ;
           			                                 
18310      		endcase
           		       
18311      	end
           	   
18312      	always @( IdInfo_1_Id ) begin
           	                             
18313      		case ( IdInfo_1_Id )
           		                    
18314      			2'b10   : IdInfo_1_FlowId = 2'b01 ;
           			                                   
18315      			2'b01   : IdInfo_1_FlowId = 2'b10 ;
           			                                   
18316      			2'b0    : IdInfo_1_FlowId = 2'b0 ;
           			                                  
18317      			default : IdInfo_1_FlowId = 2'b0 ;
           			                                  
18318      		endcase
           		       
18319      	end
           	   
18320      	assign u_28b6 = Translation_0_Aperture;
           	                                       
18321      	assign u_3103 = u_28b6 == 9'b000101001;
           	                                       
18322      	assign u_be98 = ( u_28b6 & 9'b111011111 ) == 9'b000001010;
           	                                                          
18323      	assign u_b8dd = u_28b6 == 9'b000001000;
           	                                       
18324      	assign uTranslation_0_Id_caseSel = { u_3103 , u_be98 , u_b8dd } ;
           	                                                                 
18325      	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
18326      		case ( uTranslation_0_Id_caseSel )
           		                                  
18327      			3'b001  : Translation_0_Id = 2'b0 ;
           			                                   
18328      			3'b010  : Translation_0_Id = 2'b01 ;
           			                                    
18329      			3'b100  : Translation_0_Id = 2'b10 ;
           			                                    
18330      			default : Translation_0_Id = 2'b0 ;
           			                                   
18331      		endcase
           		       
18332      	end
           	   
18333      	assign Translation_0_PathFound = u_b8dd | u_be98 | u_3103;
           	                                                          
18334      	assign Translation_0_SubFound = 1'b1;
           	                                     
18335      endmodule
                    
18336      
           
18337      `timescale 1ps/1ps
                             
18338      module rsnoc_z_H_R_G_T2_Tt_U_709f44eb (
                                                  
18339      	IdInfo_0_AddrBase
           	                 
18340      ,	IdInfo_0_AddrMask
            	                 
18341      ,	IdInfo_0_Debug
            	              
18342      ,	IdInfo_0_FlowId
            	               
18343      ,	IdInfo_0_Id
            	           
18344      ,	IdInfo_1_AddrBase
            	                 
18345      ,	IdInfo_1_AddrMask
            	                 
18346      ,	IdInfo_1_Debug
            	              
18347      ,	IdInfo_1_FlowId
            	               
18348      ,	IdInfo_1_Id
            	           
18349      ,	Translation_0_Aperture
            	                      
18350      ,	Translation_0_Id
            	                
18351      ,	Translation_0_PathFound
            	                       
18352      ,	Translation_0_SubFound
            	                      
18353      );
             
18354      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
18355      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
18356      	output        IdInfo_0_Debug          ;
           	                                       
18357      	output [1:0]  IdInfo_0_FlowId         ;
           	                                       
18358      	input  [1:0]  IdInfo_0_Id             ;
           	                                       
18359      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
18360      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
18361      	output        IdInfo_1_Debug          ;
           	                                       
18362      	output [1:0]  IdInfo_1_FlowId         ;
           	                                       
18363      	input  [1:0]  IdInfo_1_Id             ;
           	                                       
18364      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
18365      	output [1:0]  Translation_0_Id        ;
           	                                       
18366      	output        Translation_0_PathFound ;
           	                                       
18367      	output        Translation_0_SubFound  ;
           	                                       
18368      	rsnoc_z_H_R_G_T2_Tt_Sp_e8a24ff1 Isp(
           	                                    
18369      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
18370      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
18371      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
18372      	,	.IdInfo_0_FlowId( IdInfo_0_FlowId )
           	 	                                   
18373      	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
18374      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
18375      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
18376      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
18377      	,	.IdInfo_1_FlowId( IdInfo_1_FlowId )
           	 	                                   
18378      	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
18379      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
18380      	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
18381      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
18382      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
18383      	);
           	  
18384      endmodule
                    
18385      
           
18386      
           
18387      
           
18388      // FlexNoC version    : 4.7.0
                                        
18389      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
18390      // Exported Structure : /Specification.Architecture.Structure
                                                                        
18391      // ExportOption       : /verilog
                                           
18392      
           
18393      `timescale 1ps/1ps
                             
18394      module rsnoc_z_T_C_S_C_L_R_C_I9cc46ed3ae_L14 ( I_106543210 , O );
                                                                            
18395      	output [7:0]  I_106543210 ;
           	                           
18396      	input  [13:0] O           ;
           	                           
18397      	wire  T_0  ;
           	            
18398      	wire  T_1  ;
           	            
18399      	wire  T_10 ;
           	            
18400      	wire  T_2  ;
           	            
18401      	wire  T_3  ;
           	            
18402      	wire  T_4  ;
           	            
18403      	wire  T_5  ;
           	            
18404      	wire  T_6  ;
           	            
18405      	assign T_10 = O [10];
           	                     
18406      	assign T_6 = O [6];
           	                   
18407      	assign T_5 = O [5];
           	                   
18408      	assign T_4 = O [4];
           	                   
18409      	assign T_3 = O [3];
           	                   
18410      	assign T_2 = O [2];
           	                   
18411      	assign T_1 = O [1];
           	                   
18412      	assign T_0 = O [0];
           	                   
18413      	assign I_106543210 = { T_10 , T_6 , T_5 , T_4 , T_3 , T_2 , T_1 , T_0 };
           	                                                                        
18414      endmodule
                    
18415      
           
18416      `timescale 1ps/1ps
                             
18417      module rsnoc_z_H_R_G_T2_B_U_33a255c4 (
                                                 
18418      	CrossB1
           	       
18419      ,	Rx_Data
            	       
18420      ,	Rx_Head
            	       
18421      ,	Rx_Rdy
            	      
18422      ,	Rx_Tail
            	       
18423      ,	Rx_Vld
            	      
18424      ,	Sys_Clk
            	       
18425      ,	Sys_Clk_ClkS
            	            
18426      ,	Sys_Clk_En
            	          
18427      ,	Sys_Clk_EnS
            	           
18428      ,	Sys_Clk_RetRstN
            	               
18429      ,	Sys_Clk_RstN
            	            
18430      ,	Sys_Clk_Tm
            	          
18431      ,	Sys_Pwr_Idle
            	            
18432      ,	Sys_Pwr_WakeUp
            	              
18433      ,	Tx_Data
            	       
18434      ,	Tx_Head
            	       
18435      ,	Tx_Rdy
            	      
18436      ,	Tx_Tail
            	       
18437      ,	Tx_Vld
            	      
18438      );
             
18439      	input  [31:0]  CrossB1         ;
           	                                
18440      	input  [107:0] Rx_Data         ;
           	                                
18441      	input          Rx_Head         ;
           	                                
18442      	output         Rx_Rdy          ;
           	                                
18443      	input          Rx_Tail         ;
           	                                
18444      	input          Rx_Vld          ;
           	                                
18445      	input          Sys_Clk         ;
           	                                
18446      	input          Sys_Clk_ClkS    ;
           	                                
18447      	input          Sys_Clk_En      ;
           	                                
18448      	input          Sys_Clk_EnS     ;
           	                                
18449      	input          Sys_Clk_RetRstN ;
           	                                
18450      	input          Sys_Clk_RstN    ;
           	                                
18451      	input          Sys_Clk_Tm      ;
           	                                
18452      	output         Sys_Pwr_Idle    ;
           	                                
18453      	output         Sys_Pwr_WakeUp  ;
           	                                
18454      	output [107:0] Tx_Data         ;
           	                                
18455      	output         Tx_Head         ;
           	                                
18456      	input          Tx_Rdy          ;
           	                                
18457      	output         Tx_Tail         ;
           	                                
18458      	output         Tx_Vld          ;
           	                                
18459      	wire [3:0]  u_1815                       ;
           	                                          
18460      	wire [30:0] u_1dd5_Addr                  ;
           	                                          
18461      	wire [2:0]  u_1dd5_Echo                  ;
           	                                          
18462      	wire [6:0]  u_1dd5_Len1                  ;
           	                                          
18463      	wire        u_1dd5_Lock                  ;
           	                                          
18464      	wire [3:0]  u_1dd5_Opc                   ;
           	                                          
18465      	wire [13:0] u_1dd5_RouteId               ;
           	                                          
18466      	wire [1:0]  u_1dd5_Status                ;
           	                                          
18467      	wire [7:0]  u_1dd5_User                  ;
           	                                          
18468      	wire [3:0]  u_2357                       ;
           	                                          
18469      	wire [35:0] u_2393                       ;
           	                                          
18470      	wire [35:0] u_324d                       ;
           	                                          
18471      	wire        u_4cb7                       ;
           	                                          
18472      	wire [3:0]  u_54b9                       ;
           	                                          
18473      	wire        u_6f10                       ;
           	                                          
18474      	wire [3:0]  u_7e3b                       ;
           	                                          
18475      	wire [69:0] u_939c                       ;
           	                                          
18476      	wire [3:0]  u_9580                       ;
           	                                          
18477      	wire [30:0] u_998_Addr                   ;
           	                                          
18478      	wire [2:0]  u_998_Echo                   ;
           	                                          
18479      	wire [6:0]  u_998_Len1                   ;
           	                                          
18480      	wire        u_998_Lock                   ;
           	                                          
18481      	wire [3:0]  u_998_Opc                    ;
           	                                          
18482      	wire [13:0] u_998_RouteId                ;
           	                                          
18483      	wire [1:0]  u_998_Status                 ;
           	                                          
18484      	wire [7:0]  u_998_User                   ;
           	                                          
18485      	wire [37:0] u_a335                       ;
           	                                          
18486      	wire [3:0]  u_a33a                       ;
           	                                          
18487      	wire [37:0] u_af03                       ;
           	                                          
18488      	wire [3:0]  u_b175                       ;
           	                                          
18489      	wire [3:0]  u_c139                       ;
           	                                          
18490      	wire [35:0] u_c54c                       ;
           	                                          
18491      	reg  [1:0]  u_cc5c                       ;
           	                                          
18492      	wire [69:0] u_d6b3                       ;
           	                                          
18493      	wire [2:0]  u_dade                       ;
           	                                          
18494      	wire [3:0]  u_e423                       ;
           	                                          
18495      	wire [3:0]  u_f586                       ;
           	                                          
18496      	wire [7:0]  u_fabc                       ;
           	                                          
18497      	wire [35:0] u_fc8c                       ;
           	                                          
18498      	wire        Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                          
18499      	wire        Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                          
18500      	wire        Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                          
18501      	wire        Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                          
18502      	wire        Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                          
18503      	wire        Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                          
18504      	wire        Dbg_PRESTRM_NOTSUPPORTED     ;
           	                                          
18505      	wire        Dbg_STATUS_ERR               ;
           	                                          
18506      	wire        Err                          ;
           	                                          
18507      	wire [2:0]  ErrType                      ;
           	                                          
18508      	wire [7:0]  ErrTypeRaw                   ;
           	                                          
18509      	wire        LckSeqUnsupported            ;
           	                                          
18510      	wire        MaskPre                      ;
           	                                          
18511      	wire        NotLocked                    ;
           	                                          
18512      	wire [30:0] RxAddr                       ;
           	                                          
18513      	wire [30:0] RxDbg_Addr                   ;
           	                                          
18514      	wire [2:0]  RxDbg_Echo                   ;
           	                                          
18515      	wire [6:0]  RxDbg_Len1                   ;
           	                                          
18516      	wire        RxDbg_Lock                   ;
           	                                          
18517      	wire [3:0]  RxDbg_Opc                    ;
           	                                          
18518      	wire [13:0] RxDbg_RouteId                ;
           	                                          
18519      	wire [1:0]  RxDbg_Status                 ;
           	                                          
18520      	wire [7:0]  RxDbg_User                   ;
           	                                          
18521      	wire        RxErr                        ;
           	                                          
18522      	wire [6:0]  RxLen1                       ;
           	                                          
18523      	wire        RxLock                       ;
           	                                          
18524      	reg         RxNullRd                     ;
           	                                          
18525      	wire [3:0]  RxOpc                        ;
           	                                          
18526      	wire        RxPre                        ;
           	                                          
18527      	wire        RxPreAbort                   ;
           	                                          
18528      	wire        RxPreBlck                    ;
           	                                          
18529      	wire        RxPreLock                    ;
           	                                          
18530      	wire        RxPreNullRd                  ;
           	                                          
18531      	wire        RxPreOne                     ;
           	                                          
18532      	wire        RxPreRdCondWr                ;
           	                                          
18533      	wire        RxPreStrm                    ;
           	                                          
18534      	wire [1:0]  RxStatus                     ;
           	                                          
18535      	wire        RxUrg                        ;
           	                                          
18536      	wire        RxWrap                       ;
           	                                          
18537      	wire [30:0] TxDbg_Addr                   ;
           	                                          
18538      	wire [2:0]  TxDbg_Echo                   ;
           	                                          
18539      	wire [6:0]  TxDbg_Len1                   ;
           	                                          
18540      	wire        TxDbg_Lock                   ;
           	                                          
18541      	wire [3:0]  TxDbg_Opc                    ;
           	                                          
18542      	wire [13:0] TxDbg_RouteId                ;
           	                                          
18543      	wire [1:0]  TxDbg_Status                 ;
           	                                          
18544      	wire [7:0]  TxDbg_User                   ;
           	                                          
18545      	wire [69:0] TxHdr                        ;
           	                                          
18546      	wire [1:0]  uu_cc5c_caseSel              ;
           	                                          
18547      	assign RxOpc = Rx_Data [92:89];
           	                               
18548      	assign RxPre = RxOpc == 4'b1000;
           	                                
18549      	assign RxLen1 = Rx_Data [86:80];
           	                                
18550      	assign u_af03 = Rx_Data [37:0];
           	                               
18551      	assign u_324d = u_af03 [35:0];
           	                              
18552      	assign u_2393 = u_324d;
           	                       
18553      	assign u_e423 = u_2393 [34:31];
           	                               
18554      	assign u_9580 = u_e423;
           	                       
18555      	assign RxPreStrm = RxPre & ( | RxLen1 ) & u_9580 == 4'b1101;
           	                                                            
18556      	assign u_a335 = Rx_Data [37:0];
           	                               
18557      	assign u_c54c = u_a335 [35:0];
           	                              
18558      	assign u_fc8c = u_c54c;
           	                       
18559      	assign u_54b9 = u_fc8c [34:31];
           	                               
18560      	assign u_f586 = u_54b9;
           	                       
18561      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
18562      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
18563      	assign RxAddr = Rx_Data [79:49];
           	                                
18564      	assign u_a33a = RxAddr [3:0];
           	                             
18565      	assign u_b175 = u_a33a;
           	                       
18566      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
18567      	assign u_1815 = RxAddr [3:0];
           	                             
18568      	assign u_c139 = u_1815;
           	                       
18569      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
18570      	assign u_7e3b = RxAddr [3:0];
           	                             
18571      	assign u_2357 = u_7e3b;
           	                       
18572      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
18573      	assign RxLock = Rx_Data [107];
           	                              
18574      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
18575      	assign u_6f10 = RxPreAbort;
           	                           
18576      	assign MaskPre = ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head | u_4cb7;
           	                                                                                                                 
18577      	assign Rx_Rdy = Tx_Rdy | MaskPre;
           	                                 
18578      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg68(
           	                                          
18579      		.Clk( Sys_Clk )
           		               
18580      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18581      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18582      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18583      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18584      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18585      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18586      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18587      	,	.O( u_4cb7 )
           	 	            
18588      	,	.Reset( Rx_Tail )
           	 	                 
18589      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head )
           	 	                                                                                              
18590      	);
           	  
18591      	assign Sys_Pwr_Idle = 1'b1;
           	                           
18592      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
18593      	assign RxStatus = Rx_Data [88:87];
           	                                  
18594      	assign RxErr = RxStatus == 2'b01;
           	                                 
18595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
18596      	assign Dbg_BURST_MAP_INCR_CROSSING =
           	                                    
18597      			~ RxWrap
           			        
18598      		&		( { 1'b0 , RxAddr } & CrossB1 ) != ( { 1'b0 , RxAddr + { 24'b0 , RxLen1 } } & CrossB1 );
           		 		                                                                                        
18599      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 25'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                     
18600      	assign RxUrg = RxOpc == 4'b1001;
           	                                
18601      	assign Err =
           	            
18602      			( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                               
18603      		&	~ RxUrg;
           		 	        
18604      	assign TxHdr =
           	              
18605      		{	RxLock & RxPre
           		 	              
18606      		,	Rx_Data [106:93]
           		 	                
18607      		,
           		 
18608      		RxOpc
           		     
18609      		,
           		 
18610      		u_cc5c
           		      
18611      		,		Rx_Data [86:80] & ~ { 7 { 1'b0 }  }
           		 		                                   
18612      		,		Rx_Data [79:49] & ~ { 31 { 1'b0 }  }
           		 		                                    
18613      		,	Rx_Data [48:41]
           		 	               
18614      		,	Rx_Data [40:38]
           		 	               
18615      		};
           		  
18616      	assign Tx_Data = { TxHdr , Rx_Data [37:0] };
           	                                            
18617      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
18618      		.Clk( Sys_Clk )
           		               
18619      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18620      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18621      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18622      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18623      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18624      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18625      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18626      	,	.O( NotLocked )
           	 	               
18627      	,	.Reset( Rx_Tail )
           	 	                 
18628      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
18629      	);
           	  
18630      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
18631      		.Clk( Sys_Clk )
           		               
18632      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18633      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18634      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18635      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18636      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18637      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18638      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18639      	,	.O( LckSeqUnsupported )
           	 	                       
18640      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
18641      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
18642      	);
           	  
18643      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
18644      		if ( ! Sys_Clk_RstN )
           		                     
18645      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
18646      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
18647      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
18648      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
18649      	always @( uu_cc5c_caseSel ) begin
           	                                 
18650      		case ( uu_cc5c_caseSel )
           		                        
18651      			2'b01   : u_cc5c = 2'b10 ;
           			                          
18652      			2'b10   : u_cc5c = 2'b01 ;
           			                          
18653      			2'b0    : u_cc5c = 2'b00 ;
           			                          
18654      			default : u_cc5c = 2'b00 ;
           			                          
18655      		endcase
           		       
18656      	end
           	   
18657      	assign Tx_Head = Rx_Head;
           	                         
18658      	assign Tx_Tail = Rx_Tail;
           	                         
18659      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
18660      	assign ErrTypeRaw =
           	                   
18661      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
18662      	assign ErrType = u_dade;
           	                        
18663      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
18664      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
18665      	assign u_939c = Rx_Data [107:38];
           	                                 
18666      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
18667      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
18668      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
18669      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
18670      	assign u_1dd5_Lock = u_939c [69];
           	                                 
18671      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
18672      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
18673      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
18674      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
18675      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
18676      	assign u_1dd5_User = u_939c [10:3];
           	                                   
18677      	assign RxDbg_User = u_1dd5_User;
           	                                
18678      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
18679      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
18680      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
18681      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
18682      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
18683      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
18684      	assign TxDbg_Status = u_998_Status;
           	                                   
18685      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
18686      	assign TxDbg_Addr = u_998_Addr;
           	                               
18687      	assign u_998_Lock = u_d6b3 [69];
           	                                
18688      	assign TxDbg_Lock = u_998_Lock;
           	                               
18689      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
18690      	assign TxDbg_Echo = u_998_Echo;
           	                               
18691      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
18692      	assign TxDbg_Len1 = u_998_Len1;
           	                               
18693      	assign u_998_User = u_d6b3 [10:3];
           	                                  
18694      	assign TxDbg_User = u_998_User;
           	                               
18695      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
18696      	assign TxDbg_Opc = u_998_Opc;
           	                             
18697      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
18698      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
18699      	assign Dbg_STATUS_ERR = RxErr;
           	                              
18700      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
18701      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
18702      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
18703      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
18704      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
18705      endmodule
                    
18706      
           
18707      // synopsys translate_off
                                    
18708      // synthesis translate_off
                                     
18709      `timescale 1ps/1ps
                             
18710      module rsnoc_z_H_R_G_T2_S_U_31b7e78b (
                                                 
18711      	Clk
           	   
18712      ,	Clk_ClkS
            	        
18713      ,	Clk_En
            	      
18714      ,	Clk_EnS
            	       
18715      ,	Clk_RetRstN
            	           
18716      ,	Clk_RstN
            	        
18717      ,	Clk_Tm
            	      
18718      ,	Rx_Data
            	       
18719      ,	Rx_Head
            	       
18720      ,	Rx_Rdy
            	      
18721      ,	Rx_Tail
            	       
18722      ,	Rx_Vld
            	      
18723      ,	RxAddrMask
            	          
18724      ,	RxApertureHit
            	             
18725      ,	RxPathHit
            	         
18726      );
             
18727      	input         Clk           ;
           	                             
18728      	input         Clk_ClkS      ;
           	                             
18729      	input         Clk_En        ;
           	                             
18730      	input         Clk_EnS       ;
           	                             
18731      	input         Clk_RetRstN   ;
           	                             
18732      	input         Clk_RstN      ;
           	                             
18733      	input         Clk_Tm        ;
           	                             
18734      	input [107:0] Rx_Data       ;
           	                             
18735      	input         Rx_Head       ;
           	                             
18736      	input         Rx_Rdy        ;
           	                             
18737      	input         Rx_Tail       ;
           	                             
18738      	input         Rx_Vld        ;
           	                             
18739      	input [29:0]  RxAddrMask    ;
           	                             
18740      	input         RxApertureHit ;
           	                             
18741      	input         RxPathHit     ;
           	                             
18742      	wire [30:0] u_1dd5_Addr    ;
           	                            
18743      	wire [2:0]  u_1dd5_Echo    ;
           	                            
18744      	wire [6:0]  u_1dd5_Len1    ;
           	                            
18745      	wire        u_1dd5_Lock    ;
           	                            
18746      	wire [3:0]  u_1dd5_Opc     ;
           	                            
18747      	wire [13:0] u_1dd5_RouteId ;
           	                            
18748      	wire [1:0]  u_1dd5_Status  ;
           	                            
18749      	wire [7:0]  u_1dd5_User    ;
           	                            
18750      	wire [1:0]  u_5389         ;
           	                            
18751      	wire [69:0] u_939c         ;
           	                            
18752      	wire [3:0]  u_a33a         ;
           	                            
18753      	wire [3:0]  u_b175         ;
           	                            
18754      	wire        RdXSeen        ;
           	                            
18755      	wire        RxAbort        ;
           	                            
18756      	wire [30:0] RxAddr         ;
           	                            
18757      	wire [28:0] RxAddrMaskT    ;
           	                            
18758      	wire [30:0] RxDbg_Addr     ;
           	                            
18759      	wire [2:0]  RxDbg_Echo     ;
           	                            
18760      	wire [6:0]  RxDbg_Len1     ;
           	                            
18761      	wire        RxDbg_Lock     ;
           	                            
18762      	wire [3:0]  RxDbg_Opc      ;
           	                            
18763      	wire [13:0] RxDbg_RouteId  ;
           	                            
18764      	wire [1:0]  RxDbg_Status   ;
           	                            
18765      	wire [7:0]  RxDbg_User     ;
           	                            
18766      	wire        RxErr          ;
           	                            
18767      	wire [6:0]  RxLen1         ;
           	                            
18768      	wire        RxLock         ;
           	                            
18769      	wire [3:0]  RxOpc          ;
           	                            
18770      	wire        RxPre          ;
           	                            
18771      	wire        RxPreAtomic    ;
           	                            
18772      	wire [1:0]  RxStatus       ;
           	                            
18773      	wire        RxUrg          ;
           	                            
18774      	wire        RxWrap         ;
           	                            
18775      	wire        SevErr_0       ;
           	                            
18776      	wire        SevErr_1       ;
           	                            
18777      	wire        SevErr_12      ;
           	                            
18778      	wire        SevErr_2       ;
           	                            
18779      	wire        SevErr_4       ;
           	                            
18780      	wire        SevErr_5       ;
           	                            
18781      	wire        SevErr_8       ;
           	                            
18782      	wire        SevErr_9       ;
           	                            
18783      	reg         dontStop       ;
           	                            
18784      	assign u_939c = Rx_Data [107:38];
           	                                 
18785      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
18786      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
18787      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
18788      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
18789      	assign u_1dd5_Lock = u_939c [69];
           	                                 
18790      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
18791      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
18792      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
18793      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
18794      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
18795      	assign u_1dd5_User = u_939c [10:3];
           	                                   
18796      	assign RxDbg_User = u_1dd5_User;
           	                                
18797      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
18798      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
18799      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
18800      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
18801      	assign RxOpc = Rx_Data [92:89];
           	                               
18802      	assign RxUrg = RxOpc == 4'b1001;
           	                                
18803      	assign RxPre = RxOpc == 4'b1000;
           	                                
18804      	assign RxLock = Rx_Data [107];
           	                              
18805      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
18806      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
18807      	always @( posedge Clk )
           	                       
18808      		if ( Clk == 1'b1 )
           		                  
18809      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
18810      				dontStop = 0;
           				             
18811      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18812      				if (!dontStop) begin
           				                    
18813      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
18814      					$stop;
           					      
18815      				end
           				   
18816      			end
           			   
18817      	assign RxAddr = Rx_Data [79:49];
           	                                
18818      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
18819      	assign RxStatus = Rx_Data [88:87];
           	                                  
18820      	assign RxErr = RxStatus == 2'b01;
           	                                 
18821      	assign SevErr_5 =
           	                 
18822      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
18823      		&	Rx_Head;
           		 	        
18824      	always @( posedge Clk )
           	                       
18825      		if ( Clk == 1'b1 )
           		                  
18826      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
18827      				dontStop = 0;
           				             
18828      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18829      				if (!dontStop) begin
           				                    
18830      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
18831      					$stop;
           					      
18832      				end
           				   
18833      			end
           			   
18834      	always @( posedge Clk )
           	                       
18835      		if ( Clk == 1'b1 )
           		                  
18836      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18837      				dontStop = 0;
           				             
18838      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18839      				if (!dontStop) begin
           				                    
18840      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
18841      					$stop;
           					      
18842      				end
           				   
18843      			end
           			   
18844      	always @( posedge Clk )
           	                       
18845      		if ( Clk == 1'b1 )
           		                  
18846      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18847      				dontStop = 0;
           				             
18848      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18849      				if (!dontStop) begin
           				                    
18850      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
18851      					$stop;
           					      
18852      				end
           				   
18853      			end
           			   
18854      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
18855      	assign u_5389 = RxAddr [1:0];
           	                             
18856      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
18857      	always @( posedge Clk )
           	                       
18858      		if ( Clk == 1'b1 )
           		                  
18859      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
18860      				dontStop = 0;
           				             
18861      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18862      				if (!dontStop) begin
           				                    
18863      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
18864      					$stop;
           					      
18865      				end
           				   
18866      			end
           			   
18867      	assign RxLen1 = Rx_Data [86:80];
           	                                
18868      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
18869      	always @( posedge Clk )
           	                       
18870      		if ( Clk == 1'b1 )
           		                  
18871      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
18872      				dontStop = 0;
           				             
18873      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18874      				if (!dontStop) begin
           				                    
18875      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
18876      					$stop;
           					      
18877      				end
           				   
18878      			end
           			   
18879      	always @( posedge Clk )
           	                       
18880      		if ( Clk == 1'b1 )
           		                  
18881      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18882      				dontStop = 0;
           				             
18883      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18884      				if (!dontStop) begin
           				                    
18885      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
18886      					$stop;
           					      
18887      				end
           				   
18888      			end
           			   
18889      	always @( posedge Clk )
           	                       
18890      		if ( Clk == 1'b1 )
           		                  
18891      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18892      				dontStop = 0;
           				             
18893      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18894      				if (!dontStop) begin
           				                    
18895      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
18896      					$stop;
           					      
18897      				end
           				   
18898      			end
           			   
18899      	assign u_a33a = RxAddr [3:0];
           	                             
18900      	assign u_b175 = u_a33a;
           	                       
18901      	assign RxPreAtomic =
           	                    
18902      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
18903      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
18904      	always @( posedge Clk )
           	                       
18905      		if ( Clk == 1'b1 )
           		                  
18906      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
18907      				dontStop = 0;
           				             
18908      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18909      				if (!dontStop) begin
           				                    
18910      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
18911      					$stop;
           					      
18912      				end
           				   
18913      			end
           			   
18914      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
18915      	always @( posedge Clk )
           	                       
18916      		if ( Clk == 1'b1 )
           		                  
18917      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
18918      				dontStop = 0;
           				             
18919      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18920      				if (!dontStop) begin
           				                    
18921      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
18922      					$stop;
           					      
18923      				end
           				   
18924      			end
           			   
18925      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
18926      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
18927      			.Clk( Clk )
           			           
18928      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
18929      		,	.Clk_En( Clk_En )
           		 	                 
18930      		,	.Clk_EnS( Clk_EnS )
           		 	                   
18931      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
18932      		,	.Clk_RstN( Clk_RstN )
           		 	                     
18933      		,	.Clk_Tm( Clk_Tm )
           		 	                 
18934      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
18935      		,	.O( RdXSeen )
           		 	             
18936      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
18937      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
18938      		);
           		  
18939      	always @( posedge Clk )
           	                       
18940      		if ( Clk == 1'b1 )
           		                  
18941      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
18942      				dontStop = 0;
           				             
18943      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18944      				if (!dontStop) begin
           				                    
18945      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
18946      					$stop;
           					      
18947      				end
           				   
18948      			end
           			   
18949      	always @( posedge Clk )
           	                       
18950      		if ( Clk == 1'b1 )
           		                  
18951      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18952      				dontStop = 0;
           				             
18953      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18954      				if (!dontStop) begin
           				                    
18955      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
18956      					$stop;
           					      
18957      				end
           				   
18958      			end
           			   
18959      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
18960      	always @( posedge Clk )
           	                       
18961      		if ( Clk == 1'b1 )
           		                  
18962      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
18963      				dontStop = 0;
           				             
18964      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18965      				if (!dontStop) begin
           				                    
18966      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
18967      					$stop;
           					      
18968      				end
           				   
18969      			end
           			   
18970      	endmodule
           	         
18971      	// synthesis translate_on
           	                         
18972      	// synopsys translate_on
           	                        
18973      
           
18974      `timescale 1ps/1ps
                             
18975      module rsnoc_z_H_R_G_T2_F_U_fbb8a4ab (
                                                 
18976      	AddrMask
           	        
18977      ,	CxtRd_AddLd0
            	            
18978      ,	CxtRd_Addr4Be
            	             
18979      ,	CxtRd_Echo
            	          
18980      ,	CxtRd_Head
            	          
18981      ,	CxtRd_Len1
            	          
18982      ,	CxtRd_OpcT
            	          
18983      ,	CxtRd_RouteIdZ
            	              
18984      ,	CxtWr_AddLd0
            	            
18985      ,	CxtWr_Addr4Be
            	             
18986      ,	CxtWr_Echo
            	          
18987      ,	CxtWr_Head
            	          
18988      ,	CxtWr_Len1
            	          
18989      ,	CxtWr_OpcT
            	          
18990      ,	CxtWr_RouteIdZ
            	              
18991      ,	Debug
            	     
18992      ,	Empty
            	     
18993      ,	PathFound
            	         
18994      ,	ReqRx_Data
            	          
18995      ,	ReqRx_Head
            	          
18996      ,	ReqRx_Rdy
            	         
18997      ,	ReqRx_Tail
            	          
18998      ,	ReqRx_Vld
            	         
18999      ,	ReqTx_Data
            	          
19000      ,	ReqTx_Head
            	          
19001      ,	ReqTx_Rdy
            	         
19002      ,	ReqTx_Tail
            	          
19003      ,	ReqTx_Vld
            	         
19004      ,	RspRx_Data
            	          
19005      ,	RspRx_Head
            	          
19006      ,	RspRx_Rdy
            	         
19007      ,	RspRx_Tail
            	          
19008      ,	RspRx_Vld
            	         
19009      ,	RspTx_Data
            	          
19010      ,	RspTx_Head
            	          
19011      ,	RspTx_Rdy
            	         
19012      ,	RspTx_Tail
            	          
19013      ,	RspTx_Vld
            	         
19014      ,	SubFound
            	        
19015      ,	Sys_Clk
            	       
19016      ,	Sys_Clk_ClkS
            	            
19017      ,	Sys_Clk_En
            	          
19018      ,	Sys_Clk_EnS
            	           
19019      ,	Sys_Clk_RetRstN
            	               
19020      ,	Sys_Clk_RstN
            	            
19021      ,	Sys_Clk_Tm
            	          
19022      ,	Sys_Pwr_Idle
            	            
19023      ,	Sys_Pwr_WakeUp
            	              
19024      ,	WrCxt
            	     
19025      );
             
19026      	input  [29:0]  AddrMask        ;
           	                                
19027      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
19028      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
19029      	input  [2:0]   CxtRd_Echo      ;
           	                                
19030      	input          CxtRd_Head      ;
           	                                
19031      	input  [6:0]   CxtRd_Len1      ;
           	                                
19032      	input  [3:0]   CxtRd_OpcT      ;
           	                                
19033      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
19034      	output [7:0]   CxtWr_AddLd0    ;
           	                                
19035      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
19036      	output [2:0]   CxtWr_Echo      ;
           	                                
19037      	output         CxtWr_Head      ;
           	                                
19038      	output [6:0]   CxtWr_Len1      ;
           	                                
19039      	output [3:0]   CxtWr_OpcT      ;
           	                                
19040      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
19041      	input          Debug           ;
           	                                
19042      	input          Empty           ;
           	                                
19043      	input          PathFound       ;
           	                                
19044      	input  [107:0] ReqRx_Data      ;
           	                                
19045      	input          ReqRx_Head      ;
           	                                
19046      	output         ReqRx_Rdy       ;
           	                                
19047      	input          ReqRx_Tail      ;
           	                                
19048      	input          ReqRx_Vld       ;
           	                                
19049      	output [107:0] ReqTx_Data      ;
           	                                
19050      	output         ReqTx_Head      ;
           	                                
19051      	input          ReqTx_Rdy       ;
           	                                
19052      	output         ReqTx_Tail      ;
           	                                
19053      	output         ReqTx_Vld       ;
           	                                
19054      	input  [107:0] RspRx_Data      ;
           	                                
19055      	input          RspRx_Head      ;
           	                                
19056      	output         RspRx_Rdy       ;
           	                                
19057      	input          RspRx_Tail      ;
           	                                
19058      	input          RspRx_Vld       ;
           	                                
19059      	output [107:0] RspTx_Data      ;
           	                                
19060      	output         RspTx_Head      ;
           	                                
19061      	input          RspTx_Rdy       ;
           	                                
19062      	output         RspTx_Tail      ;
           	                                
19063      	output         RspTx_Vld       ;
           	                                
19064      	input          SubFound        ;
           	                                
19065      	input          Sys_Clk         ;
           	                                
19066      	input          Sys_Clk_ClkS    ;
           	                                
19067      	input          Sys_Clk_En      ;
           	                                
19068      	input          Sys_Clk_EnS     ;
           	                                
19069      	input          Sys_Clk_RetRstN ;
           	                                
19070      	input          Sys_Clk_RstN    ;
           	                                
19071      	input          Sys_Clk_Tm      ;
           	                                
19072      	output         Sys_Pwr_Idle    ;
           	                                
19073      	output         Sys_Pwr_WakeUp  ;
           	                                
19074      	output         WrCxt           ;
           	                                
19075      	wire [3:0]   u_4c36              ;
           	                                  
19076      	wire         u_6_IDLE_WAIT       ;
           	                                  
19077      	wire         u_6_RSP_IDLE        ;
           	                                  
19078      	wire         u_6_WAIT_RSP        ;
           	                                  
19079      	wire [13:0]  u_7df2_3            ;
           	                                  
19080      	wire [1:0]   u_7df2_4            ;
           	                                  
19081      	wire [13:0]  u_8bb4_3            ;
           	                                  
19082      	wire [1:0]   u_8bb4_4            ;
           	                                  
19083      	wire         u_9d54              ;
           	                                  
19084      	wire [3:0]   u_ab1f              ;
           	                                  
19085      	wire [1:0]   u_b9ec              ;
           	                                  
19086      	wire [1:0]   u_bdb6              ;
           	                                  
19087      	wire [1:0]   u_cc76              ;
           	                                  
19088      	wire [1:0]   Arb_Gnt             ;
           	                                  
19089      	wire         Arb_Rdy             ;
           	                                  
19090      	wire [1:0]   Arb_Req             ;
           	                                  
19091      	wire         Arb_Vld             ;
           	                                  
19092      	wire [1:0]   CurState            ;
           	                                  
19093      	wire         CxtRdy              ;
           	                                  
19094      	wire         CxtVld              ;
           	                                  
19095      	wire         LoopBack            ;
           	                                  
19096      	wire         LoopPld             ;
           	                                  
19097      	wire [13:0]  NullRx_RouteId      ;
           	                                  
19098      	wire [1:0]   NullRx_Status       ;
           	                                  
19099      	wire [13:0]  NullTx_RouteId      ;
           	                                  
19100      	wire [1:0]   NullTx_Status       ;
           	                                  
19101      	wire         Pwr_BusErr_Idle     ;
           	                                  
19102      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
19103      	wire         Pwr_Cxt_Idle        ;
           	                                  
19104      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
19105      	wire         Req_HdrVld          ;
           	                                  
19106      	wire [107:0] ReqTx0_Data         ;
           	                                  
19107      	wire         ReqTx0_Head         ;
           	                                  
19108      	wire         ReqTx0_Rdy          ;
           	                                  
19109      	wire         ReqTx0_Tail         ;
           	                                  
19110      	wire         ReqTx0_Vld          ;
           	                                  
19111      	wire [107:0] Rsp_Data            ;
           	                                  
19112      	wire         Rsp_Rdy             ;
           	                                  
19113      	wire         Rsp_Vld             ;
           	                                  
19114      	wire [3:0]   RspBe               ;
           	                                  
19115      	wire [37:0]  RspDatum            ;
           	                                  
19116      	wire [69:0]  RspHdr              ;
           	                                  
19117      	wire         RspRdy              ;
           	                                  
19118      	wire [7:0]   RspUser             ;
           	                                  
19119      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
19120      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
19121      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
19122      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
19123      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
19124      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
19125      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
19126      	wire [107:0] RxErr_Data          ;
           	                                  
19127      	wire         RxErr_Head          ;
           	                                  
19128      	wire         RxErr_Rdy           ;
           	                                  
19129      	wire         RxErr_Tail          ;
           	                                  
19130      	wire         RxErr_Vld           ;
           	                                  
19131      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
19132      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
19133      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
19134      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
19135      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
19136      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
19137      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
19138      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
19139      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
19140      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
19141      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
19142      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
19143      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
19144      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
19145      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
19146      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
19147      	assign u_8bb4_4 = NullRx_Status;
           	                                
19148      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
19149      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
19150      		.Gnt( Arb_Gnt )
           		               
19151      	,	.Rdy( Arb_Rdy )
           	 	               
19152      	,	.Req( Arb_Req )
           	 	               
19153      	,	.ReqArbIn( 2'b0 )
           	 	                 
19154      	,	.Sys_Clk( Sys_Clk )
           	 	                   
19155      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
19156      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
19157      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
19158      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
19159      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
19160      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
19161      	,	.Sys_Pwr_Idle( )
           	 	                
19162      	,	.Sys_Pwr_WakeUp( )
           	 	                  
19163      	,	.Vld( Arb_Vld )
           	 	               
19164      	);
           	  
19165      	assign NullTx_RouteId = u_7df2_3;
           	                                 
19166      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
19167      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
19168      	assign NullTx_Status = u_7df2_4;
           	                                
19169      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
19170      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
19171      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
19172      	assign RspUser = { 8'b0 };
           	                          
19173      	assign RspWord_Hdr_User = RspUser;
           	                                  
19174      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
19175      	assign RspHdr =
           	               
19176      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
19177      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
19178      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17498      module rsnoc_z_H_R_U_P_N_33ed4d46_A38 (
           <font color = "green">-1-</font>                                       
17499      	Rx_D
           <font color = "green">	==></font>
17500      ,	RxRdy
           <font color = "red">-2-</font> 	     
17501      ,	RxVld
            	     
17502      ,	Sys_Clk
            	       
17503      ,	Sys_Clk_ClkS
            	            
17504      ,	Sys_Clk_En
            	          
17505      ,	Sys_Clk_EnS
            	           
17506      ,	Sys_Clk_RetRstN
            	               
17507      ,	Sys_Clk_RstN
            	            
17508      ,	Sys_Clk_Tm
            	          
17509      ,	Sys_Pwr_Idle
            	            
17510      ,	Sys_Pwr_WakeUp
            	              
17511      ,	Tx_D
            	    
17512      ,	TxRdy
            	     
17513      ,	TxVld
            	     
17514      );
             
17515      	input  [37:0] Rx_D            ;
           	                               
17516      	output        RxRdy           ;
           	                               
17517      	input         RxVld           ;
           	                               
17518      	input         Sys_Clk         ;
           	                               
17519      	input         Sys_Clk_ClkS    ;
           	                               
17520      	input         Sys_Clk_En      ;
           	                               
17521      	input         Sys_Clk_EnS     ;
           	                               
17522      	input         Sys_Clk_RetRstN ;
           	                               
17523      	input         Sys_Clk_RstN    ;
           	                               
17524      	input         Sys_Clk_Tm      ;
           	                               
17525      	output        Sys_Pwr_Idle    ;
           	                               
17526      	output        Sys_Pwr_WakeUp  ;
           	                               
17527      	output [37:0] Tx_D            ;
           	                               
17528      	input         TxRdy           ;
           	                               
17529      	output        TxVld           ;
           	                               
17530      	reg  dontStop ;
           	               
17531      	assign RxRdy = TxRdy;
           	                     
17532      	assign Sys_Pwr_Idle = 1'b1;
           	                           
17533      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
17534      	assign Tx_D = Rx_D;
           	                   
17535      	assign TxVld = RxVld;
           	                     
17536      	// synopsys translate_off
           	                         
17537      	// synthesis translate_off
           	                          
17538      	always @( posedge Sys_Clk )
           	                           
17539      		if ( Sys_Clk == 1'b1 )
           		                      
17540      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
17541      				dontStop = 0;
           				             
17542      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
17543      				if (!dontStop) begin
           				                    
17544      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
17545      					$stop;
           					      
17546      				end
           				   
17547      			end
           			   
17548      	// synthesis translate_on
           	                         
17549      	// synopsys translate_on
           	                        
17550      	endmodule
           	         
17551      
           
17552      `timescale 1ps/1ps
                             
17553      module rsnoc_z_H_R_G_U_Q_U_13087a7e05 (
                                                  
17554      	GenLcl_Req_Addr
           	               
17555      ,	GenLcl_Req_Be
            	             
17556      ,	GenLcl_Req_BurstType
            	                    
17557      ,	GenLcl_Req_Data
            	               
17558      ,	GenLcl_Req_FlowId
            	                 
17559      ,	GenLcl_Req_Last
            	               
17560      ,	GenLcl_Req_Len1
            	               
17561      ,	GenLcl_Req_Lock
            	               
17562      ,	GenLcl_Req_Opc
            	              
17563      ,	GenLcl_Req_Rdy
            	              
17564      ,	GenLcl_Req_SeqUnOrdered
            	                       
17565      ,	GenLcl_Req_SeqUnique
            	                    
17566      ,	GenLcl_Req_User
            	               
17567      ,	GenLcl_Req_Vld
            	              
17568      ,	GenLcl_Rsp_Data
            	               
17569      ,	GenLcl_Rsp_FlowId
            	                 
17570      ,	GenLcl_Rsp_Last
            	               
17571      ,	GenLcl_Rsp_Rdy
            	              
17572      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
17573      ,	GenLcl_Rsp_Status
            	                 
17574      ,	GenLcl_Rsp_Vld
            	              
17575      ,	GenPrt_Req_Addr
            	               
17576      ,	GenPrt_Req_Be
            	             
17577      ,	GenPrt_Req_BurstType
            	                    
17578      ,	GenPrt_Req_Data
            	               
17579      ,	GenPrt_Req_FlowId
            	                 
17580      ,	GenPrt_Req_Last
            	               
17581      ,	GenPrt_Req_Len1
            	               
17582      ,	GenPrt_Req_Lock
            	               
17583      ,	GenPrt_Req_Opc
            	              
17584      ,	GenPrt_Req_Rdy
            	              
17585      ,	GenPrt_Req_SeqUnOrdered
            	                       
17586      ,	GenPrt_Req_SeqUnique
            	                    
17587      ,	GenPrt_Req_User
            	               
17588      ,	GenPrt_Req_Vld
            	              
17589      ,	GenPrt_Rsp_Data
            	               
17590      ,	GenPrt_Rsp_FlowId
            	                 
17591      ,	GenPrt_Rsp_Last
            	               
17592      ,	GenPrt_Rsp_Rdy
            	              
17593      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
17594      ,	GenPrt_Rsp_Status
            	                 
17595      ,	GenPrt_Rsp_Vld
            	              
17596      ,	Sys_Clk
            	       
17597      ,	Sys_Clk_ClkS
            	            
17598      ,	Sys_Clk_En
            	          
17599      ,	Sys_Clk_EnS
            	           
17600      ,	Sys_Clk_RetRstN
            	               
17601      ,	Sys_Clk_RstN
            	            
17602      ,	Sys_Clk_Tm
            	          
17603      ,	Sys_Pwr_Idle
            	            
17604      ,	Sys_Pwr_WakeUp
            	              
17605      );
             
17606      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
17607      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
17608      	input         GenLcl_Req_BurstType    ;
           	                                       
17609      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
17610      	input  [1:0]  GenLcl_Req_FlowId       ;
           	                                       
17611      	input         GenLcl_Req_Last         ;
           	                                       
17612      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
17613      	input         GenLcl_Req_Lock         ;
           	                                       
17614      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
17615      	output        GenLcl_Req_Rdy          ;
           	                                       
17616      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
17617      	input         GenLcl_Req_SeqUnique    ;
           	                                       
17618      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
17619      	input         GenLcl_Req_Vld          ;
           	                                       
17620      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
17621      	output [1:0]  GenLcl_Rsp_FlowId       ;
           	                                       
17622      	output        GenLcl_Rsp_Last         ;
           	                                       
17623      	input         GenLcl_Rsp_Rdy          ;
           	                                       
17624      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
17625      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
17626      	output        GenLcl_Rsp_Vld          ;
           	                                       
17627      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
17628      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
17629      	output        GenPrt_Req_BurstType    ;
           	                                       
17630      	output [31:0] GenPrt_Req_Data         ;
           	                                       
17631      	output [1:0]  GenPrt_Req_FlowId       ;
           	                                       
17632      	output        GenPrt_Req_Last         ;
           	                                       
17633      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
17634      	output        GenPrt_Req_Lock         ;
           	                                       
17635      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
17636      	input         GenPrt_Req_Rdy          ;
           	                                       
17637      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
17638      	output        GenPrt_Req_SeqUnique    ;
           	                                       
17639      	output [7:0]  GenPrt_Req_User         ;
           	                                       
17640      	output        GenPrt_Req_Vld          ;
           	                                       
17641      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
17642      	input  [1:0]  GenPrt_Rsp_FlowId       ;
           	                                       
17643      	input         GenPrt_Rsp_Last         ;
           	                                       
17644      	output        GenPrt_Rsp_Rdy          ;
           	                                       
17645      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
17646      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
17647      	input         GenPrt_Rsp_Vld          ;
           	                                       
17648      	input         Sys_Clk                 ;
           	                                       
17649      	input         Sys_Clk_ClkS            ;
           	                                       
17650      	input         Sys_Clk_En              ;
           	                                       
17651      	input         Sys_Clk_EnS             ;
           	                                       
17652      	input         Sys_Clk_RetRstN         ;
           	                                       
17653      	input         Sys_Clk_RstN            ;
           	                                       
17654      	input         Sys_Clk_Tm              ;
           	                                       
17655      	output        Sys_Pwr_Idle            ;
           	                                       
17656      	output        Sys_Pwr_WakeUp          ;
           	                                       
17657      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
17658      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
17659      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
17660      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
17661      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
17662      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
17663      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
17664      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
17665      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
17666      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
17667      	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
           	                                                                                                                                
17668      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
17669      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
17670      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
17671      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
17672      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
17673      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
17674      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
17675      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
17676      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
17677      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
17678      	assign Sys_Pwr_Idle = 1'b1;
           	                           
17679      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
17680      endmodule
                    
17681      
           
17682      `timescale 1ps/1ps
                             
17683      module rsnoc_z_H_R_G_U_P_U_14cb12ab (
                                                
17684      	GenLcl_Req_Addr
           	               
17685      ,	GenLcl_Req_Be
            	             
17686      ,	GenLcl_Req_BurstType
            	                    
17687      ,	GenLcl_Req_Data
            	               
17688      ,	GenLcl_Req_FlowId
            	                 
17689      ,	GenLcl_Req_Last
            	               
17690      ,	GenLcl_Req_Len1
            	               
17691      ,	GenLcl_Req_Lock
            	               
17692      ,	GenLcl_Req_Opc
            	              
17693      ,	GenLcl_Req_Rdy
            	              
17694      ,	GenLcl_Req_SeqUnOrdered
            	                       
17695      ,	GenLcl_Req_SeqUnique
            	                    
17696      ,	GenLcl_Req_User
            	               
17697      ,	GenLcl_Req_Vld
            	              
17698      ,	GenLcl_Rsp_Data
            	               
17699      ,	GenLcl_Rsp_FlowId
            	                 
17700      ,	GenLcl_Rsp_Last
            	               
17701      ,	GenLcl_Rsp_Rdy
            	              
17702      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
17703      ,	GenLcl_Rsp_Status
            	                 
17704      ,	GenLcl_Rsp_Vld
            	              
17705      ,	GenPrt_Req_Addr
            	               
17706      ,	GenPrt_Req_Be
            	             
17707      ,	GenPrt_Req_BurstType
            	                    
17708      ,	GenPrt_Req_Data
            	               
17709      ,	GenPrt_Req_FlowId
            	                 
17710      ,	GenPrt_Req_Last
            	               
17711      ,	GenPrt_Req_Len1
            	               
17712      ,	GenPrt_Req_Lock
            	               
17713      ,	GenPrt_Req_Opc
            	              
17714      ,	GenPrt_Req_Rdy
            	              
17715      ,	GenPrt_Req_SeqUnOrdered
            	                       
17716      ,	GenPrt_Req_SeqUnique
            	                    
17717      ,	GenPrt_Req_User
            	               
17718      ,	GenPrt_Req_Vld
            	              
17719      ,	GenPrt_Rsp_Data
            	               
17720      ,	GenPrt_Rsp_FlowId
            	                 
17721      ,	GenPrt_Rsp_Last
            	               
17722      ,	GenPrt_Rsp_Rdy
            	              
17723      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
17724      ,	GenPrt_Rsp_Status
            	                 
17725      ,	GenPrt_Rsp_Vld
            	              
17726      );
             
17727      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
17728      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
17729      	input         GenLcl_Req_BurstType    ;
           	                                       
17730      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
17731      	input  [1:0]  GenLcl_Req_FlowId       ;
           	                                       
17732      	input         GenLcl_Req_Last         ;
           	                                       
17733      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
17734      	input         GenLcl_Req_Lock         ;
           	                                       
17735      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
17736      	output        GenLcl_Req_Rdy          ;
           	                                       
17737      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
17738      	input         GenLcl_Req_SeqUnique    ;
           	                                       
17739      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
17740      	input         GenLcl_Req_Vld          ;
           	                                       
17741      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
17742      	output [1:0]  GenLcl_Rsp_FlowId       ;
           	                                       
17743      	output        GenLcl_Rsp_Last         ;
           	                                       
17744      	input         GenLcl_Rsp_Rdy          ;
           	                                       
17745      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
17746      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
17747      	output        GenLcl_Rsp_Vld          ;
           	                                       
17748      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
17749      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
17750      	output        GenPrt_Req_BurstType    ;
           	                                       
17751      	output [31:0] GenPrt_Req_Data         ;
           	                                       
17752      	output [1:0]  GenPrt_Req_FlowId       ;
           	                                       
17753      	output        GenPrt_Req_Last         ;
           	                                       
17754      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
17755      	output        GenPrt_Req_Lock         ;
           	                                       
17756      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
17757      	input         GenPrt_Req_Rdy          ;
           	                                       
17758      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
17759      	output        GenPrt_Req_SeqUnique    ;
           	                                       
17760      	output [7:0]  GenPrt_Req_User         ;
           	                                       
17761      	output        GenPrt_Req_Vld          ;
           	                                       
17762      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
17763      	input  [1:0]  GenPrt_Rsp_FlowId       ;
           	                                       
17764      	input         GenPrt_Rsp_Last         ;
           	                                       
17765      	output        GenPrt_Rsp_Rdy          ;
           	                                       
17766      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
17767      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
17768      	input         GenPrt_Rsp_Vld          ;
           	                                       
17769      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
17770      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
17771      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
17772      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
17773      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
17774      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
17775      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
17776      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
17777      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
17778      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
17779      	assign GenPrt_Req_Data = GenLcl_Req_Data;
           	                                         
17780      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
17781      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
17782      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
17783      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
17784      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
17785      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
17786      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
17787      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
17788      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
17789      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
17790      endmodule
                    
17791      
           
17792      `timescale 1ps/1ps
                             
17793      module rsnoc_z_H_R_G_P_U_U_f933d848 (
                                                
17794      	GenMst_Req_Addr
           	               
17795      ,	GenMst_Req_Be
            	             
17796      ,	GenMst_Req_BurstType
            	                    
17797      ,	GenMst_Req_Data
            	               
17798      ,	GenMst_Req_FlowId
            	                 
17799      ,	GenMst_Req_Last
            	               
17800      ,	GenMst_Req_Len1
            	               
17801      ,	GenMst_Req_Lock
            	               
17802      ,	GenMst_Req_Opc
            	              
17803      ,	GenMst_Req_Rdy
            	              
17804      ,	GenMst_Req_SeqUnOrdered
            	                       
17805      ,	GenMst_Req_SeqUnique
            	                    
17806      ,	GenMst_Req_User
            	               
17807      ,	GenMst_Req_Vld
            	              
17808      ,	GenMst_Rsp_Data
            	               
17809      ,	GenMst_Rsp_FlowId
            	                 
17810      ,	GenMst_Rsp_Last
            	               
17811      ,	GenMst_Rsp_Rdy
            	              
17812      ,	GenMst_Rsp_SeqUnOrdered
            	                       
17813      ,	GenMst_Rsp_Status
            	                 
17814      ,	GenMst_Rsp_Vld
            	              
17815      ,	GenSlv_Req_Addr
            	               
17816      ,	GenSlv_Req_Be
            	             
17817      ,	GenSlv_Req_BurstType
            	                    
17818      ,	GenSlv_Req_Data
            	               
17819      ,	GenSlv_Req_FlowId
            	                 
17820      ,	GenSlv_Req_Last
            	               
17821      ,	GenSlv_Req_Len1
            	               
17822      ,	GenSlv_Req_Lock
            	               
17823      ,	GenSlv_Req_Opc
            	              
17824      ,	GenSlv_Req_Rdy
            	              
17825      ,	GenSlv_Req_SeqUnOrdered
            	                       
17826      ,	GenSlv_Req_SeqUnique
            	                    
17827      ,	GenSlv_Req_User
            	               
17828      ,	GenSlv_Req_Vld
            	              
17829      ,	GenSlv_Rsp_Data
            	               
17830      ,	GenSlv_Rsp_FlowId
            	                 
17831      ,	GenSlv_Rsp_Last
            	               
17832      ,	GenSlv_Rsp_Rdy
            	              
17833      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
17834      ,	GenSlv_Rsp_Status
            	                 
17835      ,	GenSlv_Rsp_Vld
            	              
17836      ,	Sys_Clk
            	       
17837      ,	Sys_Clk_ClkS
            	            
17838      ,	Sys_Clk_En
            	          
17839      ,	Sys_Clk_EnS
            	           
17840      ,	Sys_Clk_RetRstN
            	               
17841      ,	Sys_Clk_RstN
            	            
17842      ,	Sys_Clk_Tm
            	          
17843      ,	Sys_Pwr_Idle
            	            
17844      ,	Sys_Pwr_WakeUp
            	              
17845      ,	WakeUp_GenMst
            	             
17846      ,	WakeUp_GenSlv
            	             
17847      );
             
17848      	output [31:0] GenMst_Req_Addr         ;
           	                                       
17849      	output [3:0]  GenMst_Req_Be           ;
           	                                       
17850      	output        GenMst_Req_BurstType    ;
           	                                       
17851      	output [31:0] GenMst_Req_Data         ;
           	                                       
17852      	output [1:0]  GenMst_Req_FlowId       ;
           	                                       
17853      	output        GenMst_Req_Last         ;
           	                                       
17854      	output [6:0]  GenMst_Req_Len1         ;
           	                                       
17855      	output        GenMst_Req_Lock         ;
           	                                       
17856      	output [2:0]  GenMst_Req_Opc          ;
           	                                       
17857      	input         GenMst_Req_Rdy          ;
           	                                       
17858      	output        GenMst_Req_SeqUnOrdered ;
           	                                       
17859      	output        GenMst_Req_SeqUnique    ;
           	                                       
17860      	output [7:0]  GenMst_Req_User         ;
           	                                       
17861      	output        GenMst_Req_Vld          ;
           	                                       
17862      	input  [31:0] GenMst_Rsp_Data         ;
           	                                       
17863      	input  [1:0]  GenMst_Rsp_FlowId       ;
           	                                       
17864      	input         GenMst_Rsp_Last         ;
           	                                       
17865      	output        GenMst_Rsp_Rdy          ;
           	                                       
17866      	input         GenMst_Rsp_SeqUnOrdered ;
           	                                       
17867      	input  [1:0]  GenMst_Rsp_Status       ;
           	                                       
17868      	input         GenMst_Rsp_Vld          ;
           	                                       
17869      	input  [31:0] GenSlv_Req_Addr         ;
           	                                       
17870      	input  [3:0]  GenSlv_Req_Be           ;
           	                                       
17871      	input         GenSlv_Req_BurstType    ;
           	                                       
17872      	input  [31:0] GenSlv_Req_Data         ;
           	                                       
17873      	input  [1:0]  GenSlv_Req_FlowId       ;
           	                                       
17874      	input         GenSlv_Req_Last         ;
           	                                       
17875      	input  [6:0]  GenSlv_Req_Len1         ;
           	                                       
17876      	input         GenSlv_Req_Lock         ;
           	                                       
17877      	input  [2:0]  GenSlv_Req_Opc          ;
           	                                       
17878      	output        GenSlv_Req_Rdy          ;
           	                                       
17879      	input         GenSlv_Req_SeqUnOrdered ;
           	                                       
17880      	input         GenSlv_Req_SeqUnique    ;
           	                                       
17881      	input  [7:0]  GenSlv_Req_User         ;
           	                                       
17882      	input         GenSlv_Req_Vld          ;
           	                                       
17883      	output [31:0] GenSlv_Rsp_Data         ;
           	                                       
17884      	output [1:0]  GenSlv_Rsp_FlowId       ;
           	                                       
17885      	output        GenSlv_Rsp_Last         ;
           	                                       
17886      	input         GenSlv_Rsp_Rdy          ;
           	                                       
17887      	output        GenSlv_Rsp_SeqUnOrdered ;
           	                                       
17888      	output [1:0]  GenSlv_Rsp_Status       ;
           	                                       
17889      	output        GenSlv_Rsp_Vld          ;
           	                                       
17890      	input         Sys_Clk                 ;
           	                                       
17891      	input         Sys_Clk_ClkS            ;
           	                                       
17892      	input         Sys_Clk_En              ;
           	                                       
17893      	input         Sys_Clk_EnS             ;
           	                                       
17894      	input         Sys_Clk_RetRstN         ;
           	                                       
17895      	input         Sys_Clk_RstN            ;
           	                                       
17896      	input         Sys_Clk_Tm              ;
           	                                       
17897      	output        Sys_Pwr_Idle            ;
           	                                       
17898      	output        Sys_Pwr_WakeUp          ;
           	                                       
17899      	output        WakeUp_GenMst           ;
           	                                       
17900      	output        WakeUp_GenSlv           ;
           	                                       
17901      	wire [31:0] u_Req_Addr                 ;
           	                                        
17902      	wire [3:0]  u_Req_Be                   ;
           	                                        
17903      	wire        u_Req_BurstType            ;
           	                                        
17904      	wire [31:0] u_Req_Data                 ;
           	                                        
17905      	wire [1:0]  u_Req_FlowId               ;
           	                                        
17906      	wire        u_Req_Last                 ;
           	                                        
17907      	wire [6:0]  u_Req_Len1                 ;
           	                                        
17908      	wire        u_Req_Lock                 ;
           	                                        
17909      	wire [2:0]  u_Req_Opc                  ;
           	                                        
17910      	wire        u_Req_Rdy                  ;
           	                                        
17911      	wire        u_Req_SeqUnOrdered         ;
           	                                        
17912      	wire        u_Req_SeqUnique            ;
           	                                        
17913      	wire [7:0]  u_Req_User                 ;
           	                                        
17914      	wire        u_Req_Vld                  ;
           	                                        
17915      	wire [31:0] u_Rsp_Data                 ;
           	                                        
17916      	wire [1:0]  u_Rsp_FlowId               ;
           	                                        
17917      	wire        u_Rsp_Last                 ;
           	                                        
17918      	wire        u_Rsp_Rdy                  ;
           	                                        
17919      	wire        u_Rsp_SeqUnOrdered         ;
           	                                        
17920      	wire [1:0]  u_Rsp_Status               ;
           	                                        
17921      	wire        u_Rsp_Vld                  ;
           	                                        
17922      	wire        u_70_Idle                  ;
           	                                        
17923      	wire        u_70_WakeUp                ;
           	                                        
17924      	wire [31:0] GenMstLcl_Req_Addr         ;
           	                                        
17925      	wire [3:0]  GenMstLcl_Req_Be           ;
           	                                        
17926      	wire        GenMstLcl_Req_BurstType    ;
           	                                        
17927      	wire [31:0] GenMstLcl_Req_Data         ;
           	                                        
17928      	wire [1:0]  GenMstLcl_Req_FlowId       ;
           	                                        
17929      	wire        GenMstLcl_Req_Last         ;
           	                                        
17930      	wire [6:0]  GenMstLcl_Req_Len1         ;
           	                                        
17931      	wire        GenMstLcl_Req_Lock         ;
           	                                        
17932      	wire [2:0]  GenMstLcl_Req_Opc          ;
           	                                        
17933      	wire        GenMstLcl_Req_Rdy          ;
           	                                        
17934      	wire        GenMstLcl_Req_SeqUnOrdered ;
           	                                        
17935      	wire        GenMstLcl_Req_SeqUnique    ;
           	                                        
17936      	wire [7:0]  GenMstLcl_Req_User         ;
           	                                        
17937      	wire        GenMstLcl_Req_Vld          ;
           	                                        
17938      	wire [31:0] GenMstLcl_Rsp_Data         ;
           	                                        
17939      	wire [1:0]  GenMstLcl_Rsp_FlowId       ;
           	                                        
17940      	wire        GenMstLcl_Rsp_Last         ;
           	                                        
17941      	wire        GenMstLcl_Rsp_Rdy          ;
           	                                        
17942      	wire        GenMstLcl_Rsp_SeqUnOrdered ;
           	                                        
17943      	wire [1:0]  GenMstLcl_Rsp_Status       ;
           	                                        
17944      	wire        GenMstLcl_Rsp_Vld          ;
           	                                        
17945      	wire        ReqPwr_Idle                ;
           	                                        
17946      	wire        ReqPwr_WakeUp              ;
           	                                        
17947      	wire        RspPwr_Idle                ;
           	                                        
17948      	wire        RspPwr_WakeUp              ;
           	                                        
17949      	wire [92:0] RxReq                      ;
           	                                        
17950      	wire [31:0] RxReqCn_Addr               ;
           	                                        
17951      	wire [3:0]  RxReqCn_Be                 ;
           	                                        
17952      	wire        RxReqCn_BurstType          ;
           	                                        
17953      	wire [31:0] RxReqCn_Data               ;
           	                                        
17954      	wire [1:0]  RxReqCn_FlowId             ;
           	                                        
17955      	wire        RxReqCn_Last               ;
           	                                        
17956      	wire [6:0]  RxReqCn_Len1               ;
           	                                        
17957      	wire        RxReqCn_Lock               ;
           	                                        
17958      	wire [2:0]  RxReqCn_Opc                ;
           	                                        
17959      	wire        RxReqCn_SeqUnOrdered       ;
           	                                        
17960      	wire        RxReqCn_SeqUnique          ;
           	                                        
17961      	wire [7:0]  RxReqCn_User               ;
           	                                        
17962      	wire [37:0] RxRsp                      ;
           	                                        
17963      	wire [31:0] RxRspCn_Data               ;
           	                                        
17964      	wire [1:0]  RxRspCn_FlowId             ;
           	                                        
17965      	wire        RxRspCn_Last               ;
           	                                        
17966      	wire        RxRspCn_SeqUnOrdered       ;
           	                                        
17967      	wire [1:0]  RxRspCn_Status             ;
           	                                        
17968      	wire        SlvReqRdy                  ;
           	                                        
17969      	wire [92:0] TxReq                      ;
           	                                        
17970      	wire [31:0] TxReqCn_Addr               ;
           	                                        
17971      	wire [3:0]  TxReqCn_Be                 ;
           	                                        
17972      	wire        TxReqCn_BurstType          ;
           	                                        
17973      	wire [31:0] TxReqCn_Data               ;
           	                                        
17974      	wire [1:0]  TxReqCn_FlowId             ;
           	                                        
17975      	wire        TxReqCn_Last               ;
           	                                        
17976      	wire [6:0]  TxReqCn_Len1               ;
           	                                        
17977      	wire        TxReqCn_Lock               ;
           	                                        
17978      	wire [2:0]  TxReqCn_Opc                ;
           	                                        
17979      	wire        TxReqCn_SeqUnOrdered       ;
           	                                        
17980      	wire        TxReqCn_SeqUnique          ;
           	                                        
17981      	wire [7:0]  TxReqCn_User               ;
           	                                        
17982      	wire [37:0] TxRsp                      ;
           	                                        
17983      	wire [31:0] TxRspCn_Data               ;
           	                                        
17984      	wire [1:0]  TxRspCn_FlowId             ;
           	                                        
17985      	wire        TxRspCn_Last               ;
           	                                        
17986      	wire        TxRspCn_SeqUnOrdered       ;
           	                                        
17987      	wire [1:0]  TxRspCn_Status             ;
           	                                        
17988      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
17989      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
17990      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
17991      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
17992      	assign RxReqCn_FlowId = GenSlv_Req_FlowId;
           	                                          
17993      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
17994      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
17995      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
17996      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
17997      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
17998      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
17999      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
18000      	assign RxReq =
           	              
18001      		{
           		 
18002      		RxReqCn_Addr
           		            
18003      		,
           		 
18004      		RxReqCn_Be
           		          
18005      		,
           		 
18006      		RxReqCn_BurstType
           		                 
18007      		,
           		 
18008      		RxReqCn_Data
           		            
18009      		,
           		 
18010      		RxReqCn_FlowId
           		              
18011      		,
           		 
18012      		RxReqCn_Last
           		            
18013      		,
           		 
18014      		RxReqCn_Len1
           		            
18015      		,
           		 
18016      		RxReqCn_Lock
           		            
18017      		,
           		 
18018      		RxReqCn_Opc
           		           
18019      		,
           		 
18020      		RxReqCn_SeqUnOrdered
           		                    
18021      		,
           		 
18022      		RxReqCn_SeqUnique
           		                 
18023      		,
           		 
18024      		RxReqCn_User
           		            
18025      		};
           		  
18026      	rsnoc_z_H_R_U_P_N_33ed4d46_A93 un33ed4d46(
           	                                          
18027      		.Rx_D( RxReq )
           		              
18028      	,	.RxRdy( SlvReqRdy )
           	 	                   
18029      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
18030      	,	.Sys_Clk( Sys_Clk )
           	 	                   
18031      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
18032      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
18033      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
18034      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
18035      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
18036      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
18037      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
18038      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
18039      	,	.Tx_D( TxReq )
           	 	              
18040      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
18041      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
18042      	);
           	  
18043      	assign TxReqCn_Addr = TxReq [92:61];
           	                                    
18044      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
18045      	assign TxReqCn_Be = TxReq [60:57];
           	                                  
18046      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
18047      	assign TxReqCn_BurstType = TxReq [56];
           	                                      
18048      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
18049      	assign TxReqCn_Data = TxReq [55:24];
           	                                    
18050      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
18051      	assign TxReqCn_FlowId = TxReq [23:22];
           	                                      
18052      	assign GenMstLcl_Req_FlowId = TxReqCn_FlowId;
           	                                             
18053      	assign TxReqCn_Last = TxReq [21];
           	                                 
18054      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
18055      	assign TxReqCn_Len1 = TxReq [20:14];
           	                                    
18056      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
18057      	assign TxReqCn_Lock = TxReq [13];
           	                                 
18058      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
18059      	assign TxReqCn_Opc = TxReq [12:10];
           	                                   
18060      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
18061      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
18062      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
18063      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
18064      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
18065      	assign TxReqCn_User = TxReq [7:0];
           	                                  
18066      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
18067      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
18068      	assign RxRspCn_FlowId = GenMstLcl_Rsp_FlowId;
           	                                             
18069      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
18070      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
18071      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
18072      	assign RxRsp = { RxRspCn_Data , RxRspCn_FlowId , RxRspCn_Last , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                        
18073      	rsnoc_z_H_R_U_P_N_33ed4d46_A38 un33ed4d46_161(
           	                                              
18074      		.Rx_D( RxRsp )
           		              
18075      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
18076      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
18077      	,	.Sys_Clk( Sys_Clk )
           	 	                   
18078      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
18079      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
18080      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
18081      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
18082      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
18083      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
18084      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
18085      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
18086      	,	.Tx_D( TxRsp )
           	 	              
18087      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
18088      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
18089      	);
           	  
18090      	rsnoc_z_H_R_G_U_P_U_14cb12ab uu14cb12ab(
           	                                        
18091      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
18092      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
18093      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
18094      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
18095      	,	.GenLcl_Req_FlowId( GenMstLcl_Req_FlowId )
           	 	                                          
18096      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
18097      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
18098      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
18099      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
18100      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
18101      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
18102      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
18103      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
18104      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
18105      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
18106      	,	.GenLcl_Rsp_FlowId( GenMstLcl_Rsp_FlowId )
           	 	                                          
18107      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
18108      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
18109      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
18110      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
18111      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
18112      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
18113      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
18114      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
18115      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
18116      	,	.GenPrt_Req_FlowId( u_Req_FlowId )
           	 	                                  
18117      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
18118      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
18119      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
18120      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
18121      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
18122      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
18123      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
18124      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
18125      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
18126      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
18127      	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
18128      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
18129      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
18130      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
18131      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
18132      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
18133      	);
           	  
18134      	rsnoc_z_H_R_G_U_Q_U_13087a7e05 uu13087a7e05(
           	                                            
18135      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
18136      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
18137      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
18138      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
18139      	,	.GenLcl_Req_FlowId( u_Req_FlowId )
           	 	                                  
18140      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
18141      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
18142      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
18143      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
18144      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
18145      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
18146      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
18147      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
18148      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
18149      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
18150      	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
18151      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
18152      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
18153      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
18154      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
18155      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
18156      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
18157      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
18158      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
18159      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
18160      	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
           	 	                                       
18161      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
18162      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
18163      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
18164      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
18165      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
18166      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
18167      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
18168      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
18169      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
18170      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
18171      	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
           	 	                                       
18172      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
18173      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
18174      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
18175      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
18176      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
18177      	,	.Sys_Clk( Sys_Clk )
           	 	                   
18178      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
18179      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
18180      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
18181      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
18182      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
18183      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
18184      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
18185      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
18186      	);
           	  
18187      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
18188      	assign TxRspCn_Data = TxRsp [37:6];
           	                                   
18189      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
18190      	assign TxRspCn_FlowId = TxRsp [5:4];
           	                                    
18191      	assign GenSlv_Rsp_FlowId = TxRspCn_FlowId;
           	                                          
18192      	assign TxRspCn_Last = TxRsp [3];
           	                                
18193      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
18194      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
18195      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
18196      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
18197      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
18198      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
18199      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
18200      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
18201      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
18202      endmodule
                    
18203      
           
18204      
           
18205      
           
18206      // FlexNoC version    : 4.7.0
                                        
18207      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
18208      // Exported Structure : /Specification.Architecture.Structure
                                                                        
18209      // ExportOption       : /verilog
                                           
18210      
           
18211      `timescale 1ps/1ps
                             
18212      module rsnoc_z_H_R_G_T2_Tt_Sp_e8a24ff1 (
                                                   
18213      	IdInfo_0_AddrBase
           	                 
18214      ,	IdInfo_0_AddrMask
            	                 
18215      ,	IdInfo_0_Debug
            	              
18216      ,	IdInfo_0_FlowId
            	               
18217      ,	IdInfo_0_Id
            	           
18218      ,	IdInfo_1_AddrBase
            	                 
18219      ,	IdInfo_1_AddrMask
            	                 
18220      ,	IdInfo_1_Debug
            	              
18221      ,	IdInfo_1_FlowId
            	               
18222      ,	IdInfo_1_Id
            	           
18223      ,	Translation_0_Aperture
            	                      
18224      ,	Translation_0_Id
            	                
18225      ,	Translation_0_PathFound
            	                       
18226      ,	Translation_0_SubFound
            	                      
18227      );
             
18228      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
18229      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
18230      	output        IdInfo_0_Debug          ;
           	                                       
18231      	output [1:0]  IdInfo_0_FlowId         ;
           	                                       
18232      	input  [1:0]  IdInfo_0_Id             ;
           	                                       
18233      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
18234      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
18235      	output        IdInfo_1_Debug          ;
           	                                       
18236      	output [1:0]  IdInfo_1_FlowId         ;
           	                                       
18237      	input  [1:0]  IdInfo_1_Id             ;
           	                                       
18238      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
18239      	output [1:0]  Translation_0_Id        ;
           	                                       
18240      	output        Translation_0_PathFound ;
           	                                       
18241      	output        Translation_0_SubFound  ;
           	                                       
18242      	wire [8:0]  u_28b6                    ;
           	                                       
18243      	wire        u_3103                    ;
           	                                       
18244      	wire        u_b8dd                    ;
           	                                       
18245      	wire        u_be98                    ;
           	                                       
18246      	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
18247      	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
18248      	reg         IdInfo_0_Debug            ;
           	                                       
18249      	reg  [1:0]  IdInfo_0_FlowId           ;
           	                                       
18250      	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
18251      	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
18252      	reg         IdInfo_1_Debug            ;
           	                                       
18253      	reg  [1:0]  IdInfo_1_FlowId           ;
           	                                       
18254      	reg  [1:0]  Translation_0_Id          ;
           	                                       
18255      	wire [2:0]  uTranslation_0_Id_caseSel ;
           	                                       
18256      	always @( IdInfo_0_Id ) begin
           	                             
18257      		case ( IdInfo_0_Id )
           		                    
18258      			2'b10   : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18259      			2'b01   : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18260      			2'b0    : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18261      			default : IdInfo_0_AddrBase = 30'b0 ;
           			                                     
18262      		endcase
           		       
18263      	end
           	   
18264      	always @( IdInfo_0_Id ) begin
           	                             
18265      		case ( IdInfo_0_Id )
           		                    
18266      			2'b10   : IdInfo_0_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18267      			2'b01   : IdInfo_0_AddrMask = 30'b111111111111111110000000000000 ;
           			                                                                  
18268      			2'b0    : IdInfo_0_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18269      			default : IdInfo_0_AddrMask = 30'b0 ;
           			                                     
18270      		endcase
           		       
18271      	end
           	   
18272      	always @( IdInfo_0_Id ) begin
           	                             
18273      		case ( IdInfo_0_Id )
           		                    
18274      			2'b10   : IdInfo_0_Debug = 1'b0 ;
           			                                 
18275      			2'b01   : IdInfo_0_Debug = 1'b0 ;
           			                                 
18276      			2'b0    : IdInfo_0_Debug = 1'b0 ;
           			                                 
18277      			default : IdInfo_0_Debug = 1'b0 ;
           			                                 
18278      		endcase
           		       
18279      	end
           	   
18280      	always @( IdInfo_0_Id ) begin
           	                             
18281      		case ( IdInfo_0_Id )
           		                    
18282      			2'b10   : IdInfo_0_FlowId = 2'b01 ;
           			                                   
18283      			2'b01   : IdInfo_0_FlowId = 2'b10 ;
           			                                   
18284      			2'b0    : IdInfo_0_FlowId = 2'b0 ;
           			                                  
18285      			default : IdInfo_0_FlowId = 2'b0 ;
           			                                  
18286      		endcase
           		       
18287      	end
           	   
18288      	always @( IdInfo_1_Id ) begin
           	                             
18289      		case ( IdInfo_1_Id )
           		                    
18290      			2'b10   : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18291      			2'b01   : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18292      			2'b0    : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18293      			default : IdInfo_1_AddrBase = 30'b0 ;
           			                                     
18294      		endcase
           		       
18295      	end
           	   
18296      	always @( IdInfo_1_Id ) begin
           	                             
18297      		case ( IdInfo_1_Id )
           		                    
18298      			2'b10   : IdInfo_1_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18299      			2'b01   : IdInfo_1_AddrMask = 30'b111111111111111110000000000000 ;
           			                                                                  
18300      			2'b0    : IdInfo_1_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18301      			default : IdInfo_1_AddrMask = 30'b0 ;
           			                                     
18302      		endcase
           		       
18303      	end
           	   
18304      	always @( IdInfo_1_Id ) begin
           	                             
18305      		case ( IdInfo_1_Id )
           		                    
18306      			2'b10   : IdInfo_1_Debug = 1'b0 ;
           			                                 
18307      			2'b01   : IdInfo_1_Debug = 1'b0 ;
           			                                 
18308      			2'b0    : IdInfo_1_Debug = 1'b0 ;
           			                                 
18309      			default : IdInfo_1_Debug = 1'b0 ;
           			                                 
18310      		endcase
           		       
18311      	end
           	   
18312      	always @( IdInfo_1_Id ) begin
           	                             
18313      		case ( IdInfo_1_Id )
           		                    
18314      			2'b10   : IdInfo_1_FlowId = 2'b01 ;
           			                                   
18315      			2'b01   : IdInfo_1_FlowId = 2'b10 ;
           			                                   
18316      			2'b0    : IdInfo_1_FlowId = 2'b0 ;
           			                                  
18317      			default : IdInfo_1_FlowId = 2'b0 ;
           			                                  
18318      		endcase
           		       
18319      	end
           	   
18320      	assign u_28b6 = Translation_0_Aperture;
           	                                       
18321      	assign u_3103 = u_28b6 == 9'b000101001;
           	                                       
18322      	assign u_be98 = ( u_28b6 & 9'b111011111 ) == 9'b000001010;
           	                                                          
18323      	assign u_b8dd = u_28b6 == 9'b000001000;
           	                                       
18324      	assign uTranslation_0_Id_caseSel = { u_3103 , u_be98 , u_b8dd } ;
           	                                                                 
18325      	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
18326      		case ( uTranslation_0_Id_caseSel )
           		                                  
18327      			3'b001  : Translation_0_Id = 2'b0 ;
           			                                   
18328      			3'b010  : Translation_0_Id = 2'b01 ;
           			                                    
18329      			3'b100  : Translation_0_Id = 2'b10 ;
           			                                    
18330      			default : Translation_0_Id = 2'b0 ;
           			                                   
18331      		endcase
           		       
18332      	end
           	   
18333      	assign Translation_0_PathFound = u_b8dd | u_be98 | u_3103;
           	                                                          
18334      	assign Translation_0_SubFound = 1'b1;
           	                                     
18335      endmodule
                    
18336      
           
18337      `timescale 1ps/1ps
                             
18338      module rsnoc_z_H_R_G_T2_Tt_U_709f44eb (
                                                  
18339      	IdInfo_0_AddrBase
           	                 
18340      ,	IdInfo_0_AddrMask
            	                 
18341      ,	IdInfo_0_Debug
            	              
18342      ,	IdInfo_0_FlowId
            	               
18343      ,	IdInfo_0_Id
            	           
18344      ,	IdInfo_1_AddrBase
            	                 
18345      ,	IdInfo_1_AddrMask
            	                 
18346      ,	IdInfo_1_Debug
            	              
18347      ,	IdInfo_1_FlowId
            	               
18348      ,	IdInfo_1_Id
            	           
18349      ,	Translation_0_Aperture
            	                      
18350      ,	Translation_0_Id
            	                
18351      ,	Translation_0_PathFound
            	                       
18352      ,	Translation_0_SubFound
            	                      
18353      );
             
18354      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
18355      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
18356      	output        IdInfo_0_Debug          ;
           	                                       
18357      	output [1:0]  IdInfo_0_FlowId         ;
           	                                       
18358      	input  [1:0]  IdInfo_0_Id             ;
           	                                       
18359      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
18360      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
18361      	output        IdInfo_1_Debug          ;
           	                                       
18362      	output [1:0]  IdInfo_1_FlowId         ;
           	                                       
18363      	input  [1:0]  IdInfo_1_Id             ;
           	                                       
18364      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
18365      	output [1:0]  Translation_0_Id        ;
           	                                       
18366      	output        Translation_0_PathFound ;
           	                                       
18367      	output        Translation_0_SubFound  ;
           	                                       
18368      	rsnoc_z_H_R_G_T2_Tt_Sp_e8a24ff1 Isp(
           	                                    
18369      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
18370      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
18371      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
18372      	,	.IdInfo_0_FlowId( IdInfo_0_FlowId )
           	 	                                   
18373      	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
18374      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
18375      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
18376      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
18377      	,	.IdInfo_1_FlowId( IdInfo_1_FlowId )
           	 	                                   
18378      	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
18379      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
18380      	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
18381      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
18382      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
18383      	);
           	  
18384      endmodule
                    
18385      
           
18386      
           
18387      
           
18388      // FlexNoC version    : 4.7.0
                                        
18389      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
18390      // Exported Structure : /Specification.Architecture.Structure
                                                                        
18391      // ExportOption       : /verilog
                                           
18392      
           
18393      `timescale 1ps/1ps
                             
18394      module rsnoc_z_T_C_S_C_L_R_C_I9cc46ed3ae_L14 ( I_106543210 , O );
                                                                            
18395      	output [7:0]  I_106543210 ;
           	                           
18396      	input  [13:0] O           ;
           	                           
18397      	wire  T_0  ;
           	            
18398      	wire  T_1  ;
           	            
18399      	wire  T_10 ;
           	            
18400      	wire  T_2  ;
           	            
18401      	wire  T_3  ;
           	            
18402      	wire  T_4  ;
           	            
18403      	wire  T_5  ;
           	            
18404      	wire  T_6  ;
           	            
18405      	assign T_10 = O [10];
           	                     
18406      	assign T_6 = O [6];
           	                   
18407      	assign T_5 = O [5];
           	                   
18408      	assign T_4 = O [4];
           	                   
18409      	assign T_3 = O [3];
           	                   
18410      	assign T_2 = O [2];
           	                   
18411      	assign T_1 = O [1];
           	                   
18412      	assign T_0 = O [0];
           	                   
18413      	assign I_106543210 = { T_10 , T_6 , T_5 , T_4 , T_3 , T_2 , T_1 , T_0 };
           	                                                                        
18414      endmodule
                    
18415      
           
18416      `timescale 1ps/1ps
                             
18417      module rsnoc_z_H_R_G_T2_B_U_33a255c4 (
                                                 
18418      	CrossB1
           	       
18419      ,	Rx_Data
            	       
18420      ,	Rx_Head
            	       
18421      ,	Rx_Rdy
            	      
18422      ,	Rx_Tail
            	       
18423      ,	Rx_Vld
            	      
18424      ,	Sys_Clk
            	       
18425      ,	Sys_Clk_ClkS
            	            
18426      ,	Sys_Clk_En
            	          
18427      ,	Sys_Clk_EnS
            	           
18428      ,	Sys_Clk_RetRstN
            	               
18429      ,	Sys_Clk_RstN
            	            
18430      ,	Sys_Clk_Tm
            	          
18431      ,	Sys_Pwr_Idle
            	            
18432      ,	Sys_Pwr_WakeUp
            	              
18433      ,	Tx_Data
            	       
18434      ,	Tx_Head
            	       
18435      ,	Tx_Rdy
            	      
18436      ,	Tx_Tail
            	       
18437      ,	Tx_Vld
            	      
18438      );
             
18439      	input  [31:0]  CrossB1         ;
           	                                
18440      	input  [107:0] Rx_Data         ;
           	                                
18441      	input          Rx_Head         ;
           	                                
18442      	output         Rx_Rdy          ;
           	                                
18443      	input          Rx_Tail         ;
           	                                
18444      	input          Rx_Vld          ;
           	                                
18445      	input          Sys_Clk         ;
           	                                
18446      	input          Sys_Clk_ClkS    ;
           	                                
18447      	input          Sys_Clk_En      ;
           	                                
18448      	input          Sys_Clk_EnS     ;
           	                                
18449      	input          Sys_Clk_RetRstN ;
           	                                
18450      	input          Sys_Clk_RstN    ;
           	                                
18451      	input          Sys_Clk_Tm      ;
           	                                
18452      	output         Sys_Pwr_Idle    ;
           	                                
18453      	output         Sys_Pwr_WakeUp  ;
           	                                
18454      	output [107:0] Tx_Data         ;
           	                                
18455      	output         Tx_Head         ;
           	                                
18456      	input          Tx_Rdy          ;
           	                                
18457      	output         Tx_Tail         ;
           	                                
18458      	output         Tx_Vld          ;
           	                                
18459      	wire [3:0]  u_1815                       ;
           	                                          
18460      	wire [30:0] u_1dd5_Addr                  ;
           	                                          
18461      	wire [2:0]  u_1dd5_Echo                  ;
           	                                          
18462      	wire [6:0]  u_1dd5_Len1                  ;
           	                                          
18463      	wire        u_1dd5_Lock                  ;
           	                                          
18464      	wire [3:0]  u_1dd5_Opc                   ;
           	                                          
18465      	wire [13:0] u_1dd5_RouteId               ;
           	                                          
18466      	wire [1:0]  u_1dd5_Status                ;
           	                                          
18467      	wire [7:0]  u_1dd5_User                  ;
           	                                          
18468      	wire [3:0]  u_2357                       ;
           	                                          
18469      	wire [35:0] u_2393                       ;
           	                                          
18470      	wire [35:0] u_324d                       ;
           	                                          
18471      	wire        u_4cb7                       ;
           	                                          
18472      	wire [3:0]  u_54b9                       ;
           	                                          
18473      	wire        u_6f10                       ;
           	                                          
18474      	wire [3:0]  u_7e3b                       ;
           	                                          
18475      	wire [69:0] u_939c                       ;
           	                                          
18476      	wire [3:0]  u_9580                       ;
           	                                          
18477      	wire [30:0] u_998_Addr                   ;
           	                                          
18478      	wire [2:0]  u_998_Echo                   ;
           	                                          
18479      	wire [6:0]  u_998_Len1                   ;
           	                                          
18480      	wire        u_998_Lock                   ;
           	                                          
18481      	wire [3:0]  u_998_Opc                    ;
           	                                          
18482      	wire [13:0] u_998_RouteId                ;
           	                                          
18483      	wire [1:0]  u_998_Status                 ;
           	                                          
18484      	wire [7:0]  u_998_User                   ;
           	                                          
18485      	wire [37:0] u_a335                       ;
           	                                          
18486      	wire [3:0]  u_a33a                       ;
           	                                          
18487      	wire [37:0] u_af03                       ;
           	                                          
18488      	wire [3:0]  u_b175                       ;
           	                                          
18489      	wire [3:0]  u_c139                       ;
           	                                          
18490      	wire [35:0] u_c54c                       ;
           	                                          
18491      	reg  [1:0]  u_cc5c                       ;
           	                                          
18492      	wire [69:0] u_d6b3                       ;
           	                                          
18493      	wire [2:0]  u_dade                       ;
           	                                          
18494      	wire [3:0]  u_e423                       ;
           	                                          
18495      	wire [3:0]  u_f586                       ;
           	                                          
18496      	wire [7:0]  u_fabc                       ;
           	                                          
18497      	wire [35:0] u_fc8c                       ;
           	                                          
18498      	wire        Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                          
18499      	wire        Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                          
18500      	wire        Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                          
18501      	wire        Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                          
18502      	wire        Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                          
18503      	wire        Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                          
18504      	wire        Dbg_PRESTRM_NOTSUPPORTED     ;
           	                                          
18505      	wire        Dbg_STATUS_ERR               ;
           	                                          
18506      	wire        Err                          ;
           	                                          
18507      	wire [2:0]  ErrType                      ;
           	                                          
18508      	wire [7:0]  ErrTypeRaw                   ;
           	                                          
18509      	wire        LckSeqUnsupported            ;
           	                                          
18510      	wire        MaskPre                      ;
           	                                          
18511      	wire        NotLocked                    ;
           	                                          
18512      	wire [30:0] RxAddr                       ;
           	                                          
18513      	wire [30:0] RxDbg_Addr                   ;
           	                                          
18514      	wire [2:0]  RxDbg_Echo                   ;
           	                                          
18515      	wire [6:0]  RxDbg_Len1                   ;
           	                                          
18516      	wire        RxDbg_Lock                   ;
           	                                          
18517      	wire [3:0]  RxDbg_Opc                    ;
           	                                          
18518      	wire [13:0] RxDbg_RouteId                ;
           	                                          
18519      	wire [1:0]  RxDbg_Status                 ;
           	                                          
18520      	wire [7:0]  RxDbg_User                   ;
           	                                          
18521      	wire        RxErr                        ;
           	                                          
18522      	wire [6:0]  RxLen1                       ;
           	                                          
18523      	wire        RxLock                       ;
           	                                          
18524      	reg         RxNullRd                     ;
           	                                          
18525      	wire [3:0]  RxOpc                        ;
           	                                          
18526      	wire        RxPre                        ;
           	                                          
18527      	wire        RxPreAbort                   ;
           	                                          
18528      	wire        RxPreBlck                    ;
           	                                          
18529      	wire        RxPreLock                    ;
           	                                          
18530      	wire        RxPreNullRd                  ;
           	                                          
18531      	wire        RxPreOne                     ;
           	                                          
18532      	wire        RxPreRdCondWr                ;
           	                                          
18533      	wire        RxPreStrm                    ;
           	                                          
18534      	wire [1:0]  RxStatus                     ;
           	                                          
18535      	wire        RxUrg                        ;
           	                                          
18536      	wire        RxWrap                       ;
           	                                          
18537      	wire [30:0] TxDbg_Addr                   ;
           	                                          
18538      	wire [2:0]  TxDbg_Echo                   ;
           	                                          
18539      	wire [6:0]  TxDbg_Len1                   ;
           	                                          
18540      	wire        TxDbg_Lock                   ;
           	                                          
18541      	wire [3:0]  TxDbg_Opc                    ;
           	                                          
18542      	wire [13:0] TxDbg_RouteId                ;
           	                                          
18543      	wire [1:0]  TxDbg_Status                 ;
           	                                          
18544      	wire [7:0]  TxDbg_User                   ;
           	                                          
18545      	wire [69:0] TxHdr                        ;
           	                                          
18546      	wire [1:0]  uu_cc5c_caseSel              ;
           	                                          
18547      	assign RxOpc = Rx_Data [92:89];
           	                               
18548      	assign RxPre = RxOpc == 4'b1000;
           	                                
18549      	assign RxLen1 = Rx_Data [86:80];
           	                                
18550      	assign u_af03 = Rx_Data [37:0];
           	                               
18551      	assign u_324d = u_af03 [35:0];
           	                              
18552      	assign u_2393 = u_324d;
           	                       
18553      	assign u_e423 = u_2393 [34:31];
           	                               
18554      	assign u_9580 = u_e423;
           	                       
18555      	assign RxPreStrm = RxPre & ( | RxLen1 ) & u_9580 == 4'b1101;
           	                                                            
18556      	assign u_a335 = Rx_Data [37:0];
           	                               
18557      	assign u_c54c = u_a335 [35:0];
           	                              
18558      	assign u_fc8c = u_c54c;
           	                       
18559      	assign u_54b9 = u_fc8c [34:31];
           	                               
18560      	assign u_f586 = u_54b9;
           	                       
18561      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
18562      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
18563      	assign RxAddr = Rx_Data [79:49];
           	                                
18564      	assign u_a33a = RxAddr [3:0];
           	                             
18565      	assign u_b175 = u_a33a;
           	                       
18566      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
18567      	assign u_1815 = RxAddr [3:0];
           	                             
18568      	assign u_c139 = u_1815;
           	                       
18569      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
18570      	assign u_7e3b = RxAddr [3:0];
           	                             
18571      	assign u_2357 = u_7e3b;
           	                       
18572      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
18573      	assign RxLock = Rx_Data [107];
           	                              
18574      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
18575      	assign u_6f10 = RxPreAbort;
           	                           
18576      	assign MaskPre = ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head | u_4cb7;
           	                                                                                                                 
18577      	assign Rx_Rdy = Tx_Rdy | MaskPre;
           	                                 
18578      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg68(
           	                                          
18579      		.Clk( Sys_Clk )
           		               
18580      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18581      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18582      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18583      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18584      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18585      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18586      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18587      	,	.O( u_4cb7 )
           	 	            
18588      	,	.Reset( Rx_Tail )
           	 	                 
18589      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head )
           	 	                                                                                              
18590      	);
           	  
18591      	assign Sys_Pwr_Idle = 1'b1;
           	                           
18592      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
18593      	assign RxStatus = Rx_Data [88:87];
           	                                  
18594      	assign RxErr = RxStatus == 2'b01;
           	                                 
18595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
18596      	assign Dbg_BURST_MAP_INCR_CROSSING =
           	                                    
18597      			~ RxWrap
           			        
18598      		&		( { 1'b0 , RxAddr } & CrossB1 ) != ( { 1'b0 , RxAddr + { 24'b0 , RxLen1 } } & CrossB1 );
           		 		                                                                                        
18599      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 25'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                     
18600      	assign RxUrg = RxOpc == 4'b1001;
           	                                
18601      	assign Err =
           	            
18602      			( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                               
18603      		&	~ RxUrg;
           		 	        
18604      	assign TxHdr =
           	              
18605      		{	RxLock & RxPre
           		 	              
18606      		,	Rx_Data [106:93]
           		 	                
18607      		,
           		 
18608      		RxOpc
           		     
18609      		,
           		 
18610      		u_cc5c
           		      
18611      		,		Rx_Data [86:80] & ~ { 7 { 1'b0 }  }
           		 		                                   
18612      		,		Rx_Data [79:49] & ~ { 31 { 1'b0 }  }
           		 		                                    
18613      		,	Rx_Data [48:41]
           		 	               
18614      		,	Rx_Data [40:38]
           		 	               
18615      		};
           		  
18616      	assign Tx_Data = { TxHdr , Rx_Data [37:0] };
           	                                            
18617      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
18618      		.Clk( Sys_Clk )
           		               
18619      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18620      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18621      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18622      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18623      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18624      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18625      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18626      	,	.O( NotLocked )
           	 	               
18627      	,	.Reset( Rx_Tail )
           	 	                 
18628      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
18629      	);
           	  
18630      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
18631      		.Clk( Sys_Clk )
           		               
18632      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18633      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18634      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18635      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18636      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18637      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18638      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18639      	,	.O( LckSeqUnsupported )
           	 	                       
18640      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
18641      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
18642      	);
           	  
18643      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
18644      		if ( ! Sys_Clk_RstN )
           		                     
18645      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
18646      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
18647      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
18648      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
18649      	always @( uu_cc5c_caseSel ) begin
           	                                 
18650      		case ( uu_cc5c_caseSel )
           		                        
18651      			2'b01   : u_cc5c = 2'b10 ;
           			                          
18652      			2'b10   : u_cc5c = 2'b01 ;
           			                          
18653      			2'b0    : u_cc5c = 2'b00 ;
           			                          
18654      			default : u_cc5c = 2'b00 ;
           			                          
18655      		endcase
           		       
18656      	end
           	   
18657      	assign Tx_Head = Rx_Head;
           	                         
18658      	assign Tx_Tail = Rx_Tail;
           	                         
18659      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
18660      	assign ErrTypeRaw =
           	                   
18661      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
18662      	assign ErrType = u_dade;
           	                        
18663      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
18664      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
18665      	assign u_939c = Rx_Data [107:38];
           	                                 
18666      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
18667      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
18668      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
18669      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
18670      	assign u_1dd5_Lock = u_939c [69];
           	                                 
18671      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
18672      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
18673      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
18674      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
18675      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
18676      	assign u_1dd5_User = u_939c [10:3];
           	                                   
18677      	assign RxDbg_User = u_1dd5_User;
           	                                
18678      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
18679      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
18680      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
18681      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
18682      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
18683      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
18684      	assign TxDbg_Status = u_998_Status;
           	                                   
18685      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
18686      	assign TxDbg_Addr = u_998_Addr;
           	                               
18687      	assign u_998_Lock = u_d6b3 [69];
           	                                
18688      	assign TxDbg_Lock = u_998_Lock;
           	                               
18689      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
18690      	assign TxDbg_Echo = u_998_Echo;
           	                               
18691      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
18692      	assign TxDbg_Len1 = u_998_Len1;
           	                               
18693      	assign u_998_User = u_d6b3 [10:3];
           	                                  
18694      	assign TxDbg_User = u_998_User;
           	                               
18695      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
18696      	assign TxDbg_Opc = u_998_Opc;
           	                             
18697      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
18698      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
18699      	assign Dbg_STATUS_ERR = RxErr;
           	                              
18700      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
18701      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
18702      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
18703      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
18704      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
18705      endmodule
                    
18706      
           
18707      // synopsys translate_off
                                    
18708      // synthesis translate_off
                                     
18709      `timescale 1ps/1ps
                             
18710      module rsnoc_z_H_R_G_T2_S_U_31b7e78b (
                                                 
18711      	Clk
           	   
18712      ,	Clk_ClkS
            	        
18713      ,	Clk_En
            	      
18714      ,	Clk_EnS
            	       
18715      ,	Clk_RetRstN
            	           
18716      ,	Clk_RstN
            	        
18717      ,	Clk_Tm
            	      
18718      ,	Rx_Data
            	       
18719      ,	Rx_Head
            	       
18720      ,	Rx_Rdy
            	      
18721      ,	Rx_Tail
            	       
18722      ,	Rx_Vld
            	      
18723      ,	RxAddrMask
            	          
18724      ,	RxApertureHit
            	             
18725      ,	RxPathHit
            	         
18726      );
             
18727      	input         Clk           ;
           	                             
18728      	input         Clk_ClkS      ;
           	                             
18729      	input         Clk_En        ;
           	                             
18730      	input         Clk_EnS       ;
           	                             
18731      	input         Clk_RetRstN   ;
           	                             
18732      	input         Clk_RstN      ;
           	                             
18733      	input         Clk_Tm        ;
           	                             
18734      	input [107:0] Rx_Data       ;
           	                             
18735      	input         Rx_Head       ;
           	                             
18736      	input         Rx_Rdy        ;
           	                             
18737      	input         Rx_Tail       ;
           	                             
18738      	input         Rx_Vld        ;
           	                             
18739      	input [29:0]  RxAddrMask    ;
           	                             
18740      	input         RxApertureHit ;
           	                             
18741      	input         RxPathHit     ;
           	                             
18742      	wire [30:0] u_1dd5_Addr    ;
           	                            
18743      	wire [2:0]  u_1dd5_Echo    ;
           	                            
18744      	wire [6:0]  u_1dd5_Len1    ;
           	                            
18745      	wire        u_1dd5_Lock    ;
           	                            
18746      	wire [3:0]  u_1dd5_Opc     ;
           	                            
18747      	wire [13:0] u_1dd5_RouteId ;
           	                            
18748      	wire [1:0]  u_1dd5_Status  ;
           	                            
18749      	wire [7:0]  u_1dd5_User    ;
           	                            
18750      	wire [1:0]  u_5389         ;
           	                            
18751      	wire [69:0] u_939c         ;
           	                            
18752      	wire [3:0]  u_a33a         ;
           	                            
18753      	wire [3:0]  u_b175         ;
           	                            
18754      	wire        RdXSeen        ;
           	                            
18755      	wire        RxAbort        ;
           	                            
18756      	wire [30:0] RxAddr         ;
           	                            
18757      	wire [28:0] RxAddrMaskT    ;
           	                            
18758      	wire [30:0] RxDbg_Addr     ;
           	                            
18759      	wire [2:0]  RxDbg_Echo     ;
           	                            
18760      	wire [6:0]  RxDbg_Len1     ;
           	                            
18761      	wire        RxDbg_Lock     ;
           	                            
18762      	wire [3:0]  RxDbg_Opc      ;
           	                            
18763      	wire [13:0] RxDbg_RouteId  ;
           	                            
18764      	wire [1:0]  RxDbg_Status   ;
           	                            
18765      	wire [7:0]  RxDbg_User     ;
           	                            
18766      	wire        RxErr          ;
           	                            
18767      	wire [6:0]  RxLen1         ;
           	                            
18768      	wire        RxLock         ;
           	                            
18769      	wire [3:0]  RxOpc          ;
           	                            
18770      	wire        RxPre          ;
           	                            
18771      	wire        RxPreAtomic    ;
           	                            
18772      	wire [1:0]  RxStatus       ;
           	                            
18773      	wire        RxUrg          ;
           	                            
18774      	wire        RxWrap         ;
           	                            
18775      	wire        SevErr_0       ;
           	                            
18776      	wire        SevErr_1       ;
           	                            
18777      	wire        SevErr_12      ;
           	                            
18778      	wire        SevErr_2       ;
           	                            
18779      	wire        SevErr_4       ;
           	                            
18780      	wire        SevErr_5       ;
           	                            
18781      	wire        SevErr_8       ;
           	                            
18782      	wire        SevErr_9       ;
           	                            
18783      	reg         dontStop       ;
           	                            
18784      	assign u_939c = Rx_Data [107:38];
           	                                 
18785      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
18786      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
18787      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
18788      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
18789      	assign u_1dd5_Lock = u_939c [69];
           	                                 
18790      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
18791      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
18792      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
18793      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
18794      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
18795      	assign u_1dd5_User = u_939c [10:3];
           	                                   
18796      	assign RxDbg_User = u_1dd5_User;
           	                                
18797      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
18798      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
18799      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
18800      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
18801      	assign RxOpc = Rx_Data [92:89];
           	                               
18802      	assign RxUrg = RxOpc == 4'b1001;
           	                                
18803      	assign RxPre = RxOpc == 4'b1000;
           	                                
18804      	assign RxLock = Rx_Data [107];
           	                              
18805      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
18806      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
18807      	always @( posedge Clk )
           	                       
18808      		if ( Clk == 1'b1 )
           		                  
18809      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
18810      				dontStop = 0;
           				             
18811      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18812      				if (!dontStop) begin
           				                    
18813      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
18814      					$stop;
           					      
18815      				end
           				   
18816      			end
           			   
18817      	assign RxAddr = Rx_Data [79:49];
           	                                
18818      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
18819      	assign RxStatus = Rx_Data [88:87];
           	                                  
18820      	assign RxErr = RxStatus == 2'b01;
           	                                 
18821      	assign SevErr_5 =
           	                 
18822      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
18823      		&	Rx_Head;
           		 	        
18824      	always @( posedge Clk )
           	                       
18825      		if ( Clk == 1'b1 )
           		                  
18826      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
18827      				dontStop = 0;
           				             
18828      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18829      				if (!dontStop) begin
           				                    
18830      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
18831      					$stop;
           					      
18832      				end
           				   
18833      			end
           			   
18834      	always @( posedge Clk )
           	                       
18835      		if ( Clk == 1'b1 )
           		                  
18836      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18837      				dontStop = 0;
           				             
18838      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18839      				if (!dontStop) begin
           				                    
18840      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
18841      					$stop;
           					      
18842      				end
           				   
18843      			end
           			   
18844      	always @( posedge Clk )
           	                       
18845      		if ( Clk == 1'b1 )
           		                  
18846      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18847      				dontStop = 0;
           				             
18848      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18849      				if (!dontStop) begin
           				                    
18850      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
18851      					$stop;
           					      
18852      				end
           				   
18853      			end
           			   
18854      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
18855      	assign u_5389 = RxAddr [1:0];
           	                             
18856      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
18857      	always @( posedge Clk )
           	                       
18858      		if ( Clk == 1'b1 )
           		                  
18859      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
18860      				dontStop = 0;
           				             
18861      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18862      				if (!dontStop) begin
           				                    
18863      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
18864      					$stop;
           					      
18865      				end
           				   
18866      			end
           			   
18867      	assign RxLen1 = Rx_Data [86:80];
           	                                
18868      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
18869      	always @( posedge Clk )
           	                       
18870      		if ( Clk == 1'b1 )
           		                  
18871      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
18872      				dontStop = 0;
           				             
18873      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18874      				if (!dontStop) begin
           				                    
18875      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
18876      					$stop;
           					      
18877      				end
           				   
18878      			end
           			   
18879      	always @( posedge Clk )
           	                       
18880      		if ( Clk == 1'b1 )
           		                  
18881      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18882      				dontStop = 0;
           				             
18883      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18884      				if (!dontStop) begin
           				                    
18885      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
18886      					$stop;
           					      
18887      				end
           				   
18888      			end
           			   
18889      	always @( posedge Clk )
           	                       
18890      		if ( Clk == 1'b1 )
           		                  
18891      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18892      				dontStop = 0;
           				             
18893      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18894      				if (!dontStop) begin
           				                    
18895      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
18896      					$stop;
           					      
18897      				end
           				   
18898      			end
           			   
18899      	assign u_a33a = RxAddr [3:0];
           	                             
18900      	assign u_b175 = u_a33a;
           	                       
18901      	assign RxPreAtomic =
           	                    
18902      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
18903      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
18904      	always @( posedge Clk )
           	                       
18905      		if ( Clk == 1'b1 )
           		                  
18906      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
18907      				dontStop = 0;
           				             
18908      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18909      				if (!dontStop) begin
           				                    
18910      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
18911      					$stop;
           					      
18912      				end
           				   
18913      			end
           			   
18914      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
18915      	always @( posedge Clk )
           	                       
18916      		if ( Clk == 1'b1 )
           		                  
18917      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
18918      				dontStop = 0;
           				             
18919      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18920      				if (!dontStop) begin
           				                    
18921      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
18922      					$stop;
           					      
18923      				end
           				   
18924      			end
           			   
18925      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
18926      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
18927      			.Clk( Clk )
           			           
18928      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
18929      		,	.Clk_En( Clk_En )
           		 	                 
18930      		,	.Clk_EnS( Clk_EnS )
           		 	                   
18931      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
18932      		,	.Clk_RstN( Clk_RstN )
           		 	                     
18933      		,	.Clk_Tm( Clk_Tm )
           		 	                 
18934      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
18935      		,	.O( RdXSeen )
           		 	             
18936      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
18937      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
18938      		);
           		  
18939      	always @( posedge Clk )
           	                       
18940      		if ( Clk == 1'b1 )
           		                  
18941      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
18942      				dontStop = 0;
           				             
18943      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18944      				if (!dontStop) begin
           				                    
18945      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
18946      					$stop;
           					      
18947      				end
           				   
18948      			end
           			   
18949      	always @( posedge Clk )
           	                       
18950      		if ( Clk == 1'b1 )
           		                  
18951      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18952      				dontStop = 0;
           				             
18953      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18954      				if (!dontStop) begin
           				                    
18955      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
18956      					$stop;
           					      
18957      				end
           				   
18958      			end
           			   
18959      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
18960      	always @( posedge Clk )
           	                       
18961      		if ( Clk == 1'b1 )
           		                  
18962      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
18963      				dontStop = 0;
           				             
18964      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18965      				if (!dontStop) begin
           				                    
18966      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
18967      					$stop;
           					      
18968      				end
           				   
18969      			end
           			   
18970      	endmodule
           	         
18971      	// synthesis translate_on
           	                         
18972      	// synopsys translate_on
           	                        
18973      
           
18974      `timescale 1ps/1ps
                             
18975      module rsnoc_z_H_R_G_T2_F_U_fbb8a4ab (
                                                 
18976      	AddrMask
           	        
18977      ,	CxtRd_AddLd0
            	            
18978      ,	CxtRd_Addr4Be
            	             
18979      ,	CxtRd_Echo
            	          
18980      ,	CxtRd_Head
            	          
18981      ,	CxtRd_Len1
            	          
18982      ,	CxtRd_OpcT
            	          
18983      ,	CxtRd_RouteIdZ
            	              
18984      ,	CxtWr_AddLd0
            	            
18985      ,	CxtWr_Addr4Be
            	             
18986      ,	CxtWr_Echo
            	          
18987      ,	CxtWr_Head
            	          
18988      ,	CxtWr_Len1
            	          
18989      ,	CxtWr_OpcT
            	          
18990      ,	CxtWr_RouteIdZ
            	              
18991      ,	Debug
            	     
18992      ,	Empty
            	     
18993      ,	PathFound
            	         
18994      ,	ReqRx_Data
            	          
18995      ,	ReqRx_Head
            	          
18996      ,	ReqRx_Rdy
            	         
18997      ,	ReqRx_Tail
            	          
18998      ,	ReqRx_Vld
            	         
18999      ,	ReqTx_Data
            	          
19000      ,	ReqTx_Head
            	          
19001      ,	ReqTx_Rdy
            	         
19002      ,	ReqTx_Tail
            	          
19003      ,	ReqTx_Vld
            	         
19004      ,	RspRx_Data
            	          
19005      ,	RspRx_Head
            	          
19006      ,	RspRx_Rdy
            	         
19007      ,	RspRx_Tail
            	          
19008      ,	RspRx_Vld
            	         
19009      ,	RspTx_Data
            	          
19010      ,	RspTx_Head
            	          
19011      ,	RspTx_Rdy
            	         
19012      ,	RspTx_Tail
            	          
19013      ,	RspTx_Vld
            	         
19014      ,	SubFound
            	        
19015      ,	Sys_Clk
            	       
19016      ,	Sys_Clk_ClkS
            	            
19017      ,	Sys_Clk_En
            	          
19018      ,	Sys_Clk_EnS
            	           
19019      ,	Sys_Clk_RetRstN
            	               
19020      ,	Sys_Clk_RstN
            	            
19021      ,	Sys_Clk_Tm
            	          
19022      ,	Sys_Pwr_Idle
            	            
19023      ,	Sys_Pwr_WakeUp
            	              
19024      ,	WrCxt
            	     
19025      );
             
19026      	input  [29:0]  AddrMask        ;
           	                                
19027      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
19028      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
19029      	input  [2:0]   CxtRd_Echo      ;
           	                                
19030      	input          CxtRd_Head      ;
           	                                
19031      	input  [6:0]   CxtRd_Len1      ;
           	                                
19032      	input  [3:0]   CxtRd_OpcT      ;
           	                                
19033      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
19034      	output [7:0]   CxtWr_AddLd0    ;
           	                                
19035      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
19036      	output [2:0]   CxtWr_Echo      ;
           	                                
19037      	output         CxtWr_Head      ;
           	                                
19038      	output [6:0]   CxtWr_Len1      ;
           	                                
19039      	output [3:0]   CxtWr_OpcT      ;
           	                                
19040      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
19041      	input          Debug           ;
           	                                
19042      	input          Empty           ;
           	                                
19043      	input          PathFound       ;
           	                                
19044      	input  [107:0] ReqRx_Data      ;
           	                                
19045      	input          ReqRx_Head      ;
           	                                
19046      	output         ReqRx_Rdy       ;
           	                                
19047      	input          ReqRx_Tail      ;
           	                                
19048      	input          ReqRx_Vld       ;
           	                                
19049      	output [107:0] ReqTx_Data      ;
           	                                
19050      	output         ReqTx_Head      ;
           	                                
19051      	input          ReqTx_Rdy       ;
           	                                
19052      	output         ReqTx_Tail      ;
           	                                
19053      	output         ReqTx_Vld       ;
           	                                
19054      	input  [107:0] RspRx_Data      ;
           	                                
19055      	input          RspRx_Head      ;
           	                                
19056      	output         RspRx_Rdy       ;
           	                                
19057      	input          RspRx_Tail      ;
           	                                
19058      	input          RspRx_Vld       ;
           	                                
19059      	output [107:0] RspTx_Data      ;
           	                                
19060      	output         RspTx_Head      ;
           	                                
19061      	input          RspTx_Rdy       ;
           	                                
19062      	output         RspTx_Tail      ;
           	                                
19063      	output         RspTx_Vld       ;
           	                                
19064      	input          SubFound        ;
           	                                
19065      	input          Sys_Clk         ;
           	                                
19066      	input          Sys_Clk_ClkS    ;
           	                                
19067      	input          Sys_Clk_En      ;
           	                                
19068      	input          Sys_Clk_EnS     ;
           	                                
19069      	input          Sys_Clk_RetRstN ;
           	                                
19070      	input          Sys_Clk_RstN    ;
           	                                
19071      	input          Sys_Clk_Tm      ;
           	                                
19072      	output         Sys_Pwr_Idle    ;
           	                                
19073      	output         Sys_Pwr_WakeUp  ;
           	                                
19074      	output         WrCxt           ;
           	                                
19075      	wire [3:0]   u_4c36              ;
           	                                  
19076      	wire         u_6_IDLE_WAIT       ;
           	                                  
19077      	wire         u_6_RSP_IDLE        ;
           	                                  
19078      	wire         u_6_WAIT_RSP        ;
           	                                  
19079      	wire [13:0]  u_7df2_3            ;
           	                                  
19080      	wire [1:0]   u_7df2_4            ;
           	                                  
19081      	wire [13:0]  u_8bb4_3            ;
           	                                  
19082      	wire [1:0]   u_8bb4_4            ;
           	                                  
19083      	wire         u_9d54              ;
           	                                  
19084      	wire [3:0]   u_ab1f              ;
           	                                  
19085      	wire [1:0]   u_b9ec              ;
           	                                  
19086      	wire [1:0]   u_bdb6              ;
           	                                  
19087      	wire [1:0]   u_cc76              ;
           	                                  
19088      	wire [1:0]   Arb_Gnt             ;
           	                                  
19089      	wire         Arb_Rdy             ;
           	                                  
19090      	wire [1:0]   Arb_Req             ;
           	                                  
19091      	wire         Arb_Vld             ;
           	                                  
19092      	wire [1:0]   CurState            ;
           	                                  
19093      	wire         CxtRdy              ;
           	                                  
19094      	wire         CxtVld              ;
           	                                  
19095      	wire         LoopBack            ;
           	                                  
19096      	wire         LoopPld             ;
           	                                  
19097      	wire [13:0]  NullRx_RouteId      ;
           	                                  
19098      	wire [1:0]   NullRx_Status       ;
           	                                  
19099      	wire [13:0]  NullTx_RouteId      ;
           	                                  
19100      	wire [1:0]   NullTx_Status       ;
           	                                  
19101      	wire         Pwr_BusErr_Idle     ;
           	                                  
19102      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
19103      	wire         Pwr_Cxt_Idle        ;
           	                                  
19104      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
19105      	wire         Req_HdrVld          ;
           	                                  
19106      	wire [107:0] ReqTx0_Data         ;
           	                                  
19107      	wire         ReqTx0_Head         ;
           	                                  
19108      	wire         ReqTx0_Rdy          ;
           	                                  
19109      	wire         ReqTx0_Tail         ;
           	                                  
19110      	wire         ReqTx0_Vld          ;
           	                                  
19111      	wire [107:0] Rsp_Data            ;
           	                                  
19112      	wire         Rsp_Rdy             ;
           	                                  
19113      	wire         Rsp_Vld             ;
           	                                  
19114      	wire [3:0]   RspBe               ;
           	                                  
19115      	wire [37:0]  RspDatum            ;
           	                                  
19116      	wire [69:0]  RspHdr              ;
           	                                  
19117      	wire         RspRdy              ;
           	                                  
19118      	wire [7:0]   RspUser             ;
           	                                  
19119      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
19120      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
19121      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
19122      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
19123      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
19124      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
19125      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
19126      	wire [107:0] RxErr_Data          ;
           	                                  
19127      	wire         RxErr_Head          ;
           	                                  
19128      	wire         RxErr_Rdy           ;
           	                                  
19129      	wire         RxErr_Tail          ;
           	                                  
19130      	wire         RxErr_Vld           ;
           	                                  
19131      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
19132      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
19133      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
19134      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
19135      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
19136      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
19137      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
19138      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
19139      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
19140      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
19141      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
19142      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
19143      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
19144      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
19145      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
19146      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
19147      	assign u_8bb4_4 = NullRx_Status;
           	                                
19148      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
19149      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
19150      		.Gnt( Arb_Gnt )
           		               
19151      	,	.Rdy( Arb_Rdy )
           	 	               
19152      	,	.Req( Arb_Req )
           	 	               
19153      	,	.ReqArbIn( 2'b0 )
           	 	                 
19154      	,	.Sys_Clk( Sys_Clk )
           	 	                   
19155      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
19156      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
19157      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
19158      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
19159      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
19160      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
19161      	,	.Sys_Pwr_Idle( )
           	 	                
19162      	,	.Sys_Pwr_WakeUp( )
           	 	                  
19163      	,	.Vld( Arb_Vld )
           	 	               
19164      	);
           	  
19165      	assign NullTx_RouteId = u_7df2_3;
           	                                 
19166      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
19167      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
19168      	assign NullTx_Status = u_7df2_4;
           	                                
19169      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
19170      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
19171      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
19172      	assign RspUser = { 8'b0 };
           	                          
19173      	assign RspWord_Hdr_User = RspUser;
           	                                  
19174      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
19175      	assign RspHdr =
           	               
19176      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
19177      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
19178      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17504      ,	Sys_Clk_En
           <font color = "green">-1-</font> 	          
17505      ,	Sys_Clk_EnS
           <font color = "green">==></font>
17506      ,	Sys_Clk_RetRstN
           <font color = "red">-2-</font> 	               
17507      ,	Sys_Clk_RstN
            	            
17508      ,	Sys_Clk_Tm
            	          
17509      ,	Sys_Pwr_Idle
            	            
17510      ,	Sys_Pwr_WakeUp
            	              
17511      ,	Tx_D
            	    
17512      ,	TxRdy
            	     
17513      ,	TxVld
            	     
17514      );
             
17515      	input  [37:0] Rx_D            ;
           	                               
17516      	output        RxRdy           ;
           	                               
17517      	input         RxVld           ;
           	                               
17518      	input         Sys_Clk         ;
           	                               
17519      	input         Sys_Clk_ClkS    ;
           	                               
17520      	input         Sys_Clk_En      ;
           	                               
17521      	input         Sys_Clk_EnS     ;
           	                               
17522      	input         Sys_Clk_RetRstN ;
           	                               
17523      	input         Sys_Clk_RstN    ;
           	                               
17524      	input         Sys_Clk_Tm      ;
           	                               
17525      	output        Sys_Pwr_Idle    ;
           	                               
17526      	output        Sys_Pwr_WakeUp  ;
           	                               
17527      	output [37:0] Tx_D            ;
           	                               
17528      	input         TxRdy           ;
           	                               
17529      	output        TxVld           ;
           	                               
17530      	reg  dontStop ;
           	               
17531      	assign RxRdy = TxRdy;
           	                     
17532      	assign Sys_Pwr_Idle = 1'b1;
           	                           
17533      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
17534      	assign Tx_D = Rx_D;
           	                   
17535      	assign TxVld = RxVld;
           	                     
17536      	// synopsys translate_off
           	                         
17537      	// synthesis translate_off
           	                          
17538      	always @( posedge Sys_Clk )
           	                           
17539      		if ( Sys_Clk == 1'b1 )
           		                      
17540      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
17541      				dontStop = 0;
           				             
17542      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
17543      				if (!dontStop) begin
           				                    
17544      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
17545      					$stop;
           					      
17546      				end
           				   
17547      			end
           			   
17548      	// synthesis translate_on
           	                         
17549      	// synopsys translate_on
           	                        
17550      	endmodule
           	         
17551      
           
17552      `timescale 1ps/1ps
                             
17553      module rsnoc_z_H_R_G_U_Q_U_13087a7e05 (
                                                  
17554      	GenLcl_Req_Addr
           	               
17555      ,	GenLcl_Req_Be
            	             
17556      ,	GenLcl_Req_BurstType
            	                    
17557      ,	GenLcl_Req_Data
            	               
17558      ,	GenLcl_Req_FlowId
            	                 
17559      ,	GenLcl_Req_Last
            	               
17560      ,	GenLcl_Req_Len1
            	               
17561      ,	GenLcl_Req_Lock
            	               
17562      ,	GenLcl_Req_Opc
            	              
17563      ,	GenLcl_Req_Rdy
            	              
17564      ,	GenLcl_Req_SeqUnOrdered
            	                       
17565      ,	GenLcl_Req_SeqUnique
            	                    
17566      ,	GenLcl_Req_User
            	               
17567      ,	GenLcl_Req_Vld
            	              
17568      ,	GenLcl_Rsp_Data
            	               
17569      ,	GenLcl_Rsp_FlowId
            	                 
17570      ,	GenLcl_Rsp_Last
            	               
17571      ,	GenLcl_Rsp_Rdy
            	              
17572      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
17573      ,	GenLcl_Rsp_Status
            	                 
17574      ,	GenLcl_Rsp_Vld
            	              
17575      ,	GenPrt_Req_Addr
            	               
17576      ,	GenPrt_Req_Be
            	             
17577      ,	GenPrt_Req_BurstType
            	                    
17578      ,	GenPrt_Req_Data
            	               
17579      ,	GenPrt_Req_FlowId
            	                 
17580      ,	GenPrt_Req_Last
            	               
17581      ,	GenPrt_Req_Len1
            	               
17582      ,	GenPrt_Req_Lock
            	               
17583      ,	GenPrt_Req_Opc
            	              
17584      ,	GenPrt_Req_Rdy
            	              
17585      ,	GenPrt_Req_SeqUnOrdered
            	                       
17586      ,	GenPrt_Req_SeqUnique
            	                    
17587      ,	GenPrt_Req_User
            	               
17588      ,	GenPrt_Req_Vld
            	              
17589      ,	GenPrt_Rsp_Data
            	               
17590      ,	GenPrt_Rsp_FlowId
            	                 
17591      ,	GenPrt_Rsp_Last
            	               
17592      ,	GenPrt_Rsp_Rdy
            	              
17593      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
17594      ,	GenPrt_Rsp_Status
            	                 
17595      ,	GenPrt_Rsp_Vld
            	              
17596      ,	Sys_Clk
            	       
17597      ,	Sys_Clk_ClkS
            	            
17598      ,	Sys_Clk_En
            	          
17599      ,	Sys_Clk_EnS
            	           
17600      ,	Sys_Clk_RetRstN
            	               
17601      ,	Sys_Clk_RstN
            	            
17602      ,	Sys_Clk_Tm
            	          
17603      ,	Sys_Pwr_Idle
            	            
17604      ,	Sys_Pwr_WakeUp
            	              
17605      );
             
17606      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
17607      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
17608      	input         GenLcl_Req_BurstType    ;
           	                                       
17609      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
17610      	input  [1:0]  GenLcl_Req_FlowId       ;
           	                                       
17611      	input         GenLcl_Req_Last         ;
           	                                       
17612      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
17613      	input         GenLcl_Req_Lock         ;
           	                                       
17614      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
17615      	output        GenLcl_Req_Rdy          ;
           	                                       
17616      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
17617      	input         GenLcl_Req_SeqUnique    ;
           	                                       
17618      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
17619      	input         GenLcl_Req_Vld          ;
           	                                       
17620      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
17621      	output [1:0]  GenLcl_Rsp_FlowId       ;
           	                                       
17622      	output        GenLcl_Rsp_Last         ;
           	                                       
17623      	input         GenLcl_Rsp_Rdy          ;
           	                                       
17624      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
17625      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
17626      	output        GenLcl_Rsp_Vld          ;
           	                                       
17627      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
17628      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
17629      	output        GenPrt_Req_BurstType    ;
           	                                       
17630      	output [31:0] GenPrt_Req_Data         ;
           	                                       
17631      	output [1:0]  GenPrt_Req_FlowId       ;
           	                                       
17632      	output        GenPrt_Req_Last         ;
           	                                       
17633      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
17634      	output        GenPrt_Req_Lock         ;
           	                                       
17635      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
17636      	input         GenPrt_Req_Rdy          ;
           	                                       
17637      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
17638      	output        GenPrt_Req_SeqUnique    ;
           	                                       
17639      	output [7:0]  GenPrt_Req_User         ;
           	                                       
17640      	output        GenPrt_Req_Vld          ;
           	                                       
17641      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
17642      	input  [1:0]  GenPrt_Rsp_FlowId       ;
           	                                       
17643      	input         GenPrt_Rsp_Last         ;
           	                                       
17644      	output        GenPrt_Rsp_Rdy          ;
           	                                       
17645      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
17646      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
17647      	input         GenPrt_Rsp_Vld          ;
           	                                       
17648      	input         Sys_Clk                 ;
           	                                       
17649      	input         Sys_Clk_ClkS            ;
           	                                       
17650      	input         Sys_Clk_En              ;
           	                                       
17651      	input         Sys_Clk_EnS             ;
           	                                       
17652      	input         Sys_Clk_RetRstN         ;
           	                                       
17653      	input         Sys_Clk_RstN            ;
           	                                       
17654      	input         Sys_Clk_Tm              ;
           	                                       
17655      	output        Sys_Pwr_Idle            ;
           	                                       
17656      	output        Sys_Pwr_WakeUp          ;
           	                                       
17657      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
17658      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
17659      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
17660      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
17661      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
17662      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
17663      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
17664      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
17665      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
17666      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
17667      	assign GenPrt_Req_Data = { GenLcl_Req_Data [31:24] , GenLcl_Req_Data [23:16] , GenLcl_Req_Data [15:8] , GenLcl_Req_Data [7:0] };
           	                                                                                                                                
17668      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
17669      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
17670      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
17671      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
17672      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
17673      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
17674      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
17675      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
17676      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
17677      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
17678      	assign Sys_Pwr_Idle = 1'b1;
           	                           
17679      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
17680      endmodule
                    
17681      
           
17682      `timescale 1ps/1ps
                             
17683      module rsnoc_z_H_R_G_U_P_U_14cb12ab (
                                                
17684      	GenLcl_Req_Addr
           	               
17685      ,	GenLcl_Req_Be
            	             
17686      ,	GenLcl_Req_BurstType
            	                    
17687      ,	GenLcl_Req_Data
            	               
17688      ,	GenLcl_Req_FlowId
            	                 
17689      ,	GenLcl_Req_Last
            	               
17690      ,	GenLcl_Req_Len1
            	               
17691      ,	GenLcl_Req_Lock
            	               
17692      ,	GenLcl_Req_Opc
            	              
17693      ,	GenLcl_Req_Rdy
            	              
17694      ,	GenLcl_Req_SeqUnOrdered
            	                       
17695      ,	GenLcl_Req_SeqUnique
            	                    
17696      ,	GenLcl_Req_User
            	               
17697      ,	GenLcl_Req_Vld
            	              
17698      ,	GenLcl_Rsp_Data
            	               
17699      ,	GenLcl_Rsp_FlowId
            	                 
17700      ,	GenLcl_Rsp_Last
            	               
17701      ,	GenLcl_Rsp_Rdy
            	              
17702      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
17703      ,	GenLcl_Rsp_Status
            	                 
17704      ,	GenLcl_Rsp_Vld
            	              
17705      ,	GenPrt_Req_Addr
            	               
17706      ,	GenPrt_Req_Be
            	             
17707      ,	GenPrt_Req_BurstType
            	                    
17708      ,	GenPrt_Req_Data
            	               
17709      ,	GenPrt_Req_FlowId
            	                 
17710      ,	GenPrt_Req_Last
            	               
17711      ,	GenPrt_Req_Len1
            	               
17712      ,	GenPrt_Req_Lock
            	               
17713      ,	GenPrt_Req_Opc
            	              
17714      ,	GenPrt_Req_Rdy
            	              
17715      ,	GenPrt_Req_SeqUnOrdered
            	                       
17716      ,	GenPrt_Req_SeqUnique
            	                    
17717      ,	GenPrt_Req_User
            	               
17718      ,	GenPrt_Req_Vld
            	              
17719      ,	GenPrt_Rsp_Data
            	               
17720      ,	GenPrt_Rsp_FlowId
            	                 
17721      ,	GenPrt_Rsp_Last
            	               
17722      ,	GenPrt_Rsp_Rdy
            	              
17723      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
17724      ,	GenPrt_Rsp_Status
            	                 
17725      ,	GenPrt_Rsp_Vld
            	              
17726      );
             
17727      	input  [31:0] GenLcl_Req_Addr         ;
           	                                       
17728      	input  [3:0]  GenLcl_Req_Be           ;
           	                                       
17729      	input         GenLcl_Req_BurstType    ;
           	                                       
17730      	input  [31:0] GenLcl_Req_Data         ;
           	                                       
17731      	input  [1:0]  GenLcl_Req_FlowId       ;
           	                                       
17732      	input         GenLcl_Req_Last         ;
           	                                       
17733      	input  [6:0]  GenLcl_Req_Len1         ;
           	                                       
17734      	input         GenLcl_Req_Lock         ;
           	                                       
17735      	input  [2:0]  GenLcl_Req_Opc          ;
           	                                       
17736      	output        GenLcl_Req_Rdy          ;
           	                                       
17737      	input         GenLcl_Req_SeqUnOrdered ;
           	                                       
17738      	input         GenLcl_Req_SeqUnique    ;
           	                                       
17739      	input  [7:0]  GenLcl_Req_User         ;
           	                                       
17740      	input         GenLcl_Req_Vld          ;
           	                                       
17741      	output [31:0] GenLcl_Rsp_Data         ;
           	                                       
17742      	output [1:0]  GenLcl_Rsp_FlowId       ;
           	                                       
17743      	output        GenLcl_Rsp_Last         ;
           	                                       
17744      	input         GenLcl_Rsp_Rdy          ;
           	                                       
17745      	output        GenLcl_Rsp_SeqUnOrdered ;
           	                                       
17746      	output [1:0]  GenLcl_Rsp_Status       ;
           	                                       
17747      	output        GenLcl_Rsp_Vld          ;
           	                                       
17748      	output [31:0] GenPrt_Req_Addr         ;
           	                                       
17749      	output [3:0]  GenPrt_Req_Be           ;
           	                                       
17750      	output        GenPrt_Req_BurstType    ;
           	                                       
17751      	output [31:0] GenPrt_Req_Data         ;
           	                                       
17752      	output [1:0]  GenPrt_Req_FlowId       ;
           	                                       
17753      	output        GenPrt_Req_Last         ;
           	                                       
17754      	output [6:0]  GenPrt_Req_Len1         ;
           	                                       
17755      	output        GenPrt_Req_Lock         ;
           	                                       
17756      	output [2:0]  GenPrt_Req_Opc          ;
           	                                       
17757      	input         GenPrt_Req_Rdy          ;
           	                                       
17758      	output        GenPrt_Req_SeqUnOrdered ;
           	                                       
17759      	output        GenPrt_Req_SeqUnique    ;
           	                                       
17760      	output [7:0]  GenPrt_Req_User         ;
           	                                       
17761      	output        GenPrt_Req_Vld          ;
           	                                       
17762      	input  [31:0] GenPrt_Rsp_Data         ;
           	                                       
17763      	input  [1:0]  GenPrt_Rsp_FlowId       ;
           	                                       
17764      	input         GenPrt_Rsp_Last         ;
           	                                       
17765      	output        GenPrt_Rsp_Rdy          ;
           	                                       
17766      	input         GenPrt_Rsp_SeqUnOrdered ;
           	                                       
17767      	input  [1:0]  GenPrt_Rsp_Status       ;
           	                                       
17768      	input         GenPrt_Rsp_Vld          ;
           	                                       
17769      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
17770      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
17771      	assign GenLcl_Rsp_FlowId = GenPrt_Rsp_FlowId;
           	                                             
17772      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
17773      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
17774      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
17775      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
17776      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
17777      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
17778      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
17779      	assign GenPrt_Req_Data = GenLcl_Req_Data;
           	                                         
17780      	assign GenPrt_Req_FlowId = GenLcl_Req_FlowId;
           	                                             
17781      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
17782      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
17783      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
17784      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
17785      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
17786      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
17787      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
17788      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
17789      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
17790      endmodule
                    
17791      
           
17792      `timescale 1ps/1ps
                             
17793      module rsnoc_z_H_R_G_P_U_U_f933d848 (
                                                
17794      	GenMst_Req_Addr
           	               
17795      ,	GenMst_Req_Be
            	             
17796      ,	GenMst_Req_BurstType
            	                    
17797      ,	GenMst_Req_Data
            	               
17798      ,	GenMst_Req_FlowId
            	                 
17799      ,	GenMst_Req_Last
            	               
17800      ,	GenMst_Req_Len1
            	               
17801      ,	GenMst_Req_Lock
            	               
17802      ,	GenMst_Req_Opc
            	              
17803      ,	GenMst_Req_Rdy
            	              
17804      ,	GenMst_Req_SeqUnOrdered
            	                       
17805      ,	GenMst_Req_SeqUnique
            	                    
17806      ,	GenMst_Req_User
            	               
17807      ,	GenMst_Req_Vld
            	              
17808      ,	GenMst_Rsp_Data
            	               
17809      ,	GenMst_Rsp_FlowId
            	                 
17810      ,	GenMst_Rsp_Last
            	               
17811      ,	GenMst_Rsp_Rdy
            	              
17812      ,	GenMst_Rsp_SeqUnOrdered
            	                       
17813      ,	GenMst_Rsp_Status
            	                 
17814      ,	GenMst_Rsp_Vld
            	              
17815      ,	GenSlv_Req_Addr
            	               
17816      ,	GenSlv_Req_Be
            	             
17817      ,	GenSlv_Req_BurstType
            	                    
17818      ,	GenSlv_Req_Data
            	               
17819      ,	GenSlv_Req_FlowId
            	                 
17820      ,	GenSlv_Req_Last
            	               
17821      ,	GenSlv_Req_Len1
            	               
17822      ,	GenSlv_Req_Lock
            	               
17823      ,	GenSlv_Req_Opc
            	              
17824      ,	GenSlv_Req_Rdy
            	              
17825      ,	GenSlv_Req_SeqUnOrdered
            	                       
17826      ,	GenSlv_Req_SeqUnique
            	                    
17827      ,	GenSlv_Req_User
            	               
17828      ,	GenSlv_Req_Vld
            	              
17829      ,	GenSlv_Rsp_Data
            	               
17830      ,	GenSlv_Rsp_FlowId
            	                 
17831      ,	GenSlv_Rsp_Last
            	               
17832      ,	GenSlv_Rsp_Rdy
            	              
17833      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
17834      ,	GenSlv_Rsp_Status
            	                 
17835      ,	GenSlv_Rsp_Vld
            	              
17836      ,	Sys_Clk
            	       
17837      ,	Sys_Clk_ClkS
            	            
17838      ,	Sys_Clk_En
            	          
17839      ,	Sys_Clk_EnS
            	           
17840      ,	Sys_Clk_RetRstN
            	               
17841      ,	Sys_Clk_RstN
            	            
17842      ,	Sys_Clk_Tm
            	          
17843      ,	Sys_Pwr_Idle
            	            
17844      ,	Sys_Pwr_WakeUp
            	              
17845      ,	WakeUp_GenMst
            	             
17846      ,	WakeUp_GenSlv
            	             
17847      );
             
17848      	output [31:0] GenMst_Req_Addr         ;
           	                                       
17849      	output [3:0]  GenMst_Req_Be           ;
           	                                       
17850      	output        GenMst_Req_BurstType    ;
           	                                       
17851      	output [31:0] GenMst_Req_Data         ;
           	                                       
17852      	output [1:0]  GenMst_Req_FlowId       ;
           	                                       
17853      	output        GenMst_Req_Last         ;
           	                                       
17854      	output [6:0]  GenMst_Req_Len1         ;
           	                                       
17855      	output        GenMst_Req_Lock         ;
           	                                       
17856      	output [2:0]  GenMst_Req_Opc          ;
           	                                       
17857      	input         GenMst_Req_Rdy          ;
           	                                       
17858      	output        GenMst_Req_SeqUnOrdered ;
           	                                       
17859      	output        GenMst_Req_SeqUnique    ;
           	                                       
17860      	output [7:0]  GenMst_Req_User         ;
           	                                       
17861      	output        GenMst_Req_Vld          ;
           	                                       
17862      	input  [31:0] GenMst_Rsp_Data         ;
           	                                       
17863      	input  [1:0]  GenMst_Rsp_FlowId       ;
           	                                       
17864      	input         GenMst_Rsp_Last         ;
           	                                       
17865      	output        GenMst_Rsp_Rdy          ;
           	                                       
17866      	input         GenMst_Rsp_SeqUnOrdered ;
           	                                       
17867      	input  [1:0]  GenMst_Rsp_Status       ;
           	                                       
17868      	input         GenMst_Rsp_Vld          ;
           	                                       
17869      	input  [31:0] GenSlv_Req_Addr         ;
           	                                       
17870      	input  [3:0]  GenSlv_Req_Be           ;
           	                                       
17871      	input         GenSlv_Req_BurstType    ;
           	                                       
17872      	input  [31:0] GenSlv_Req_Data         ;
           	                                       
17873      	input  [1:0]  GenSlv_Req_FlowId       ;
           	                                       
17874      	input         GenSlv_Req_Last         ;
           	                                       
17875      	input  [6:0]  GenSlv_Req_Len1         ;
           	                                       
17876      	input         GenSlv_Req_Lock         ;
           	                                       
17877      	input  [2:0]  GenSlv_Req_Opc          ;
           	                                       
17878      	output        GenSlv_Req_Rdy          ;
           	                                       
17879      	input         GenSlv_Req_SeqUnOrdered ;
           	                                       
17880      	input         GenSlv_Req_SeqUnique    ;
           	                                       
17881      	input  [7:0]  GenSlv_Req_User         ;
           	                                       
17882      	input         GenSlv_Req_Vld          ;
           	                                       
17883      	output [31:0] GenSlv_Rsp_Data         ;
           	                                       
17884      	output [1:0]  GenSlv_Rsp_FlowId       ;
           	                                       
17885      	output        GenSlv_Rsp_Last         ;
           	                                       
17886      	input         GenSlv_Rsp_Rdy          ;
           	                                       
17887      	output        GenSlv_Rsp_SeqUnOrdered ;
           	                                       
17888      	output [1:0]  GenSlv_Rsp_Status       ;
           	                                       
17889      	output        GenSlv_Rsp_Vld          ;
           	                                       
17890      	input         Sys_Clk                 ;
           	                                       
17891      	input         Sys_Clk_ClkS            ;
           	                                       
17892      	input         Sys_Clk_En              ;
           	                                       
17893      	input         Sys_Clk_EnS             ;
           	                                       
17894      	input         Sys_Clk_RetRstN         ;
           	                                       
17895      	input         Sys_Clk_RstN            ;
           	                                       
17896      	input         Sys_Clk_Tm              ;
           	                                       
17897      	output        Sys_Pwr_Idle            ;
           	                                       
17898      	output        Sys_Pwr_WakeUp          ;
           	                                       
17899      	output        WakeUp_GenMst           ;
           	                                       
17900      	output        WakeUp_GenSlv           ;
           	                                       
17901      	wire [31:0] u_Req_Addr                 ;
           	                                        
17902      	wire [3:0]  u_Req_Be                   ;
           	                                        
17903      	wire        u_Req_BurstType            ;
           	                                        
17904      	wire [31:0] u_Req_Data                 ;
           	                                        
17905      	wire [1:0]  u_Req_FlowId               ;
           	                                        
17906      	wire        u_Req_Last                 ;
           	                                        
17907      	wire [6:0]  u_Req_Len1                 ;
           	                                        
17908      	wire        u_Req_Lock                 ;
           	                                        
17909      	wire [2:0]  u_Req_Opc                  ;
           	                                        
17910      	wire        u_Req_Rdy                  ;
           	                                        
17911      	wire        u_Req_SeqUnOrdered         ;
           	                                        
17912      	wire        u_Req_SeqUnique            ;
           	                                        
17913      	wire [7:0]  u_Req_User                 ;
           	                                        
17914      	wire        u_Req_Vld                  ;
           	                                        
17915      	wire [31:0] u_Rsp_Data                 ;
           	                                        
17916      	wire [1:0]  u_Rsp_FlowId               ;
           	                                        
17917      	wire        u_Rsp_Last                 ;
           	                                        
17918      	wire        u_Rsp_Rdy                  ;
           	                                        
17919      	wire        u_Rsp_SeqUnOrdered         ;
           	                                        
17920      	wire [1:0]  u_Rsp_Status               ;
           	                                        
17921      	wire        u_Rsp_Vld                  ;
           	                                        
17922      	wire        u_70_Idle                  ;
           	                                        
17923      	wire        u_70_WakeUp                ;
           	                                        
17924      	wire [31:0] GenMstLcl_Req_Addr         ;
           	                                        
17925      	wire [3:0]  GenMstLcl_Req_Be           ;
           	                                        
17926      	wire        GenMstLcl_Req_BurstType    ;
           	                                        
17927      	wire [31:0] GenMstLcl_Req_Data         ;
           	                                        
17928      	wire [1:0]  GenMstLcl_Req_FlowId       ;
           	                                        
17929      	wire        GenMstLcl_Req_Last         ;
           	                                        
17930      	wire [6:0]  GenMstLcl_Req_Len1         ;
           	                                        
17931      	wire        GenMstLcl_Req_Lock         ;
           	                                        
17932      	wire [2:0]  GenMstLcl_Req_Opc          ;
           	                                        
17933      	wire        GenMstLcl_Req_Rdy          ;
           	                                        
17934      	wire        GenMstLcl_Req_SeqUnOrdered ;
           	                                        
17935      	wire        GenMstLcl_Req_SeqUnique    ;
           	                                        
17936      	wire [7:0]  GenMstLcl_Req_User         ;
           	                                        
17937      	wire        GenMstLcl_Req_Vld          ;
           	                                        
17938      	wire [31:0] GenMstLcl_Rsp_Data         ;
           	                                        
17939      	wire [1:0]  GenMstLcl_Rsp_FlowId       ;
           	                                        
17940      	wire        GenMstLcl_Rsp_Last         ;
           	                                        
17941      	wire        GenMstLcl_Rsp_Rdy          ;
           	                                        
17942      	wire        GenMstLcl_Rsp_SeqUnOrdered ;
           	                                        
17943      	wire [1:0]  GenMstLcl_Rsp_Status       ;
           	                                        
17944      	wire        GenMstLcl_Rsp_Vld          ;
           	                                        
17945      	wire        ReqPwr_Idle                ;
           	                                        
17946      	wire        ReqPwr_WakeUp              ;
           	                                        
17947      	wire        RspPwr_Idle                ;
           	                                        
17948      	wire        RspPwr_WakeUp              ;
           	                                        
17949      	wire [92:0] RxReq                      ;
           	                                        
17950      	wire [31:0] RxReqCn_Addr               ;
           	                                        
17951      	wire [3:0]  RxReqCn_Be                 ;
           	                                        
17952      	wire        RxReqCn_BurstType          ;
           	                                        
17953      	wire [31:0] RxReqCn_Data               ;
           	                                        
17954      	wire [1:0]  RxReqCn_FlowId             ;
           	                                        
17955      	wire        RxReqCn_Last               ;
           	                                        
17956      	wire [6:0]  RxReqCn_Len1               ;
           	                                        
17957      	wire        RxReqCn_Lock               ;
           	                                        
17958      	wire [2:0]  RxReqCn_Opc                ;
           	                                        
17959      	wire        RxReqCn_SeqUnOrdered       ;
           	                                        
17960      	wire        RxReqCn_SeqUnique          ;
           	                                        
17961      	wire [7:0]  RxReqCn_User               ;
           	                                        
17962      	wire [37:0] RxRsp                      ;
           	                                        
17963      	wire [31:0] RxRspCn_Data               ;
           	                                        
17964      	wire [1:0]  RxRspCn_FlowId             ;
           	                                        
17965      	wire        RxRspCn_Last               ;
           	                                        
17966      	wire        RxRspCn_SeqUnOrdered       ;
           	                                        
17967      	wire [1:0]  RxRspCn_Status             ;
           	                                        
17968      	wire        SlvReqRdy                  ;
           	                                        
17969      	wire [92:0] TxReq                      ;
           	                                        
17970      	wire [31:0] TxReqCn_Addr               ;
           	                                        
17971      	wire [3:0]  TxReqCn_Be                 ;
           	                                        
17972      	wire        TxReqCn_BurstType          ;
           	                                        
17973      	wire [31:0] TxReqCn_Data               ;
           	                                        
17974      	wire [1:0]  TxReqCn_FlowId             ;
           	                                        
17975      	wire        TxReqCn_Last               ;
           	                                        
17976      	wire [6:0]  TxReqCn_Len1               ;
           	                                        
17977      	wire        TxReqCn_Lock               ;
           	                                        
17978      	wire [2:0]  TxReqCn_Opc                ;
           	                                        
17979      	wire        TxReqCn_SeqUnOrdered       ;
           	                                        
17980      	wire        TxReqCn_SeqUnique          ;
           	                                        
17981      	wire [7:0]  TxReqCn_User               ;
           	                                        
17982      	wire [37:0] TxRsp                      ;
           	                                        
17983      	wire [31:0] TxRspCn_Data               ;
           	                                        
17984      	wire [1:0]  TxRspCn_FlowId             ;
           	                                        
17985      	wire        TxRspCn_Last               ;
           	                                        
17986      	wire        TxRspCn_SeqUnOrdered       ;
           	                                        
17987      	wire [1:0]  TxRspCn_Status             ;
           	                                        
17988      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
17989      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
17990      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
17991      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
17992      	assign RxReqCn_FlowId = GenSlv_Req_FlowId;
           	                                          
17993      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
17994      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
17995      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
17996      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
17997      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
17998      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
17999      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
18000      	assign RxReq =
           	              
18001      		{
           		 
18002      		RxReqCn_Addr
           		            
18003      		,
           		 
18004      		RxReqCn_Be
           		          
18005      		,
           		 
18006      		RxReqCn_BurstType
           		                 
18007      		,
           		 
18008      		RxReqCn_Data
           		            
18009      		,
           		 
18010      		RxReqCn_FlowId
           		              
18011      		,
           		 
18012      		RxReqCn_Last
           		            
18013      		,
           		 
18014      		RxReqCn_Len1
           		            
18015      		,
           		 
18016      		RxReqCn_Lock
           		            
18017      		,
           		 
18018      		RxReqCn_Opc
           		           
18019      		,
           		 
18020      		RxReqCn_SeqUnOrdered
           		                    
18021      		,
           		 
18022      		RxReqCn_SeqUnique
           		                 
18023      		,
           		 
18024      		RxReqCn_User
           		            
18025      		};
           		  
18026      	rsnoc_z_H_R_U_P_N_33ed4d46_A93 un33ed4d46(
           	                                          
18027      		.Rx_D( RxReq )
           		              
18028      	,	.RxRdy( SlvReqRdy )
           	 	                   
18029      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
18030      	,	.Sys_Clk( Sys_Clk )
           	 	                   
18031      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
18032      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
18033      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
18034      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
18035      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
18036      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
18037      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
18038      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
18039      	,	.Tx_D( TxReq )
           	 	              
18040      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
18041      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
18042      	);
           	  
18043      	assign TxReqCn_Addr = TxReq [92:61];
           	                                    
18044      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
18045      	assign TxReqCn_Be = TxReq [60:57];
           	                                  
18046      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
18047      	assign TxReqCn_BurstType = TxReq [56];
           	                                      
18048      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
18049      	assign TxReqCn_Data = TxReq [55:24];
           	                                    
18050      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
18051      	assign TxReqCn_FlowId = TxReq [23:22];
           	                                      
18052      	assign GenMstLcl_Req_FlowId = TxReqCn_FlowId;
           	                                             
18053      	assign TxReqCn_Last = TxReq [21];
           	                                 
18054      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
18055      	assign TxReqCn_Len1 = TxReq [20:14];
           	                                    
18056      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
18057      	assign TxReqCn_Lock = TxReq [13];
           	                                 
18058      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
18059      	assign TxReqCn_Opc = TxReq [12:10];
           	                                   
18060      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
18061      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
18062      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
18063      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
18064      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
18065      	assign TxReqCn_User = TxReq [7:0];
           	                                  
18066      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
18067      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
18068      	assign RxRspCn_FlowId = GenMstLcl_Rsp_FlowId;
           	                                             
18069      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
18070      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
18071      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
18072      	assign RxRsp = { RxRspCn_Data , RxRspCn_FlowId , RxRspCn_Last , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                        
18073      	rsnoc_z_H_R_U_P_N_33ed4d46_A38 un33ed4d46_161(
           	                                              
18074      		.Rx_D( RxRsp )
           		              
18075      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
18076      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
18077      	,	.Sys_Clk( Sys_Clk )
           	 	                   
18078      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
18079      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
18080      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
18081      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
18082      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
18083      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
18084      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
18085      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
18086      	,	.Tx_D( TxRsp )
           	 	              
18087      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
18088      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
18089      	);
           	  
18090      	rsnoc_z_H_R_G_U_P_U_14cb12ab uu14cb12ab(
           	                                        
18091      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
18092      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
18093      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
18094      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
18095      	,	.GenLcl_Req_FlowId( GenMstLcl_Req_FlowId )
           	 	                                          
18096      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
18097      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
18098      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
18099      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
18100      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
18101      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
18102      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
18103      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
18104      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
18105      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
18106      	,	.GenLcl_Rsp_FlowId( GenMstLcl_Rsp_FlowId )
           	 	                                          
18107      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
18108      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
18109      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
18110      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
18111      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
18112      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
18113      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
18114      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
18115      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
18116      	,	.GenPrt_Req_FlowId( u_Req_FlowId )
           	 	                                  
18117      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
18118      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
18119      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
18120      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
18121      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
18122      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
18123      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
18124      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
18125      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
18126      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
18127      	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
18128      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
18129      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
18130      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
18131      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
18132      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
18133      	);
           	  
18134      	rsnoc_z_H_R_G_U_Q_U_13087a7e05 uu13087a7e05(
           	                                            
18135      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
18136      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
18137      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
18138      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
18139      	,	.GenLcl_Req_FlowId( u_Req_FlowId )
           	 	                                  
18140      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
18141      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
18142      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
18143      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
18144      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
18145      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
18146      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
18147      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
18148      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
18149      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
18150      	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
           	 	                                  
18151      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
18152      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
18153      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
18154      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
18155      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
18156      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
18157      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
18158      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
18159      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
18160      	,	.GenPrt_Req_FlowId( GenMst_Req_FlowId )
           	 	                                       
18161      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
18162      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
18163      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
18164      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
18165      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
18166      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
18167      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
18168      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
18169      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
18170      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
18171      	,	.GenPrt_Rsp_FlowId( GenMst_Rsp_FlowId )
           	 	                                       
18172      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
18173      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
18174      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
18175      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
18176      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
18177      	,	.Sys_Clk( Sys_Clk )
           	 	                   
18178      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
18179      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
18180      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
18181      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
18182      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
18183      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
18184      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
18185      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
18186      	);
           	  
18187      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
18188      	assign TxRspCn_Data = TxRsp [37:6];
           	                                   
18189      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
18190      	assign TxRspCn_FlowId = TxRsp [5:4];
           	                                    
18191      	assign GenSlv_Rsp_FlowId = TxRspCn_FlowId;
           	                                          
18192      	assign TxRspCn_Last = TxRsp [3];
           	                                
18193      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
18194      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
18195      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
18196      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
18197      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
18198      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
18199      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
18200      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
18201      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
18202      endmodule
                    
18203      
           
18204      
           
18205      
           
18206      // FlexNoC version    : 4.7.0
                                        
18207      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
18208      // Exported Structure : /Specification.Architecture.Structure
                                                                        
18209      // ExportOption       : /verilog
                                           
18210      
           
18211      `timescale 1ps/1ps
                             
18212      module rsnoc_z_H_R_G_T2_Tt_Sp_e8a24ff1 (
                                                   
18213      	IdInfo_0_AddrBase
           	                 
18214      ,	IdInfo_0_AddrMask
            	                 
18215      ,	IdInfo_0_Debug
            	              
18216      ,	IdInfo_0_FlowId
            	               
18217      ,	IdInfo_0_Id
            	           
18218      ,	IdInfo_1_AddrBase
            	                 
18219      ,	IdInfo_1_AddrMask
            	                 
18220      ,	IdInfo_1_Debug
            	              
18221      ,	IdInfo_1_FlowId
            	               
18222      ,	IdInfo_1_Id
            	           
18223      ,	Translation_0_Aperture
            	                      
18224      ,	Translation_0_Id
            	                
18225      ,	Translation_0_PathFound
            	                       
18226      ,	Translation_0_SubFound
            	                      
18227      );
             
18228      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
18229      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
18230      	output        IdInfo_0_Debug          ;
           	                                       
18231      	output [1:0]  IdInfo_0_FlowId         ;
           	                                       
18232      	input  [1:0]  IdInfo_0_Id             ;
           	                                       
18233      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
18234      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
18235      	output        IdInfo_1_Debug          ;
           	                                       
18236      	output [1:0]  IdInfo_1_FlowId         ;
           	                                       
18237      	input  [1:0]  IdInfo_1_Id             ;
           	                                       
18238      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
18239      	output [1:0]  Translation_0_Id        ;
           	                                       
18240      	output        Translation_0_PathFound ;
           	                                       
18241      	output        Translation_0_SubFound  ;
           	                                       
18242      	wire [8:0]  u_28b6                    ;
           	                                       
18243      	wire        u_3103                    ;
           	                                       
18244      	wire        u_b8dd                    ;
           	                                       
18245      	wire        u_be98                    ;
           	                                       
18246      	reg  [29:0] IdInfo_0_AddrBase         ;
           	                                       
18247      	reg  [29:0] IdInfo_0_AddrMask         ;
           	                                       
18248      	reg         IdInfo_0_Debug            ;
           	                                       
18249      	reg  [1:0]  IdInfo_0_FlowId           ;
           	                                       
18250      	reg  [29:0] IdInfo_1_AddrBase         ;
           	                                       
18251      	reg  [29:0] IdInfo_1_AddrMask         ;
           	                                       
18252      	reg         IdInfo_1_Debug            ;
           	                                       
18253      	reg  [1:0]  IdInfo_1_FlowId           ;
           	                                       
18254      	reg  [1:0]  Translation_0_Id          ;
           	                                       
18255      	wire [2:0]  uTranslation_0_Id_caseSel ;
           	                                       
18256      	always @( IdInfo_0_Id ) begin
           	                             
18257      		case ( IdInfo_0_Id )
           		                    
18258      			2'b10   : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18259      			2'b01   : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18260      			2'b0    : IdInfo_0_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18261      			default : IdInfo_0_AddrBase = 30'b0 ;
           			                                     
18262      		endcase
           		       
18263      	end
           	   
18264      	always @( IdInfo_0_Id ) begin
           	                             
18265      		case ( IdInfo_0_Id )
           		                    
18266      			2'b10   : IdInfo_0_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18267      			2'b01   : IdInfo_0_AddrMask = 30'b111111111111111110000000000000 ;
           			                                                                  
18268      			2'b0    : IdInfo_0_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18269      			default : IdInfo_0_AddrMask = 30'b0 ;
           			                                     
18270      		endcase
           		       
18271      	end
           	   
18272      	always @( IdInfo_0_Id ) begin
           	                             
18273      		case ( IdInfo_0_Id )
           		                    
18274      			2'b10   : IdInfo_0_Debug = 1'b0 ;
           			                                 
18275      			2'b01   : IdInfo_0_Debug = 1'b0 ;
           			                                 
18276      			2'b0    : IdInfo_0_Debug = 1'b0 ;
           			                                 
18277      			default : IdInfo_0_Debug = 1'b0 ;
           			                                 
18278      		endcase
           		       
18279      	end
           	   
18280      	always @( IdInfo_0_Id ) begin
           	                             
18281      		case ( IdInfo_0_Id )
           		                    
18282      			2'b10   : IdInfo_0_FlowId = 2'b01 ;
           			                                   
18283      			2'b01   : IdInfo_0_FlowId = 2'b10 ;
           			                                   
18284      			2'b0    : IdInfo_0_FlowId = 2'b0 ;
           			                                  
18285      			default : IdInfo_0_FlowId = 2'b0 ;
           			                                  
18286      		endcase
           		       
18287      	end
           	   
18288      	always @( IdInfo_1_Id ) begin
           	                             
18289      		case ( IdInfo_1_Id )
           		                    
18290      			2'b10   : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18291      			2'b01   : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18292      			2'b0    : IdInfo_1_AddrBase = 30'b000000000000000000000000000000 ;
           			                                                                  
18293      			default : IdInfo_1_AddrBase = 30'b0 ;
           			                                     
18294      		endcase
           		       
18295      	end
           	   
18296      	always @( IdInfo_1_Id ) begin
           	                             
18297      		case ( IdInfo_1_Id )
           		                    
18298      			2'b10   : IdInfo_1_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18299      			2'b01   : IdInfo_1_AddrMask = 30'b111111111111111110000000000000 ;
           			                                                                  
18300      			2'b0    : IdInfo_1_AddrMask = 30'b111111111111111111000000000000 ;
           			                                                                  
18301      			default : IdInfo_1_AddrMask = 30'b0 ;
           			                                     
18302      		endcase
           		       
18303      	end
           	   
18304      	always @( IdInfo_1_Id ) begin
           	                             
18305      		case ( IdInfo_1_Id )
           		                    
18306      			2'b10   : IdInfo_1_Debug = 1'b0 ;
           			                                 
18307      			2'b01   : IdInfo_1_Debug = 1'b0 ;
           			                                 
18308      			2'b0    : IdInfo_1_Debug = 1'b0 ;
           			                                 
18309      			default : IdInfo_1_Debug = 1'b0 ;
           			                                 
18310      		endcase
           		       
18311      	end
           	   
18312      	always @( IdInfo_1_Id ) begin
           	                             
18313      		case ( IdInfo_1_Id )
           		                    
18314      			2'b10   : IdInfo_1_FlowId = 2'b01 ;
           			                                   
18315      			2'b01   : IdInfo_1_FlowId = 2'b10 ;
           			                                   
18316      			2'b0    : IdInfo_1_FlowId = 2'b0 ;
           			                                  
18317      			default : IdInfo_1_FlowId = 2'b0 ;
           			                                  
18318      		endcase
           		       
18319      	end
           	   
18320      	assign u_28b6 = Translation_0_Aperture;
           	                                       
18321      	assign u_3103 = u_28b6 == 9'b000101001;
           	                                       
18322      	assign u_be98 = ( u_28b6 & 9'b111011111 ) == 9'b000001010;
           	                                                          
18323      	assign u_b8dd = u_28b6 == 9'b000001000;
           	                                       
18324      	assign uTranslation_0_Id_caseSel = { u_3103 , u_be98 , u_b8dd } ;
           	                                                                 
18325      	always @( uTranslation_0_Id_caseSel ) begin
           	                                           
18326      		case ( uTranslation_0_Id_caseSel )
           		                                  
18327      			3'b001  : Translation_0_Id = 2'b0 ;
           			                                   
18328      			3'b010  : Translation_0_Id = 2'b01 ;
           			                                    
18329      			3'b100  : Translation_0_Id = 2'b10 ;
           			                                    
18330      			default : Translation_0_Id = 2'b0 ;
           			                                   
18331      		endcase
           		       
18332      	end
           	   
18333      	assign Translation_0_PathFound = u_b8dd | u_be98 | u_3103;
           	                                                          
18334      	assign Translation_0_SubFound = 1'b1;
           	                                     
18335      endmodule
                    
18336      
           
18337      `timescale 1ps/1ps
                             
18338      module rsnoc_z_H_R_G_T2_Tt_U_709f44eb (
                                                  
18339      	IdInfo_0_AddrBase
           	                 
18340      ,	IdInfo_0_AddrMask
            	                 
18341      ,	IdInfo_0_Debug
            	              
18342      ,	IdInfo_0_FlowId
            	               
18343      ,	IdInfo_0_Id
            	           
18344      ,	IdInfo_1_AddrBase
            	                 
18345      ,	IdInfo_1_AddrMask
            	                 
18346      ,	IdInfo_1_Debug
            	              
18347      ,	IdInfo_1_FlowId
            	               
18348      ,	IdInfo_1_Id
            	           
18349      ,	Translation_0_Aperture
            	                      
18350      ,	Translation_0_Id
            	                
18351      ,	Translation_0_PathFound
            	                       
18352      ,	Translation_0_SubFound
            	                      
18353      );
             
18354      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
18355      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
18356      	output        IdInfo_0_Debug          ;
           	                                       
18357      	output [1:0]  IdInfo_0_FlowId         ;
           	                                       
18358      	input  [1:0]  IdInfo_0_Id             ;
           	                                       
18359      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
18360      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
18361      	output        IdInfo_1_Debug          ;
           	                                       
18362      	output [1:0]  IdInfo_1_FlowId         ;
           	                                       
18363      	input  [1:0]  IdInfo_1_Id             ;
           	                                       
18364      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
18365      	output [1:0]  Translation_0_Id        ;
           	                                       
18366      	output        Translation_0_PathFound ;
           	                                       
18367      	output        Translation_0_SubFound  ;
           	                                       
18368      	rsnoc_z_H_R_G_T2_Tt_Sp_e8a24ff1 Isp(
           	                                    
18369      		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
           		                                       
18370      	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
           	 	                                       
18371      	,	.IdInfo_0_Debug( IdInfo_0_Debug )
           	 	                                 
18372      	,	.IdInfo_0_FlowId( IdInfo_0_FlowId )
           	 	                                   
18373      	,	.IdInfo_0_Id( IdInfo_0_Id )
           	 	                           
18374      	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
           	 	                                       
18375      	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
           	 	                                       
18376      	,	.IdInfo_1_Debug( IdInfo_1_Debug )
           	 	                                 
18377      	,	.IdInfo_1_FlowId( IdInfo_1_FlowId )
           	 	                                   
18378      	,	.IdInfo_1_Id( IdInfo_1_Id )
           	 	                           
18379      	,	.Translation_0_Aperture( Translation_0_Aperture )
           	 	                                                 
18380      	,	.Translation_0_Id( Translation_0_Id )
           	 	                                     
18381      	,	.Translation_0_PathFound( Translation_0_PathFound )
           	 	                                                   
18382      	,	.Translation_0_SubFound( Translation_0_SubFound )
           	 	                                                 
18383      	);
           	  
18384      endmodule
                    
18385      
           
18386      
           
18387      
           
18388      // FlexNoC version    : 4.7.0
                                        
18389      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
18390      // Exported Structure : /Specification.Architecture.Structure
                                                                        
18391      // ExportOption       : /verilog
                                           
18392      
           
18393      `timescale 1ps/1ps
                             
18394      module rsnoc_z_T_C_S_C_L_R_C_I9cc46ed3ae_L14 ( I_106543210 , O );
                                                                            
18395      	output [7:0]  I_106543210 ;
           	                           
18396      	input  [13:0] O           ;
           	                           
18397      	wire  T_0  ;
           	            
18398      	wire  T_1  ;
           	            
18399      	wire  T_10 ;
           	            
18400      	wire  T_2  ;
           	            
18401      	wire  T_3  ;
           	            
18402      	wire  T_4  ;
           	            
18403      	wire  T_5  ;
           	            
18404      	wire  T_6  ;
           	            
18405      	assign T_10 = O [10];
           	                     
18406      	assign T_6 = O [6];
           	                   
18407      	assign T_5 = O [5];
           	                   
18408      	assign T_4 = O [4];
           	                   
18409      	assign T_3 = O [3];
           	                   
18410      	assign T_2 = O [2];
           	                   
18411      	assign T_1 = O [1];
           	                   
18412      	assign T_0 = O [0];
           	                   
18413      	assign I_106543210 = { T_10 , T_6 , T_5 , T_4 , T_3 , T_2 , T_1 , T_0 };
           	                                                                        
18414      endmodule
                    
18415      
           
18416      `timescale 1ps/1ps
                             
18417      module rsnoc_z_H_R_G_T2_B_U_33a255c4 (
                                                 
18418      	CrossB1
           	       
18419      ,	Rx_Data
            	       
18420      ,	Rx_Head
            	       
18421      ,	Rx_Rdy
            	      
18422      ,	Rx_Tail
            	       
18423      ,	Rx_Vld
            	      
18424      ,	Sys_Clk
            	       
18425      ,	Sys_Clk_ClkS
            	            
18426      ,	Sys_Clk_En
            	          
18427      ,	Sys_Clk_EnS
            	           
18428      ,	Sys_Clk_RetRstN
            	               
18429      ,	Sys_Clk_RstN
            	            
18430      ,	Sys_Clk_Tm
            	          
18431      ,	Sys_Pwr_Idle
            	            
18432      ,	Sys_Pwr_WakeUp
            	              
18433      ,	Tx_Data
            	       
18434      ,	Tx_Head
            	       
18435      ,	Tx_Rdy
            	      
18436      ,	Tx_Tail
            	       
18437      ,	Tx_Vld
            	      
18438      );
             
18439      	input  [31:0]  CrossB1         ;
           	                                
18440      	input  [107:0] Rx_Data         ;
           	                                
18441      	input          Rx_Head         ;
           	                                
18442      	output         Rx_Rdy          ;
           	                                
18443      	input          Rx_Tail         ;
           	                                
18444      	input          Rx_Vld          ;
           	                                
18445      	input          Sys_Clk         ;
           	                                
18446      	input          Sys_Clk_ClkS    ;
           	                                
18447      	input          Sys_Clk_En      ;
           	                                
18448      	input          Sys_Clk_EnS     ;
           	                                
18449      	input          Sys_Clk_RetRstN ;
           	                                
18450      	input          Sys_Clk_RstN    ;
           	                                
18451      	input          Sys_Clk_Tm      ;
           	                                
18452      	output         Sys_Pwr_Idle    ;
           	                                
18453      	output         Sys_Pwr_WakeUp  ;
           	                                
18454      	output [107:0] Tx_Data         ;
           	                                
18455      	output         Tx_Head         ;
           	                                
18456      	input          Tx_Rdy          ;
           	                                
18457      	output         Tx_Tail         ;
           	                                
18458      	output         Tx_Vld          ;
           	                                
18459      	wire [3:0]  u_1815                       ;
           	                                          
18460      	wire [30:0] u_1dd5_Addr                  ;
           	                                          
18461      	wire [2:0]  u_1dd5_Echo                  ;
           	                                          
18462      	wire [6:0]  u_1dd5_Len1                  ;
           	                                          
18463      	wire        u_1dd5_Lock                  ;
           	                                          
18464      	wire [3:0]  u_1dd5_Opc                   ;
           	                                          
18465      	wire [13:0] u_1dd5_RouteId               ;
           	                                          
18466      	wire [1:0]  u_1dd5_Status                ;
           	                                          
18467      	wire [7:0]  u_1dd5_User                  ;
           	                                          
18468      	wire [3:0]  u_2357                       ;
           	                                          
18469      	wire [35:0] u_2393                       ;
           	                                          
18470      	wire [35:0] u_324d                       ;
           	                                          
18471      	wire        u_4cb7                       ;
           	                                          
18472      	wire [3:0]  u_54b9                       ;
           	                                          
18473      	wire        u_6f10                       ;
           	                                          
18474      	wire [3:0]  u_7e3b                       ;
           	                                          
18475      	wire [69:0] u_939c                       ;
           	                                          
18476      	wire [3:0]  u_9580                       ;
           	                                          
18477      	wire [30:0] u_998_Addr                   ;
           	                                          
18478      	wire [2:0]  u_998_Echo                   ;
           	                                          
18479      	wire [6:0]  u_998_Len1                   ;
           	                                          
18480      	wire        u_998_Lock                   ;
           	                                          
18481      	wire [3:0]  u_998_Opc                    ;
           	                                          
18482      	wire [13:0] u_998_RouteId                ;
           	                                          
18483      	wire [1:0]  u_998_Status                 ;
           	                                          
18484      	wire [7:0]  u_998_User                   ;
           	                                          
18485      	wire [37:0] u_a335                       ;
           	                                          
18486      	wire [3:0]  u_a33a                       ;
           	                                          
18487      	wire [37:0] u_af03                       ;
           	                                          
18488      	wire [3:0]  u_b175                       ;
           	                                          
18489      	wire [3:0]  u_c139                       ;
           	                                          
18490      	wire [35:0] u_c54c                       ;
           	                                          
18491      	reg  [1:0]  u_cc5c                       ;
           	                                          
18492      	wire [69:0] u_d6b3                       ;
           	                                          
18493      	wire [2:0]  u_dade                       ;
           	                                          
18494      	wire [3:0]  u_e423                       ;
           	                                          
18495      	wire [3:0]  u_f586                       ;
           	                                          
18496      	wire [7:0]  u_fabc                       ;
           	                                          
18497      	wire [35:0] u_fc8c                       ;
           	                                          
18498      	wire        Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                          
18499      	wire        Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                          
18500      	wire        Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                          
18501      	wire        Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                          
18502      	wire        Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                          
18503      	wire        Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                          
18504      	wire        Dbg_PRESTRM_NOTSUPPORTED     ;
           	                                          
18505      	wire        Dbg_STATUS_ERR               ;
           	                                          
18506      	wire        Err                          ;
           	                                          
18507      	wire [2:0]  ErrType                      ;
           	                                          
18508      	wire [7:0]  ErrTypeRaw                   ;
           	                                          
18509      	wire        LckSeqUnsupported            ;
           	                                          
18510      	wire        MaskPre                      ;
           	                                          
18511      	wire        NotLocked                    ;
           	                                          
18512      	wire [30:0] RxAddr                       ;
           	                                          
18513      	wire [30:0] RxDbg_Addr                   ;
           	                                          
18514      	wire [2:0]  RxDbg_Echo                   ;
           	                                          
18515      	wire [6:0]  RxDbg_Len1                   ;
           	                                          
18516      	wire        RxDbg_Lock                   ;
           	                                          
18517      	wire [3:0]  RxDbg_Opc                    ;
           	                                          
18518      	wire [13:0] RxDbg_RouteId                ;
           	                                          
18519      	wire [1:0]  RxDbg_Status                 ;
           	                                          
18520      	wire [7:0]  RxDbg_User                   ;
           	                                          
18521      	wire        RxErr                        ;
           	                                          
18522      	wire [6:0]  RxLen1                       ;
           	                                          
18523      	wire        RxLock                       ;
           	                                          
18524      	reg         RxNullRd                     ;
           	                                          
18525      	wire [3:0]  RxOpc                        ;
           	                                          
18526      	wire        RxPre                        ;
           	                                          
18527      	wire        RxPreAbort                   ;
           	                                          
18528      	wire        RxPreBlck                    ;
           	                                          
18529      	wire        RxPreLock                    ;
           	                                          
18530      	wire        RxPreNullRd                  ;
           	                                          
18531      	wire        RxPreOne                     ;
           	                                          
18532      	wire        RxPreRdCondWr                ;
           	                                          
18533      	wire        RxPreStrm                    ;
           	                                          
18534      	wire [1:0]  RxStatus                     ;
           	                                          
18535      	wire        RxUrg                        ;
           	                                          
18536      	wire        RxWrap                       ;
           	                                          
18537      	wire [30:0] TxDbg_Addr                   ;
           	                                          
18538      	wire [2:0]  TxDbg_Echo                   ;
           	                                          
18539      	wire [6:0]  TxDbg_Len1                   ;
           	                                          
18540      	wire        TxDbg_Lock                   ;
           	                                          
18541      	wire [3:0]  TxDbg_Opc                    ;
           	                                          
18542      	wire [13:0] TxDbg_RouteId                ;
           	                                          
18543      	wire [1:0]  TxDbg_Status                 ;
           	                                          
18544      	wire [7:0]  TxDbg_User                   ;
           	                                          
18545      	wire [69:0] TxHdr                        ;
           	                                          
18546      	wire [1:0]  uu_cc5c_caseSel              ;
           	                                          
18547      	assign RxOpc = Rx_Data [92:89];
           	                               
18548      	assign RxPre = RxOpc == 4'b1000;
           	                                
18549      	assign RxLen1 = Rx_Data [86:80];
           	                                
18550      	assign u_af03 = Rx_Data [37:0];
           	                               
18551      	assign u_324d = u_af03 [35:0];
           	                              
18552      	assign u_2393 = u_324d;
           	                       
18553      	assign u_e423 = u_2393 [34:31];
           	                               
18554      	assign u_9580 = u_e423;
           	                       
18555      	assign RxPreStrm = RxPre & ( | RxLen1 ) & u_9580 == 4'b1101;
           	                                                            
18556      	assign u_a335 = Rx_Data [37:0];
           	                               
18557      	assign u_c54c = u_a335 [35:0];
           	                              
18558      	assign u_fc8c = u_c54c;
           	                       
18559      	assign u_54b9 = u_fc8c [34:31];
           	                               
18560      	assign u_f586 = u_54b9;
           	                       
18561      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
18562      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
18563      	assign RxAddr = Rx_Data [79:49];
           	                                
18564      	assign u_a33a = RxAddr [3:0];
           	                             
18565      	assign u_b175 = u_a33a;
           	                       
18566      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
18567      	assign u_1815 = RxAddr [3:0];
           	                             
18568      	assign u_c139 = u_1815;
           	                       
18569      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
18570      	assign u_7e3b = RxAddr [3:0];
           	                             
18571      	assign u_2357 = u_7e3b;
           	                       
18572      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
18573      	assign RxLock = Rx_Data [107];
           	                              
18574      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
18575      	assign u_6f10 = RxPreAbort;
           	                           
18576      	assign MaskPre = ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head | u_4cb7;
           	                                                                                                                 
18577      	assign Rx_Rdy = Tx_Rdy | MaskPre;
           	                                 
18578      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg68(
           	                                          
18579      		.Clk( Sys_Clk )
           		               
18580      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18581      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18582      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18583      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18584      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18585      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18586      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18587      	,	.O( u_4cb7 )
           	 	            
18588      	,	.Reset( Rx_Tail )
           	 	                 
18589      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_6f10 ) & Rx_Head )
           	 	                                                                                              
18590      	);
           	  
18591      	assign Sys_Pwr_Idle = 1'b1;
           	                           
18592      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
18593      	assign RxStatus = Rx_Data [88:87];
           	                                  
18594      	assign RxErr = RxStatus == 2'b01;
           	                                 
18595      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
18596      	assign Dbg_BURST_MAP_INCR_CROSSING =
           	                                    
18597      			~ RxWrap
           			        
18598      		&		( { 1'b0 , RxAddr } & CrossB1 ) != ( { 1'b0 , RxAddr + { 24'b0 , RxLen1 } } & CrossB1 );
           		 		                                                                                        
18599      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 25'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                     
18600      	assign RxUrg = RxOpc == 4'b1001;
           	                                
18601      	assign Err =
           	            
18602      			( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                               
18603      		&	~ RxUrg;
           		 	        
18604      	assign TxHdr =
           	              
18605      		{	RxLock & RxPre
           		 	              
18606      		,	Rx_Data [106:93]
           		 	                
18607      		,
           		 
18608      		RxOpc
           		     
18609      		,
           		 
18610      		u_cc5c
           		      
18611      		,		Rx_Data [86:80] & ~ { 7 { 1'b0 }  }
           		 		                                   
18612      		,		Rx_Data [79:49] & ~ { 31 { 1'b0 }  }
           		 		                                    
18613      		,	Rx_Data [48:41]
           		 	               
18614      		,	Rx_Data [40:38]
           		 	               
18615      		};
           		  
18616      	assign Tx_Data = { TxHdr , Rx_Data [37:0] };
           	                                            
18617      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
18618      		.Clk( Sys_Clk )
           		               
18619      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18620      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18621      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18622      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18623      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18624      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18625      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18626      	,	.O( NotLocked )
           	 	               
18627      	,	.Reset( Rx_Tail )
           	 	                 
18628      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
18629      	);
           	  
18630      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
18631      		.Clk( Sys_Clk )
           		               
18632      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18633      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18634      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18635      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18636      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18637      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18638      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18639      	,	.O( LckSeqUnsupported )
           	 	                       
18640      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
18641      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
18642      	);
           	  
18643      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
18644      		if ( ! Sys_Clk_RstN )
           		                     
18645      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
18646      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
18647      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
18648      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
18649      	always @( uu_cc5c_caseSel ) begin
           	                                 
18650      		case ( uu_cc5c_caseSel )
           		                        
18651      			2'b01   : u_cc5c = 2'b10 ;
           			                          
18652      			2'b10   : u_cc5c = 2'b01 ;
           			                          
18653      			2'b0    : u_cc5c = 2'b00 ;
           			                          
18654      			default : u_cc5c = 2'b00 ;
           			                          
18655      		endcase
           		       
18656      	end
           	   
18657      	assign Tx_Head = Rx_Head;
           	                         
18658      	assign Tx_Tail = Rx_Tail;
           	                         
18659      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
18660      	assign ErrTypeRaw =
           	                   
18661      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
18662      	assign ErrType = u_dade;
           	                        
18663      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
18664      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
18665      	assign u_939c = Rx_Data [107:38];
           	                                 
18666      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
18667      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
18668      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
18669      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
18670      	assign u_1dd5_Lock = u_939c [69];
           	                                 
18671      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
18672      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
18673      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
18674      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
18675      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
18676      	assign u_1dd5_User = u_939c [10:3];
           	                                   
18677      	assign RxDbg_User = u_1dd5_User;
           	                                
18678      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
18679      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
18680      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
18681      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
18682      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
18683      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
18684      	assign TxDbg_Status = u_998_Status;
           	                                   
18685      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
18686      	assign TxDbg_Addr = u_998_Addr;
           	                               
18687      	assign u_998_Lock = u_d6b3 [69];
           	                                
18688      	assign TxDbg_Lock = u_998_Lock;
           	                               
18689      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
18690      	assign TxDbg_Echo = u_998_Echo;
           	                               
18691      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
18692      	assign TxDbg_Len1 = u_998_Len1;
           	                               
18693      	assign u_998_User = u_d6b3 [10:3];
           	                                  
18694      	assign TxDbg_User = u_998_User;
           	                               
18695      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
18696      	assign TxDbg_Opc = u_998_Opc;
           	                             
18697      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
18698      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
18699      	assign Dbg_STATUS_ERR = RxErr;
           	                              
18700      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
18701      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
18702      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
18703      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
18704      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
18705      endmodule
                    
18706      
           
18707      // synopsys translate_off
                                    
18708      // synthesis translate_off
                                     
18709      `timescale 1ps/1ps
                             
18710      module rsnoc_z_H_R_G_T2_S_U_31b7e78b (
                                                 
18711      	Clk
           	   
18712      ,	Clk_ClkS
            	        
18713      ,	Clk_En
            	      
18714      ,	Clk_EnS
            	       
18715      ,	Clk_RetRstN
            	           
18716      ,	Clk_RstN
            	        
18717      ,	Clk_Tm
            	      
18718      ,	Rx_Data
            	       
18719      ,	Rx_Head
            	       
18720      ,	Rx_Rdy
            	      
18721      ,	Rx_Tail
            	       
18722      ,	Rx_Vld
            	      
18723      ,	RxAddrMask
            	          
18724      ,	RxApertureHit
            	             
18725      ,	RxPathHit
            	         
18726      );
             
18727      	input         Clk           ;
           	                             
18728      	input         Clk_ClkS      ;
           	                             
18729      	input         Clk_En        ;
           	                             
18730      	input         Clk_EnS       ;
           	                             
18731      	input         Clk_RetRstN   ;
           	                             
18732      	input         Clk_RstN      ;
           	                             
18733      	input         Clk_Tm        ;
           	                             
18734      	input [107:0] Rx_Data       ;
           	                             
18735      	input         Rx_Head       ;
           	                             
18736      	input         Rx_Rdy        ;
           	                             
18737      	input         Rx_Tail       ;
           	                             
18738      	input         Rx_Vld        ;
           	                             
18739      	input [29:0]  RxAddrMask    ;
           	                             
18740      	input         RxApertureHit ;
           	                             
18741      	input         RxPathHit     ;
           	                             
18742      	wire [30:0] u_1dd5_Addr    ;
           	                            
18743      	wire [2:0]  u_1dd5_Echo    ;
           	                            
18744      	wire [6:0]  u_1dd5_Len1    ;
           	                            
18745      	wire        u_1dd5_Lock    ;
           	                            
18746      	wire [3:0]  u_1dd5_Opc     ;
           	                            
18747      	wire [13:0] u_1dd5_RouteId ;
           	                            
18748      	wire [1:0]  u_1dd5_Status  ;
           	                            
18749      	wire [7:0]  u_1dd5_User    ;
           	                            
18750      	wire [1:0]  u_5389         ;
           	                            
18751      	wire [69:0] u_939c         ;
           	                            
18752      	wire [3:0]  u_a33a         ;
           	                            
18753      	wire [3:0]  u_b175         ;
           	                            
18754      	wire        RdXSeen        ;
           	                            
18755      	wire        RxAbort        ;
           	                            
18756      	wire [30:0] RxAddr         ;
           	                            
18757      	wire [28:0] RxAddrMaskT    ;
           	                            
18758      	wire [30:0] RxDbg_Addr     ;
           	                            
18759      	wire [2:0]  RxDbg_Echo     ;
           	                            
18760      	wire [6:0]  RxDbg_Len1     ;
           	                            
18761      	wire        RxDbg_Lock     ;
           	                            
18762      	wire [3:0]  RxDbg_Opc      ;
           	                            
18763      	wire [13:0] RxDbg_RouteId  ;
           	                            
18764      	wire [1:0]  RxDbg_Status   ;
           	                            
18765      	wire [7:0]  RxDbg_User     ;
           	                            
18766      	wire        RxErr          ;
           	                            
18767      	wire [6:0]  RxLen1         ;
           	                            
18768      	wire        RxLock         ;
           	                            
18769      	wire [3:0]  RxOpc          ;
           	                            
18770      	wire        RxPre          ;
           	                            
18771      	wire        RxPreAtomic    ;
           	                            
18772      	wire [1:0]  RxStatus       ;
           	                            
18773      	wire        RxUrg          ;
           	                            
18774      	wire        RxWrap         ;
           	                            
18775      	wire        SevErr_0       ;
           	                            
18776      	wire        SevErr_1       ;
           	                            
18777      	wire        SevErr_12      ;
           	                            
18778      	wire        SevErr_2       ;
           	                            
18779      	wire        SevErr_4       ;
           	                            
18780      	wire        SevErr_5       ;
           	                            
18781      	wire        SevErr_8       ;
           	                            
18782      	wire        SevErr_9       ;
           	                            
18783      	reg         dontStop       ;
           	                            
18784      	assign u_939c = Rx_Data [107:38];
           	                                 
18785      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
18786      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
18787      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
18788      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
18789      	assign u_1dd5_Lock = u_939c [69];
           	                                 
18790      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
18791      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
18792      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
18793      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
18794      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
18795      	assign u_1dd5_User = u_939c [10:3];
           	                                   
18796      	assign RxDbg_User = u_1dd5_User;
           	                                
18797      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
18798      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
18799      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
18800      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
18801      	assign RxOpc = Rx_Data [92:89];
           	                               
18802      	assign RxUrg = RxOpc == 4'b1001;
           	                                
18803      	assign RxPre = RxOpc == 4'b1000;
           	                                
18804      	assign RxLock = Rx_Data [107];
           	                              
18805      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
18806      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
18807      	always @( posedge Clk )
           	                       
18808      		if ( Clk == 1'b1 )
           		                  
18809      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
18810      				dontStop = 0;
           				             
18811      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18812      				if (!dontStop) begin
           				                    
18813      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
18814      					$stop;
           					      
18815      				end
           				   
18816      			end
           			   
18817      	assign RxAddr = Rx_Data [79:49];
           	                                
18818      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
18819      	assign RxStatus = Rx_Data [88:87];
           	                                  
18820      	assign RxErr = RxStatus == 2'b01;
           	                                 
18821      	assign SevErr_5 =
           	                 
18822      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
18823      		&	Rx_Head;
           		 	        
18824      	always @( posedge Clk )
           	                       
18825      		if ( Clk == 1'b1 )
           		                  
18826      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
18827      				dontStop = 0;
           				             
18828      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18829      				if (!dontStop) begin
           				                    
18830      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
18831      					$stop;
           					      
18832      				end
           				   
18833      			end
           			   
18834      	always @( posedge Clk )
           	                       
18835      		if ( Clk == 1'b1 )
           		                  
18836      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18837      				dontStop = 0;
           				             
18838      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18839      				if (!dontStop) begin
           				                    
18840      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
18841      					$stop;
           					      
18842      				end
           				   
18843      			end
           			   
18844      	always @( posedge Clk )
           	                       
18845      		if ( Clk == 1'b1 )
           		                  
18846      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18847      				dontStop = 0;
           				             
18848      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18849      				if (!dontStop) begin
           				                    
18850      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
18851      					$stop;
           					      
18852      				end
           				   
18853      			end
           			   
18854      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
18855      	assign u_5389 = RxAddr [1:0];
           	                             
18856      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
18857      	always @( posedge Clk )
           	                       
18858      		if ( Clk == 1'b1 )
           		                  
18859      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
18860      				dontStop = 0;
           				             
18861      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18862      				if (!dontStop) begin
           				                    
18863      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
18864      					$stop;
           					      
18865      				end
           				   
18866      			end
           			   
18867      	assign RxLen1 = Rx_Data [86:80];
           	                                
18868      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
18869      	always @( posedge Clk )
           	                       
18870      		if ( Clk == 1'b1 )
           		                  
18871      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
18872      				dontStop = 0;
           				             
18873      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18874      				if (!dontStop) begin
           				                    
18875      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
18876      					$stop;
           					      
18877      				end
           				   
18878      			end
           			   
18879      	always @( posedge Clk )
           	                       
18880      		if ( Clk == 1'b1 )
           		                  
18881      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18882      				dontStop = 0;
           				             
18883      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18884      				if (!dontStop) begin
           				                    
18885      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
18886      					$stop;
           					      
18887      				end
           				   
18888      			end
           			   
18889      	always @( posedge Clk )
           	                       
18890      		if ( Clk == 1'b1 )
           		                  
18891      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18892      				dontStop = 0;
           				             
18893      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18894      				if (!dontStop) begin
           				                    
18895      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
18896      					$stop;
           					      
18897      				end
           				   
18898      			end
           			   
18899      	assign u_a33a = RxAddr [3:0];
           	                             
18900      	assign u_b175 = u_a33a;
           	                       
18901      	assign RxPreAtomic =
           	                    
18902      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
18903      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
18904      	always @( posedge Clk )
           	                       
18905      		if ( Clk == 1'b1 )
           		                  
18906      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
18907      				dontStop = 0;
           				             
18908      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18909      				if (!dontStop) begin
           				                    
18910      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
18911      					$stop;
           					      
18912      				end
           				   
18913      			end
           			   
18914      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
18915      	always @( posedge Clk )
           	                       
18916      		if ( Clk == 1'b1 )
           		                  
18917      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
18918      				dontStop = 0;
           				             
18919      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18920      				if (!dontStop) begin
           				                    
18921      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
18922      					$stop;
           					      
18923      				end
           				   
18924      			end
           			   
18925      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
18926      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
18927      			.Clk( Clk )
           			           
18928      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
18929      		,	.Clk_En( Clk_En )
           		 	                 
18930      		,	.Clk_EnS( Clk_EnS )
           		 	                   
18931      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
18932      		,	.Clk_RstN( Clk_RstN )
           		 	                     
18933      		,	.Clk_Tm( Clk_Tm )
           		 	                 
18934      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
18935      		,	.O( RdXSeen )
           		 	             
18936      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
18937      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
18938      		);
           		  
18939      	always @( posedge Clk )
           	                       
18940      		if ( Clk == 1'b1 )
           		                  
18941      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
18942      				dontStop = 0;
           				             
18943      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18944      				if (!dontStop) begin
           				                    
18945      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
18946      					$stop;
           					      
18947      				end
           				   
18948      			end
           			   
18949      	always @( posedge Clk )
           	                       
18950      		if ( Clk == 1'b1 )
           		                  
18951      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18952      				dontStop = 0;
           				             
18953      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18954      				if (!dontStop) begin
           				                    
18955      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
18956      					$stop;
           					      
18957      				end
           				   
18958      			end
           			   
18959      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
18960      	always @( posedge Clk )
           	                       
18961      		if ( Clk == 1'b1 )
           		                  
18962      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
18963      				dontStop = 0;
           				             
18964      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18965      				if (!dontStop) begin
           				                    
18966      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
18967      					$stop;
           					      
18968      				end
           				   
18969      			end
           			   
18970      	endmodule
           	         
18971      	// synthesis translate_on
           	                         
18972      	// synopsys translate_on
           	                        
18973      
           
18974      `timescale 1ps/1ps
                             
18975      module rsnoc_z_H_R_G_T2_F_U_fbb8a4ab (
                                                 
18976      	AddrMask
           	        
18977      ,	CxtRd_AddLd0
            	            
18978      ,	CxtRd_Addr4Be
            	             
18979      ,	CxtRd_Echo
            	          
18980      ,	CxtRd_Head
            	          
18981      ,	CxtRd_Len1
            	          
18982      ,	CxtRd_OpcT
            	          
18983      ,	CxtRd_RouteIdZ
            	              
18984      ,	CxtWr_AddLd0
            	            
18985      ,	CxtWr_Addr4Be
            	             
18986      ,	CxtWr_Echo
            	          
18987      ,	CxtWr_Head
            	          
18988      ,	CxtWr_Len1
            	          
18989      ,	CxtWr_OpcT
            	          
18990      ,	CxtWr_RouteIdZ
            	              
18991      ,	Debug
            	     
18992      ,	Empty
            	     
18993      ,	PathFound
            	         
18994      ,	ReqRx_Data
            	          
18995      ,	ReqRx_Head
            	          
18996      ,	ReqRx_Rdy
            	         
18997      ,	ReqRx_Tail
            	          
18998      ,	ReqRx_Vld
            	         
18999      ,	ReqTx_Data
            	          
19000      ,	ReqTx_Head
            	          
19001      ,	ReqTx_Rdy
            	         
19002      ,	ReqTx_Tail
            	          
19003      ,	ReqTx_Vld
            	         
19004      ,	RspRx_Data
            	          
19005      ,	RspRx_Head
            	          
19006      ,	RspRx_Rdy
            	         
19007      ,	RspRx_Tail
            	          
19008      ,	RspRx_Vld
            	         
19009      ,	RspTx_Data
            	          
19010      ,	RspTx_Head
            	          
19011      ,	RspTx_Rdy
            	         
19012      ,	RspTx_Tail
            	          
19013      ,	RspTx_Vld
            	         
19014      ,	SubFound
            	        
19015      ,	Sys_Clk
            	       
19016      ,	Sys_Clk_ClkS
            	            
19017      ,	Sys_Clk_En
            	          
19018      ,	Sys_Clk_EnS
            	           
19019      ,	Sys_Clk_RetRstN
            	               
19020      ,	Sys_Clk_RstN
            	            
19021      ,	Sys_Clk_Tm
            	          
19022      ,	Sys_Pwr_Idle
            	            
19023      ,	Sys_Pwr_WakeUp
            	              
19024      ,	WrCxt
            	     
19025      );
             
19026      	input  [29:0]  AddrMask        ;
           	                                
19027      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
19028      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
19029      	input  [2:0]   CxtRd_Echo      ;
           	                                
19030      	input          CxtRd_Head      ;
           	                                
19031      	input  [6:0]   CxtRd_Len1      ;
           	                                
19032      	input  [3:0]   CxtRd_OpcT      ;
           	                                
19033      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
19034      	output [7:0]   CxtWr_AddLd0    ;
           	                                
19035      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
19036      	output [2:0]   CxtWr_Echo      ;
           	                                
19037      	output         CxtWr_Head      ;
           	                                
19038      	output [6:0]   CxtWr_Len1      ;
           	                                
19039      	output [3:0]   CxtWr_OpcT      ;
           	                                
19040      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
19041      	input          Debug           ;
           	                                
19042      	input          Empty           ;
           	                                
19043      	input          PathFound       ;
           	                                
19044      	input  [107:0] ReqRx_Data      ;
           	                                
19045      	input          ReqRx_Head      ;
           	                                
19046      	output         ReqRx_Rdy       ;
           	                                
19047      	input          ReqRx_Tail      ;
           	                                
19048      	input          ReqRx_Vld       ;
           	                                
19049      	output [107:0] ReqTx_Data      ;
           	                                
19050      	output         ReqTx_Head      ;
           	                                
19051      	input          ReqTx_Rdy       ;
           	                                
19052      	output         ReqTx_Tail      ;
           	                                
19053      	output         ReqTx_Vld       ;
           	                                
19054      	input  [107:0] RspRx_Data      ;
           	                                
19055      	input          RspRx_Head      ;
           	                                
19056      	output         RspRx_Rdy       ;
           	                                
19057      	input          RspRx_Tail      ;
           	                                
19058      	input          RspRx_Vld       ;
           	                                
19059      	output [107:0] RspTx_Data      ;
           	                                
19060      	output         RspTx_Head      ;
           	                                
19061      	input          RspTx_Rdy       ;
           	                                
19062      	output         RspTx_Tail      ;
           	                                
19063      	output         RspTx_Vld       ;
           	                                
19064      	input          SubFound        ;
           	                                
19065      	input          Sys_Clk         ;
           	                                
19066      	input          Sys_Clk_ClkS    ;
           	                                
19067      	input          Sys_Clk_En      ;
           	                                
19068      	input          Sys_Clk_EnS     ;
           	                                
19069      	input          Sys_Clk_RetRstN ;
           	                                
19070      	input          Sys_Clk_RstN    ;
           	                                
19071      	input          Sys_Clk_Tm      ;
           	                                
19072      	output         Sys_Pwr_Idle    ;
           	                                
19073      	output         Sys_Pwr_WakeUp  ;
           	                                
19074      	output         WrCxt           ;
           	                                
19075      	wire [3:0]   u_4c36              ;
           	                                  
19076      	wire         u_6_IDLE_WAIT       ;
           	                                  
19077      	wire         u_6_RSP_IDLE        ;
           	                                  
19078      	wire         u_6_WAIT_RSP        ;
           	                                  
19079      	wire [13:0]  u_7df2_3            ;
           	                                  
19080      	wire [1:0]   u_7df2_4            ;
           	                                  
19081      	wire [13:0]  u_8bb4_3            ;
           	                                  
19082      	wire [1:0]   u_8bb4_4            ;
           	                                  
19083      	wire         u_9d54              ;
           	                                  
19084      	wire [3:0]   u_ab1f              ;
           	                                  
19085      	wire [1:0]   u_b9ec              ;
           	                                  
19086      	wire [1:0]   u_bdb6              ;
           	                                  
19087      	wire [1:0]   u_cc76              ;
           	                                  
19088      	wire [1:0]   Arb_Gnt             ;
           	                                  
19089      	wire         Arb_Rdy             ;
           	                                  
19090      	wire [1:0]   Arb_Req             ;
           	                                  
19091      	wire         Arb_Vld             ;
           	                                  
19092      	wire [1:0]   CurState            ;
           	                                  
19093      	wire         CxtRdy              ;
           	                                  
19094      	wire         CxtVld              ;
           	                                  
19095      	wire         LoopBack            ;
           	                                  
19096      	wire         LoopPld             ;
           	                                  
19097      	wire [13:0]  NullRx_RouteId      ;
           	                                  
19098      	wire [1:0]   NullRx_Status       ;
           	                                  
19099      	wire [13:0]  NullTx_RouteId      ;
           	                                  
19100      	wire [1:0]   NullTx_Status       ;
           	                                  
19101      	wire         Pwr_BusErr_Idle     ;
           	                                  
19102      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
19103      	wire         Pwr_Cxt_Idle        ;
           	                                  
19104      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
19105      	wire         Req_HdrVld          ;
           	                                  
19106      	wire [107:0] ReqTx0_Data         ;
           	                                  
19107      	wire         ReqTx0_Head         ;
           	                                  
19108      	wire         ReqTx0_Rdy          ;
           	                                  
19109      	wire         ReqTx0_Tail         ;
           	                                  
19110      	wire         ReqTx0_Vld          ;
           	                                  
19111      	wire [107:0] Rsp_Data            ;
           	                                  
19112      	wire         Rsp_Rdy             ;
           	                                  
19113      	wire         Rsp_Vld             ;
           	                                  
19114      	wire [3:0]   RspBe               ;
           	                                  
19115      	wire [37:0]  RspDatum            ;
           	                                  
19116      	wire [69:0]  RspHdr              ;
           	                                  
19117      	wire         RspRdy              ;
           	                                  
19118      	wire [7:0]   RspUser             ;
           	                                  
19119      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
19120      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
19121      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
19122      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
19123      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
19124      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
19125      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
19126      	wire [107:0] RxErr_Data          ;
           	                                  
19127      	wire         RxErr_Head          ;
           	                                  
19128      	wire         RxErr_Rdy           ;
           	                                  
19129      	wire         RxErr_Tail          ;
           	                                  
19130      	wire         RxErr_Vld           ;
           	                                  
19131      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
19132      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
19133      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
19134      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
19135      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
19136      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
19137      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
19138      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
19139      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
19140      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
19141      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
19142      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
19143      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
19144      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
19145      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
19146      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
19147      	assign u_8bb4_4 = NullRx_Status;
           	                                
19148      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
19149      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
19150      		.Gnt( Arb_Gnt )
           		               
19151      	,	.Rdy( Arb_Rdy )
           	 	               
19152      	,	.Req( Arb_Req )
           	 	               
19153      	,	.ReqArbIn( 2'b0 )
           	 	                 
19154      	,	.Sys_Clk( Sys_Clk )
           	 	                   
19155      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
19156      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
19157      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
19158      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
19159      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
19160      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
19161      	,	.Sys_Pwr_Idle( )
           	 	                
19162      	,	.Sys_Pwr_WakeUp( )
           	 	                  
19163      	,	.Vld( Arb_Vld )
           	 	               
19164      	);
           	  
19165      	assign NullTx_RouteId = u_7df2_3;
           	                                 
19166      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
19167      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
19168      	assign NullTx_Status = u_7df2_4;
           	                                
19169      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
19170      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
19171      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
19172      	assign RspUser = { 8'b0 };
           	                          
19173      	assign RspWord_Hdr_User = RspUser;
           	                                  
19174      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
19175      	assign RspHdr =
           	               
19176      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
19177      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
19178      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17508      ,	Sys_Clk_Tm
           <font color = "red">-1-</font> 	          
17509      ,	Sys_Pwr_Idle
           <font color = "green">==></font>
17510      ,	Sys_Pwr_WakeUp
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17533      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "red">-1-</font>                             
17534      	assign Tx_D = Rx_D;
           <font color = "red">	==></font>
17535      	assign TxVld = RxVld;
           <font color = "red">	==></font>
17536      	// synopsys translate_off
           <font color = "red">	==></font>
17537      	// synthesis translate_off
           <font color = "red">	==></font>
17538      	always @( posedge Sys_Clk )
           <font color = "green">	==></font>
17539      		if ( Sys_Clk == 1'b1 )
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17623      	input         GenLcl_Rsp_Rdy          ;
           	<font color = "green">-1-</font>                                       
17624      	output        GenLcl_Rsp_SeqUnOrdered ;
           <font color = "green">	==></font>
17625      	output [1:0]  GenLcl_Rsp_Status       ;
           	<font color = "red">-2-</font>                                       
17626      	output        GenLcl_Rsp_Vld          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17705      ,	GenPrt_Req_Addr
           <font color = "red">-1-</font> 	               
17706      ,	GenPrt_Req_Be
           <font color = "green">==></font>
17707      ,	GenPrt_Req_BurstType
           <font color = "red">==></font>
17708      ,	GenPrt_Req_Data
           <font color = "red">==></font>
17709      ,	GenPrt_Req_FlowId
           <font color = "red">==></font>
17710      ,	GenPrt_Req_Last
           <font color = "red">==></font>
17711      ,	GenPrt_Req_Len1
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17716      ,	GenPrt_Req_SeqUnique
           <font color = "red">-1-</font> 	                    
17717      ,	GenPrt_Req_User
           <font color = "red">==></font>
17718      ,	GenPrt_Req_Vld
           <font color = "red">==></font>
17719      ,	GenPrt_Rsp_Data
           <font color = "red">==></font>
17720      ,	GenPrt_Rsp_FlowId
           <font color = "green">==></font>
17721      ,	GenPrt_Rsp_Last
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17917      	wire        u_Rsp_Last                 ;
           	<font color = "green">-1-</font>                                        
17918      	wire        u_Rsp_Rdy                  ;
           <font color = "green">	==></font>
17919      	wire        u_Rsp_SeqUnOrdered         ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17922      	wire        u_70_Idle                  ;
           	<font color = "green">-1-</font>                                        
17923      	wire        u_70_WakeUp                ;
           <font color = "green">	==></font>
17924      	wire [31:0] GenMstLcl_Req_Addr         ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_350628">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_1ad5c63f">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
