[2025-09-16 23:56:54] START suite=qualcomm_srv trace=srv182_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv182_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2797376 heartbeat IPC: 3.575 cumulative IPC: 3.575 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5370192 heartbeat IPC: 3.887 cumulative IPC: 3.724 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5370192 cumulative IPC: 3.724 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5370192 cumulative IPC: 3.724 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14724969 heartbeat IPC: 1.069 cumulative IPC: 1.069 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 24108106 heartbeat IPC: 1.066 cumulative IPC: 1.067 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 33393676 heartbeat IPC: 1.077 cumulative IPC: 1.071 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 42706865 heartbeat IPC: 1.074 cumulative IPC: 1.071 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 51965033 heartbeat IPC: 1.08 cumulative IPC: 1.073 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 61150777 heartbeat IPC: 1.089 cumulative IPC: 1.076 (Simulation time: 00 hr 08 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv182_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 70282664 heartbeat IPC: 1.095 cumulative IPC: 1.078 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 79335247 heartbeat IPC: 1.105 cumulative IPC: 1.082 (Simulation time: 00 hr 10 min 30 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 88339541 heartbeat IPC: 1.111 cumulative IPC: 1.085 (Simulation time: 00 hr 11 min 42 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 92162285 cumulative IPC: 1.085 (Simulation time: 00 hr 12 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 92162285 cumulative IPC: 1.085 (Simulation time: 00 hr 12 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv182_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.085 instructions: 100000000 cycles: 92162285
CPU 0 Branch Prediction Accuracy: 92.46% MPKI: 13.6 Average ROB Occupancy at Mispredict: 30.19
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0676
BRANCH_INDIRECT: 0.3315
BRANCH_CONDITIONAL: 11.95
BRANCH_DIRECT_CALL: 0.3984
BRANCH_INDIRECT_CALL: 0.4737
BRANCH_RETURN: 0.3728


====Backend Stall Breakdown====
ROB_STALL: 221199
LQ_STALL: 0
SQ_STALL: 838438


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 96.08214
REPLAY_LOAD: 49.72662
NON_REPLAY_LOAD: 9.220267

== Total ==
ADDR_TRANS: 46792
REPLAY_LOAD: 27648
NON_REPLAY_LOAD: 146759

== Counts ==
ADDR_TRANS: 487
REPLAY_LOAD: 556
NON_REPLAY_LOAD: 15917

cpu0->cpu0_STLB TOTAL        ACCESS:    2062801 HIT:    2037828 MISS:      24973 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2062801 HIT:    2037828 MISS:      24973 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 171.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9430515 HIT:    8171543 MISS:    1258972 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7660946 HIT:    6548048 MISS:    1112898 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     587352 HIT:     500982 MISS:      86370 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1123603 HIT:    1111359 MISS:      12244 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      58614 HIT:      11154 MISS:      47460 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15322566 HIT:    7902119 MISS:    7420447 MSHR_MERGE:    1829099
cpu0->cpu0_L1I LOAD         ACCESS:   15322566 HIT:    7902119 MISS:    7420447 MSHR_MERGE:    1829099
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.88 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29654120 HIT:   25230881 MISS:    4423239 MSHR_MERGE:    1707672
cpu0->cpu0_L1D LOAD         ACCESS:   16495378 HIT:   13902358 MISS:    2593020 MSHR_MERGE:     523421
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13096492 HIT:   11325017 MISS:    1771475 MSHR_MERGE:    1184121
cpu0->cpu0_L1D TRANSLATION  ACCESS:      62250 HIT:       3506 MISS:      58744 MSHR_MERGE:        130
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12535955 HIT:   10475543 MISS:    2060412 MSHR_MERGE:    1033644
cpu0->cpu0_ITLB LOAD         ACCESS:   12535955 HIT:   10475543 MISS:    2060412 MSHR_MERGE:    1033644
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.269 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28151199 HIT:   26757982 MISS:    1393217 MSHR_MERGE:     357184
cpu0->cpu0_DTLB LOAD         ACCESS:   28151199 HIT:   26757982 MISS:    1393217 MSHR_MERGE:     357184
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.813 cycles
cpu0->LLC TOTAL        ACCESS:    1420182 HIT:    1338029 MISS:      82153 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1112898 HIT:    1053649 MISS:      59249 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      86370 HIT:      80707 MISS:       5663 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     173454 HIT:     173103 MISS:        351 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47460 HIT:      30570 MISS:      16890 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.04 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1329
  ROW_BUFFER_MISS:      80473
  AVG DBUS CONGESTED CYCLE: 4.411
Channel 0 WQ ROW_BUFFER_HIT:        792
  ROW_BUFFER_MISS:       6068
  FULL:          0
Channel 0 REFRESHES ISSUED:       7680

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       497873       550554        97402         9510
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         1326         3540         1804
  STLB miss resolved @ L2C                0          238         2779         6415         4781
  STLB miss resolved @ LLC                0          324         5605        16080        11323
  STLB miss resolved @ MEM                0            2         2299         9197        13260

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185705        44200      1339894       168058          351
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          458          534           68
  STLB miss resolved @ L2C                0          113         1646         1041           44
  STLB miss resolved @ LLC                0           22         1992         2310          108
  STLB miss resolved @ MEM                0            0          425          514          233
[2025-09-17 00:09:52] END   suite=qualcomm_srv trace=srv182_ap (rc=0)
