<dec f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='118' type='char &amp;'/>
<doc f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='115'>/// TwoAddressInstruction - This pass reduces two-address instructions to
  /// use two operands. This destroys SSA information but it is desired by
  /// register allocators.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1343' u='a' c='_ZN4llvm16TargetPassConfig15addFastRegAllocEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1377' u='a' c='_ZN4llvm16TargetPassConfig20addOptimizedRegAllocEv'/>
<def f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='192' type='char &amp;'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1136' u='a' c='_ZN12_GLOBAL__N_113GCNPassConfig15addFastRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1137' u='a' c='_ZN12_GLOBAL__N_113GCNPassConfig15addFastRegAllocEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='364' u='a' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addFastRegAllocEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='373' u='a' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addOptimizedRegAllocEv'/>
