

================================================================
== Vivado HLS Report for 'toThreshold_Duplicate_1080_1920_0_0_s'
================================================================
* Date:           Fri Jun 26 18:10:54 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      3.40|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     52|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     23|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|     75|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_164_p2        |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_179_p2        |     +    |      0|  0|  11|          11|           1|
    |exitcond4_fu_159_p2  |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_174_p2   |   icmp   |      0|  0|  14|          12|          12|
    |ap_sig_bdd_55        |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_92        |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  52|          48|          28|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |   1|          5|    1|          5|
    |p_4_reg_143  |  11|          2|   11|         22|
    |p_s_reg_132  |  11|          2|   11|         22|
    +-------------+----+-----------+-----+-----------+
    |Total        |  23|          9|   23|         49|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |exitcond_reg_204       |   1|   0|    1|          0|
    |i_V_reg_199            |  11|   0|   11|          0|
    |p_4_reg_143            |  11|   0|   11|          0|
    |p_s_reg_132            |  11|   0|   11|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  41|   0|   41|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | toThreshold_Duplicate<1080, 1920, 0, 0> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | toThreshold_Duplicate<1080, 1920, 0, 0> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | toThreshold_Duplicate<1080, 1920, 0, 0> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | toThreshold_Duplicate<1080, 1920, 0, 0> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | toThreshold_Duplicate<1080, 1920, 0, 0> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | toThreshold_Duplicate<1080, 1920, 0, 0> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | toThreshold_Duplicate<1080, 1920, 0, 0> | return value |
|src_rows_V_read            |  in |   12|   ap_none  |             src_rows_V_read             |    scalar    |
|src_cols_V_read            |  in |   12|   ap_none  |             src_cols_V_read             |    scalar    |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  |            src_data_stream_V            |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |            src_data_stream_V            |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  |            src_data_stream_V            |    pointer   |
|dst1_rows_V_read           |  in |   12|   ap_none  |             dst1_rows_V_read            |    scalar    |
|dst1_cols_V_read           |  in |   12|   ap_none  |             dst1_cols_V_read            |    scalar    |
|dst1_data_stream_V_din     | out |    8|   ap_fifo  |            dst1_data_stream_V           |    pointer   |
|dst1_data_stream_V_full_n  |  in |    1|   ap_fifo  |            dst1_data_stream_V           |    pointer   |
|dst1_data_stream_V_write   | out |    1|   ap_fifo  |            dst1_data_stream_V           |    pointer   |
|dst2_rows_V_read           |  in |   12|   ap_none  |             dst2_rows_V_read            |    scalar    |
|dst2_cols_V_read           |  in |   12|   ap_none  |             dst2_cols_V_read            |    scalar    |
|dst2_data_stream_V_din     | out |    8|   ap_fifo  |            dst2_data_stream_V           |    pointer   |
|dst2_data_stream_V_full_n  |  in |    1|   ap_fifo  |            dst2_data_stream_V           |    pointer   |
|dst2_data_stream_V_write   | out |    1|   ap_fifo  |            dst2_data_stream_V           |    pointer   |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_V, [8 x i8]* @str244, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str245, [1 x i8]* @str245, [8 x i8]* @str244)

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_V, [8 x i8]* @str240, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str241, [1 x i8]* @str241, [8 x i8]* @str240)

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @str236, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str237, [1 x i8]* @str237, [8 x i8]* @str236)

ST_1: dst2_cols_V_read_1 [1/1] 0.00ns
:3  %dst2_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %dst2_cols_V_read)

ST_1: dst2_rows_V_read_1 [1/1] 0.00ns
:4  %dst2_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %dst2_rows_V_read)

ST_1: dst1_cols_V_read4 [1/1] 0.00ns
:5  %dst1_cols_V_read4 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %dst1_cols_V_read)

ST_1: dst1_rows_V_read3 [1/1] 0.00ns
:6  %dst1_rows_V_read3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %dst1_rows_V_read)

ST_1: src_cols_V_read2 [1/1] 0.00ns
:7  %src_cols_V_read2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %src_cols_V_read)

ST_1: src_rows_V_read1 [1/1] 0.00ns
:8  %src_rows_V_read1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %src_rows_V_read)

ST_1: stg_15 [1/1] 1.57ns
:9  br label %._crit_edge84


 <State 2>: 2.14ns
ST_2: p_s [1/1] 0.00ns
._crit_edge84:0  %p_s = phi i11 [ %i_V, %4 ], [ 0, %0 ]

ST_2: p_cast [1/1] 0.00ns
._crit_edge84:1  %p_cast = zext i11 %p_s to i12

ST_2: exitcond4 [1/1] 2.14ns
._crit_edge84:2  %exitcond4 = icmp eq i12 %p_cast, %dst2_rows_V_read_1

ST_2: stg_19 [1/1] 0.00ns
._crit_edge84:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_V [1/1] 1.84ns
._crit_edge84:4  %i_V = add i11 %p_s, 1

ST_2: stg_21 [1/1] 0.00ns
._crit_edge84:5  br i1 %exitcond4, label %5, label %1

ST_2: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: stg_24 [1/1] 1.57ns
:2  br label %2

ST_2: stg_25 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: p_4 [1/1] 0.00ns
:0  %p_4 = phi i11 [ 0, %1 ], [ %j_V, %3 ]

ST_3: p_4_cast [1/1] 0.00ns
:1  %p_4_cast = zext i11 %p_4 to i12

ST_3: exitcond [1/1] 2.14ns
:2  %exitcond = icmp eq i12 %p_4_cast, %dst2_cols_V_read_1

ST_3: stg_29 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_V [1/1] 1.84ns
:4  %j_V = add i11 %p_4, 1

ST_3: stg_31 [1/1] 0.00ns
:5  br i1 %exitcond, label %4, label %3


 <State 4>: 3.40ns
ST_4: stg_32 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_4: tmp_97 [1/1] 0.00ns
:1  %tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_4: stg_34 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_98 [1/1] 0.00ns
:3  %tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1826)

ST_4: stg_36 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp [1/1] 1.70ns
:5  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)

ST_4: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1826, i32 %tmp_98)

ST_4: tmp_99 [1/1] 0.00ns
:7  %tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_4: stg_40 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_41 [1/1] 1.70ns
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_V, i8 %tmp)

ST_4: empty_98 [1/1] 0.00ns
:10  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_99)

ST_4: tmp_100 [1/1] 0.00ns
:11  %tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_4: stg_44 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_45 [1/1] 1.70ns
:13  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_V, i8 %tmp)

ST_4: empty_99 [1/1] 0.00ns
:14  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_100)

ST_4: empty_100 [1/1] 0.00ns
:15  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_97)

ST_4: stg_48 [1/1] 0.00ns
:16  br label %2


 <State 5>: 0.00ns
ST_5: empty_101 [1/1] 0.00ns
:0  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_s)

ST_5: stg_50 [1/1] 0.00ns
:1  br label %._crit_edge84



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100f70a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100f7010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x100f6f80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100f6ef0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst1_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100fbf60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x100fbed0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst2_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100fbe40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst2_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100f4f70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x100f7370; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6              (specinterface    ) [ 000000]
stg_7              (specinterface    ) [ 000000]
stg_8              (specinterface    ) [ 000000]
dst2_cols_V_read_1 (read             ) [ 001111]
dst2_rows_V_read_1 (read             ) [ 001111]
dst1_cols_V_read4  (read             ) [ 000000]
dst1_rows_V_read3  (read             ) [ 000000]
src_cols_V_read2   (read             ) [ 000000]
src_rows_V_read1   (read             ) [ 000000]
stg_15             (br               ) [ 011111]
p_s                (phi              ) [ 001000]
p_cast             (zext             ) [ 000000]
exitcond4          (icmp             ) [ 001111]
stg_19             (speclooptripcount) [ 000000]
i_V                (add              ) [ 011111]
stg_21             (br               ) [ 000000]
stg_22             (specloopname     ) [ 000000]
tmp_s              (specregionbegin  ) [ 000111]
stg_24             (br               ) [ 001111]
stg_25             (ret              ) [ 000000]
p_4                (phi              ) [ 000100]
p_4_cast           (zext             ) [ 000000]
exitcond           (icmp             ) [ 001111]
stg_29             (speclooptripcount) [ 000000]
j_V                (add              ) [ 001111]
stg_31             (br               ) [ 000000]
stg_32             (specloopname     ) [ 000000]
tmp_97             (specregionbegin  ) [ 000000]
stg_34             (specpipeline     ) [ 000000]
tmp_98             (specregionbegin  ) [ 000000]
stg_36             (specprotocol     ) [ 000000]
tmp                (read             ) [ 000000]
empty              (specregionend    ) [ 000000]
tmp_99             (specregionbegin  ) [ 000000]
stg_40             (specprotocol     ) [ 000000]
stg_41             (write            ) [ 000000]
empty_98           (specregionend    ) [ 000000]
tmp_100            (specregionbegin  ) [ 000000]
stg_44             (specprotocol     ) [ 000000]
stg_45             (write            ) [ 000000]
empty_99           (specregionend    ) [ 000000]
empty_100          (specregionend    ) [ 000000]
stg_48             (br               ) [ 001111]
empty_101          (specregionend    ) [ 000000]
stg_50             (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst1_rows_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst1_cols_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst1_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst2_rows_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst2_cols_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst2_data_stream_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str244"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str245"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str240"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str241"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str236"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str237"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="dst2_cols_V_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="12" slack="0"/>
<pin id="77" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst2_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="dst2_rows_V_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="12" slack="0"/>
<pin id="83" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst2_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="dst1_cols_V_read4_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst1_cols_V_read4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="dst1_rows_V_read3_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst1_rows_V_read3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="src_cols_V_read2_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="0"/>
<pin id="101" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_V_read2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_rows_V_read1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_V_read1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="stg_41_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_41/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="stg_45_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_45/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="p_s_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="1"/>
<pin id="134" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_s_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="p_4_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="1"/>
<pin id="145" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_4 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_4_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="exitcond4_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="12" slack="1"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_4_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_4_cast/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="exitcond_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="12" slack="2"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="dst2_cols_V_read_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="2"/>
<pin id="187" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="dst2_cols_V_read_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="dst2_rows_V_read_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="1"/>
<pin id="192" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dst2_rows_V_read_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="exitcond4_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="204" class="1005" name="exitcond_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="66" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="110" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="136" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="136" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="147" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="147" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="74" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="193"><net_src comp="80" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="198"><net_src comp="159" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="164" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="207"><net_src comp="174" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="179" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="147" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst1_data_stream_V | {4 }
	Port: dst2_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		p_cast : 1
		exitcond4 : 2
		i_V : 1
		stg_21 : 3
	State 3
		p_4_cast : 1
		exitcond : 2
		j_V : 1
		stg_31 : 3
	State 4
		empty : 1
		empty_98 : 1
		empty_99 : 1
		empty_100 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |        exitcond4_fu_159       |    0    |    14   |
|          |        exitcond_fu_174        |    0    |    14   |
|----------|-------------------------------|---------|---------|
|    add   |           i_V_fu_164          |    0    |    11   |
|          |           j_V_fu_179          |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          | dst2_cols_V_read_1_read_fu_74 |    0    |    0    |
|          | dst2_rows_V_read_1_read_fu_80 |    0    |    0    |
|          |  dst1_cols_V_read4_read_fu_86 |    0    |    0    |
|   read   |  dst1_rows_V_read3_read_fu_92 |    0    |    0    |
|          |  src_cols_V_read2_read_fu_98  |    0    |    0    |
|          |  src_rows_V_read1_read_fu_104 |    0    |    0    |
|          |        tmp_read_fu_110        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |      stg_41_write_fu_116      |    0    |    0    |
|          |      stg_45_write_fu_124      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |         p_cast_fu_155         |    0    |    0    |
|          |        p_4_cast_fu_170        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    50   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|dst2_cols_V_read_1_reg_185|   12   |
|dst2_rows_V_read_1_reg_190|   12   |
|     exitcond4_reg_195    |    1   |
|     exitcond_reg_204     |    1   |
|        i_V_reg_199       |   11   |
|        j_V_reg_208       |   11   |
|        p_4_reg_143       |   11   |
|        p_s_reg_132       |   11   |
+--------------------------+--------+
|           Total          |   70   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   50   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   70   |    -   |
+-----------+--------+--------+
|   Total   |   70   |   50   |
+-----------+--------+--------+
