Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 18 22:59:01 2023
| Host         : DESKTOP-DLEFTN6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file coffee_machine_timing_summary_routed.rpt -pb coffee_machine_timing_summary_routed.pb -rpx coffee_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : coffee_machine
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       166         
HPDR-1     Warning           Port pin direction inconsistency  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (166)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (370)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (166)
--------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (370)
--------------------------------------------------
 There are 370 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  383          inf        0.000                      0                  383           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           383 Endpoints
Min Delay           383 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.512ns  (logic 7.052ns (32.781%)  route 14.460ns (67.219%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.840    21.512    insufficient_countdown_timer
    SLICE_X7Y97          FDRE                                         r  insufficient_countdown_timer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.512ns  (logic 7.052ns (32.781%)  route 14.460ns (67.219%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.840    21.512    insufficient_countdown_timer
    SLICE_X7Y97          FDRE                                         r  insufficient_countdown_timer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.512ns  (logic 7.052ns (32.781%)  route 14.460ns (67.219%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.840    21.512    insufficient_countdown_timer
    SLICE_X7Y97          FDRE                                         r  insufficient_countdown_timer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.512ns  (logic 7.052ns (32.781%)  route 14.460ns (67.219%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.840    21.512    insufficient_countdown_timer
    SLICE_X7Y97          FDRE                                         r  insufficient_countdown_timer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.371ns  (logic 7.052ns (32.997%)  route 14.319ns (67.003%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.699    21.371    insufficient_countdown_timer
    SLICE_X7Y96          FDRE                                         r  insufficient_countdown_timer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.371ns  (logic 7.052ns (32.997%)  route 14.319ns (67.003%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.699    21.371    insufficient_countdown_timer
    SLICE_X7Y96          FDRE                                         r  insufficient_countdown_timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.371ns  (logic 7.052ns (32.997%)  route 14.319ns (67.003%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.699    21.371    insufficient_countdown_timer
    SLICE_X7Y96          FDRE                                         r  insufficient_countdown_timer_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.371ns  (logic 7.052ns (32.997%)  route 14.319ns (67.003%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.699    21.371    insufficient_countdown_timer
    SLICE_X7Y96          FDRE                                         r  insufficient_countdown_timer_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.221ns  (logic 7.052ns (33.232%)  route 14.169ns (66.768%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.548    21.221    insufficient_countdown_timer
    SLICE_X7Y95          FDRE                                         r  insufficient_countdown_timer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 balance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insufficient_countdown_timer_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.221ns  (logic 7.052ns (33.232%)  route 14.169ns (66.768%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  balance_reg[1]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  balance_reg[1]/Q
                         net (fo=12, routed)          0.931     1.387    balance_reg_n_0_[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  balance[0]_i_67/O
                         net (fo=1, routed)           0.398     1.908    balance[0]_i_67_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.488 r  balance_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     2.488    balance_reg[0]_i_50_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  balance_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.602    balance_reg[0]_i_32_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.716 r  balance_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.716    balance_reg[0]_i_16_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.944 f  balance_reg[0]_i_6/CO[2]
                         net (fo=2, routed)           0.877     3.821    balance_reg[0]_i_6_n_1
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.313     4.134 r  balance[31]_i_13/O
                         net (fo=2, routed)           0.173     4.307    balance[31]_i_13_n_0
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.431 f  balance[31]_i_4/O
                         net (fo=107, routed)         1.535     5.966    countdown_active
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.150     6.116 r  nrCountdown[31]_i_8/O
                         net (fo=2, routed)           0.559     6.675    nrCountdown[31]_i_8_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826     7.501 r  nrCountdown_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.501    nrCountdown_reg[4]_i_3_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  nrCountdown_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.618    nrCountdown_reg[8]_i_5_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.735 r  nrCountdown_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.735    nrCountdown_reg[12]_i_3_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  nrCountdown_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.852    nrCountdown_reg[16]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  nrCountdown_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.969    nrCountdown_reg[20]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  nrCountdown_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    nrCountdown_reg[24]_i_3_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.203 r  nrCountdown_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.203    nrCountdown_reg[28]_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.442 r  nrCountdown_reg[31]_i_11/O[2]
                         net (fo=3, routed)           1.126     9.569    countdown_value2[31]
    SLICE_X8Y87          LUT4 (Prop_lut4_I3_O)        0.301     9.870 r  nrCountdown[31]_i_28/O
                         net (fo=1, routed)           0.937    10.807    nrCountdown[31]_i_28_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.931 f  nrCountdown[31]_i_16/O
                         net (fo=3, routed)           0.993    11.923    nrCountdown[31]_i_16_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.152    12.075 f  nrCountdown[31]_i_6/O
                         net (fo=3, routed)           0.306    12.381    nrCountdown[31]_i_6_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.348    12.729 r  nrCountdown[4]_i_4/O
                         net (fo=1, routed)           0.471    13.200    nrCountdown[4]_i_4_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.780 r  nrCountdown_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.780    nrCountdown_reg[4]_i_2_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.894 r  nrCountdown_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.894    nrCountdown_reg[8]_i_2_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.008 r  nrCountdown_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.008    nrCountdown_reg[12]_i_2_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.122 r  nrCountdown_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.122    nrCountdown_reg[16]_i_2_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.236 r  nrCountdown_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.236    nrCountdown_reg[20]_i_2_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.350 r  nrCountdown_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.350    nrCountdown_reg[24]_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.464 r  nrCountdown_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.464    nrCountdown_reg[28]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.686 f  nrCountdown_reg[31]_i_9/O[0]
                         net (fo=2, routed)           0.830    15.516    p_1_in[29]
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.299    15.815 f  nrCountdown[31]_i_25/O
                         net (fo=1, routed)           0.667    16.482    nrCountdown[31]_i_25_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124    16.606 f  nrCountdown[31]_i_13/O
                         net (fo=1, routed)           0.873    17.480    nrCountdown[31]_i_13_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124    17.604 f  nrCountdown[31]_i_4/O
                         net (fo=1, routed)           0.944    18.548    nrCountdown[31]_i_4_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.124    18.672 r  nrCountdown[31]_i_1/O
                         net (fo=64, routed)          2.548    21.221    insufficient_countdown_timer
    SLICE_X7Y95          FDRE                                         r  insufficient_countdown_timer_reg[21]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrCountdown_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nrCountdown_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE                         0.000     0.000 r  nrCountdown_reg[9]/C
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nrCountdown_reg[9]/Q
                         net (fo=3, routed)           0.133     0.274    nrCountdown_reg_n_0_[9]
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.319 r  nrCountdown[9]_i_1/O
                         net (fo=1, routed)           0.000     0.319    nrCountdown[9]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  nrCountdown_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countdown_value_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            countdown_value_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE                         0.000     0.000 r  countdown_value_reg[13]/C
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  countdown_value_reg[13]/Q
                         net (fo=5, routed)           0.079     0.220    countdown_value_reg_n_0_[13]
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  countdown_value_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    countdown_value0[14]
    SLICE_X9Y94          FDRE                                         r  countdown_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countdown_value_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            countdown_value_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE                         0.000     0.000 r  countdown_value_reg[21]/C
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  countdown_value_reg[21]/Q
                         net (fo=5, routed)           0.079     0.220    countdown_value_reg_n_0_[21]
    SLICE_X9Y96          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  countdown_value_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    countdown_value0[22]
    SLICE_X9Y96          FDRE                                         r  countdown_value_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countdown_value_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            countdown_value_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE                         0.000     0.000 r  countdown_value_reg[29]/C
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  countdown_value_reg[29]/Q
                         net (fo=5, routed)           0.079     0.220    countdown_value_reg_n_0_[29]
    SLICE_X9Y98          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  countdown_value_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.344    countdown_value0[30]
    SLICE_X9Y98          FDRE                                         r  countdown_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countdown_value_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            countdown_value_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE                         0.000     0.000 r  countdown_value_reg[9]/C
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  countdown_value_reg[9]/Q
                         net (fo=5, routed)           0.079     0.220    countdown_value_reg_n_0_[9]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  countdown_value_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    countdown_value0[10]
    SLICE_X9Y93          FDRE                                         r  countdown_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countdown_value_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            countdown_value_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE                         0.000     0.000 r  countdown_value_reg[19]/C
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  countdown_value_reg[19]/Q
                         net (fo=5, routed)           0.079     0.220    countdown_value_reg_n_0_[19]
    SLICE_X9Y95          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  countdown_value_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    countdown_value0[20]
    SLICE_X9Y95          FDRE                                         r  countdown_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countdown_value_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            countdown_value_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE                         0.000     0.000 r  countdown_value_reg[11]/C
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  countdown_value_reg[11]/Q
                         net (fo=5, routed)           0.079     0.220    countdown_value_reg_n_0_[11]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  countdown_value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    countdown_value0[12]
    SLICE_X9Y93          FDRE                                         r  countdown_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countdown_value_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            countdown_value_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE                         0.000     0.000 r  countdown_value_reg[27]/C
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  countdown_value_reg[27]/Q
                         net (fo=5, routed)           0.079     0.220    countdown_value_reg_n_0_[27]
    SLICE_X9Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  countdown_value_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    countdown_value0[28]
    SLICE_X9Y97          FDRE                                         r  countdown_value_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countdown_value_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            countdown_value_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE                         0.000     0.000 r  countdown_value_reg[7]/C
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  countdown_value_reg[7]/Q
                         net (fo=5, routed)           0.079     0.220    countdown_value_reg_n_0_[7]
    SLICE_X9Y92          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  countdown_value_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    countdown_value0[8]
    SLICE_X9Y92          FDRE                                         r  countdown_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nrCountdown_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nrCountdown_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.748%)  route 0.167ns (47.252%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE                         0.000     0.000 r  nrCountdown_reg[12]/C
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nrCountdown_reg[12]/Q
                         net (fo=3, routed)           0.167     0.308    nrCountdown_reg_n_0_[12]
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.353 r  nrCountdown[12]_i_1/O
                         net (fo=1, routed)           0.000     0.353    nrCountdown[12]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  nrCountdown_reg[12]/D
  -------------------------------------------------------------------    -------------------





