#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun 10 15:58:07 2023
# Process ID: 158647
# Current directory: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1
# Command line: vivado -log echo_server_mem_test_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source echo_server_mem_test_wrapper.tcl
# Log file: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/echo_server_mem_test_wrapper.vds
# Journal file: /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/vivado.jou
# Running On: jk, OS: Linux, CPU Frequency: 1300.000 MHz, CPU Physical cores: 12, Host memory: 6062 MB
#-----------------------------------------------------------
source echo_server_mem_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2609.863 ; gain = 0.000 ; free physical = 1253 ; free virtual = 3287
Command: read_checkpoint -auto_incremental -incremental /home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.srcs/utils_1/imports/synth_1/echo_server_mem_test_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jack/VERILOG/4_29_onward/memory_test_mig/memory_test/memory_test.srcs/utils_1/imports/synth_1/echo_server_mem_test_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top echo_server_mem_test_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 158672
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2609.863 ; gain = 0.000 ; free physical = 109 ; free virtual = 1489
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_wrapper' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/hdl/echo_server_mem_test_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:12]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_axi_dma_0_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_dma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_axi_dma_0_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_dma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'echo_server_mem_test_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:404]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'echo_server_mem_test_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:404]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'echo_server_mem_test_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:404]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'echo_server_mem_test_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:404]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'echo_server_mem_test_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:404]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'echo_server_mem_test_axi_dma_0_0' has 64 connections declared, but only 59 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:404]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_axi_ethernetlite_0_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_ethernetlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_axi_ethernetlite_0_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_ethernetlite_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'phy_rst_n' of module 'echo_server_mem_test_axi_ethernetlite_0_0' is unconnected for instance 'axi_ethernetlite_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:464]
WARNING: [Synth 8-7023] instance 'axi_ethernetlite_0' of module 'echo_server_mem_test_axi_ethernetlite_0_0' has 34 connections declared, but only 33 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:464]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_axi_smc_1' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_smc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_axi_smc_1' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_smc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_axi_timer_0_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_axi_timer_0_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'echo_server_mem_test_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:616]
WARNING: [Synth 8-7071] port 'generateout1' of module 'echo_server_mem_test_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:616]
WARNING: [Synth 8-7071] port 'pwm0' of module 'echo_server_mem_test_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:616]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'echo_server_mem_test_axi_timer_0_0' has 26 connections declared, but only 23 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:616]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_axi_uartlite_0_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_axi_uartlite_0_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_axi_uartlite_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'echo_server_mem_test_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:640]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'echo_server_mem_test_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:640]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_clk_wiz_1_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_clk_wiz_1_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_inverter_module_0_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_inverter_module_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_inverter_module_0_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_inverter_module_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_mdm_1_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_mdm_1_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_microblaze_0_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_microblaze_0_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_microblaze_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'echo_server_mem_test_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'echo_server_mem_test_microblaze_0_0' has 126 connections declared, but only 108 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:693]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_microblaze_0_axi_intc_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_microblaze_0_axi_intc_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_microblaze_0_axi_periph_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1169]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_E4IV8D' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1996]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_E4IV8D' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1996]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_415EHH' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2128]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_415EHH' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2128]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_KKRSEL' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2260]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_KKRSEL' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2260]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_WTJRLX' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2392]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_WTJRLX' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2392]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1I7ZOOT' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2524]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1I7ZOOT' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2524]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_115NLSV' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2883]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_115NLSV' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2883]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_xbar_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_xbar_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'm_axi_wstrb' does not match port width (20) of module 'echo_server_mem_test_xbar_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1973]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'echo_server_mem_test_xbar_0' is unconnected for instance 'xbar' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1955]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'echo_server_mem_test_xbar_0' is unconnected for instance 'xbar' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1955]
WARNING: [Synth 8-7023] instance 'xbar' of module 'echo_server_mem_test_xbar_0' has 40 connections declared, but only 38 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1955]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_microblaze_0_axi_periph_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1169]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_JFCFSL' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2649]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_dlmb_bram_if_cntlr_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_dlmb_bram_if_cntlr_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_dlmb_v10_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_dlmb_v10_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'echo_server_mem_test_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2795]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'echo_server_mem_test_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2795]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_ilmb_bram_if_cntlr_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_ilmb_bram_if_cntlr_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_ilmb_v10_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_ilmb_v10_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'echo_server_mem_test_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2841]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'echo_server_mem_test_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2841]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_lmb_bram_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_lmb_bram_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'echo_server_mem_test_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2866]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'echo_server_mem_test_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2866]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'echo_server_mem_test_lmb_bram_0' has 16 connections declared, but only 14 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2866]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_JFCFSL' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:2649]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_microblaze_0_xlconcat_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_xlconcat_0/synth/echo_server_mem_test_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_microblaze_0_xlconcat_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_xlconcat_0/synth/echo_server_mem_test_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_mig_7series_0_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_mig_7series_0_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ui_addn_clk_0' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 'ui_addn_clk_1' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 'ui_addn_clk_2' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 'ui_addn_clk_3' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 'ui_addn_clk_4' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'echo_server_mem_test_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'echo_server_mem_test_mig_7series_0_0' has 67 connections declared, but only 56 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_mii_to_rmii_0_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_mii_to_rmii_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_mii_to_rmii_0_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_mii_to_rmii_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_rst_clk_wiz_1_100M_0' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_rst_clk_wiz_1_100M_0' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'echo_server_mem_test_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1047]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'echo_server_mem_test_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1047]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_rst_mig_7series_0_81M_2' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_rst_mig_7series_0_81M_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_rst_mig_7series_0_81M_2' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_rst_mig_7series_0_81M_2_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'echo_server_mem_test_rst_mig_7series_0_81M_2' is unconnected for instance 'rst_mig_7series_0_81M' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1057]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'echo_server_mem_test_rst_mig_7series_0_81M_2' is unconnected for instance 'rst_mig_7series_0_81M' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1057]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'echo_server_mem_test_rst_mig_7series_0_81M_2' is unconnected for instance 'rst_mig_7series_0_81M' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1057]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'echo_server_mem_test_rst_mig_7series_0_81M_2' is unconnected for instance 'rst_mig_7series_0_81M' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1057]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_81M' of module 'echo_server_mem_test_rst_mig_7series_0_81M_2' has 10 connections declared, but only 6 given [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1057]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_system_ila_0_3' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_system_ila_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_system_ila_0_3' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_system_ila_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'echo_server_mem_test_system_ila_1_1' [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_system_ila_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_system_ila_1_1' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/.Xil/Vivado-158647-jk/realtime/echo_server_mem_test_system_ila_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'echo_server_mem_test_wrapper' (0#1) [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/hdl/echo_server_mem_test_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:404]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_1'. This will prevent further optimization [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1102]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inverter_module_0'. This will prevent further optimization [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:669]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_smc'. This will prevent further optimization [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:498]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:1064]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mig_7series_0'. This will prevent further optimization [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/synth/echo_server_mem_test.v:972]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2609.863 ; gain = 0.000 ; free physical = 1260 ; free virtual = 2581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2609.863 ; gain = 0.000 ; free physical = 1259 ; free virtual = 2579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2609.863 ; gain = 0.000 ; free physical = 1259 ; free virtual = 2579
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2609.863 ; gain = 0.000 ; free physical = 1256 ; free virtual = 2578
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_0/echo_server_mem_test_microblaze_0_0/echo_server_mem_test_microblaze_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_0/echo_server_mem_test_microblaze_0_0/echo_server_mem_test_microblaze_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_dlmb_v10_0/echo_server_mem_test_dlmb_v10_0/echo_server_mem_test_dlmb_v10_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_dlmb_v10_0/echo_server_mem_test_dlmb_v10_0/echo_server_mem_test_dlmb_v10_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_ilmb_v10_0/echo_server_mem_test_ilmb_v10_0/echo_server_mem_test_dlmb_v10_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_ilmb_v10_0/echo_server_mem_test_ilmb_v10_0/echo_server_mem_test_dlmb_v10_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_dlmb_bram_if_cntlr_0/echo_server_mem_test_dlmb_bram_if_cntlr_0/echo_server_mem_test_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_dlmb_bram_if_cntlr_0/echo_server_mem_test_dlmb_bram_if_cntlr_0/echo_server_mem_test_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_ilmb_bram_if_cntlr_0/echo_server_mem_test_ilmb_bram_if_cntlr_0/echo_server_mem_test_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_ilmb_bram_if_cntlr_0/echo_server_mem_test_ilmb_bram_if_cntlr_0/echo_server_mem_test_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_lmb_bram_0/echo_server_mem_test_lmb_bram_0/echo_server_mem_test_lmb_bram_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_lmb_bram_0/echo_server_mem_test_lmb_bram_0/echo_server_mem_test_lmb_bram_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_xbar_0/echo_server_mem_test_xbar_0/echo_server_mem_test_xbar_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_xbar_0/echo_server_mem_test_xbar_0/echo_server_mem_test_xbar_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_axi_intc_0/echo_server_mem_test_microblaze_0_axi_intc_0/echo_server_mem_test_microblaze_0_axi_intc_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_microblaze_0_axi_intc_0/echo_server_mem_test_microblaze_0_axi_intc_0/echo_server_mem_test_microblaze_0_axi_intc_0_in_context.xdc] for cell 'echo_server_mem_test_i/microblaze_0_axi_intc'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mdm_1_0/echo_server_mem_test_mdm_1_0/echo_server_mem_test_mdm_1_0_in_context.xdc] for cell 'echo_server_mem_test_i/mdm_1'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mdm_1_0/echo_server_mem_test_mdm_1_0/echo_server_mem_test_mdm_1_0_in_context.xdc] for cell 'echo_server_mem_test_i/mdm_1'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0_in_context.xdc] for cell 'echo_server_mem_test_i/clk_wiz_1'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0_in_context.xdc] for cell 'echo_server_mem_test_i/clk_wiz_1'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_clk_wiz_1_100M_0/echo_server_mem_test_rst_clk_wiz_1_100M_0/echo_server_mem_test_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'echo_server_mem_test_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_clk_wiz_1_100M_0/echo_server_mem_test_rst_clk_wiz_1_100M_0/echo_server_mem_test_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'echo_server_mem_test_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/mig_7series_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/mig_7series_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/axi_ethernetlite_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0/echo_server_mem_test_axi_ethernetlite_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/axi_ethernetlite_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_timer_0_0/echo_server_mem_test_axi_timer_0_0/echo_server_mem_test_axi_timer_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/axi_timer_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_timer_0_0/echo_server_mem_test_axi_timer_0_0/echo_server_mem_test_axi_timer_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/axi_timer_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_uartlite_0_0/echo_server_mem_test_axi_uartlite_0_0/echo_server_mem_test_axi_uartlite_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/axi_uartlite_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_uartlite_0_0/echo_server_mem_test_axi_uartlite_0_0/echo_server_mem_test_axi_uartlite_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/axi_uartlite_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mii_to_rmii_0_0/echo_server_mem_test_mii_to_rmii_0_0/echo_server_mem_test_mii_to_rmii_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/mii_to_rmii_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mii_to_rmii_0_0/echo_server_mem_test_mii_to_rmii_0_0/echo_server_mem_test_mii_to_rmii_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/mii_to_rmii_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/echo_server_mem_test_axi_smc_1/echo_server_mem_test_axi_smc_1_in_context.xdc] for cell 'echo_server_mem_test_i/axi_smc'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_smc_1/echo_server_mem_test_axi_smc_1/echo_server_mem_test_axi_smc_1_in_context.xdc] for cell 'echo_server_mem_test_i/axi_smc'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_mig_7series_0_81M_2/echo_server_mem_test_rst_mig_7series_0_81M_2/echo_server_mem_test_rst_mig_7series_0_81M_2_in_context.xdc] for cell 'echo_server_mem_test_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_rst_mig_7series_0_81M_2/echo_server_mem_test_rst_mig_7series_0_81M_2/echo_server_mem_test_rst_mig_7series_0_81M_2_in_context.xdc] for cell 'echo_server_mem_test_i/rst_mig_7series_0_81M'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/axi_dma_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0/echo_server_mem_test_axi_dma_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/axi_dma_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_1_1/echo_server_mem_test_system_ila_1_1/echo_server_mem_test_system_ila_1_1_in_context.xdc] for cell 'echo_server_mem_test_i/system_ila_1'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_1_1/echo_server_mem_test_system_ila_1_1/echo_server_mem_test_system_ila_1_1_in_context.xdc] for cell 'echo_server_mem_test_i/system_ila_1'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_0_3/echo_server_mem_test_system_ila_0_3/echo_server_mem_test_system_ila_0_3_in_context.xdc] for cell 'echo_server_mem_test_i/system_ila_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_system_ila_0_3/echo_server_mem_test_system_ila_0_3/echo_server_mem_test_system_ila_0_3_in_context.xdc] for cell 'echo_server_mem_test_i/system_ila_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_inverter_module_0_0/echo_server_mem_test_inverter_module_0_0/echo_server_mem_test_inverter_module_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/inverter_module_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_inverter_module_0_0/echo_server_mem_test_inverter_module_0_0/echo_server_mem_test_inverter_module_0_0_in_context.xdc] for cell 'echo_server_mem_test_i/inverter_module_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.srcs/constrs_1/imports/new/eth_ref_clk.xdc]
WARNING: [Vivado 12-507] No nets matched 'echo_server_mem_test_i/clk_wiz_1/inst/clk_out1'. [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.srcs/constrs_1/imports/new/eth_ref_clk.xdc:29]
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.srcs/constrs_1/imports/new/eth_ref_clk.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.srcs/constrs_1/imports/new/eth_ref_clk.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/echo_server_mem_test_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.srcs/constrs_1/imports/new/eth_ref_clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/echo_server_mem_test_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/echo_server_mem_test_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.832 ; gain = 0.000 ; free physical = 1165 ; free virtual = 2492
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.832 ; gain = 0.000 ; free physical = 1165 ; free virtual = 2492
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'echo_server_mem_test_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1227 ; free virtual = 2555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1227 ; free virtual = 2555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0/echo_server_mem_test_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  /home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.gen/sources_1/bd/echo_server_mem_test/ip/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0/echo_server_mem_test_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/axi_ethernetlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/mii_to_rmii_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/system_ila_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for echo_server_mem_test_i/inverter_module_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1227 ; free virtual = 2555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1227 ; free virtual = 2558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1215 ; free virtual = 2551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1095 ; free virtual = 2435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1095 ; free virtual = 2435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1094 ; free virtual = 2435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1093 ; free virtual = 2435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1093 ; free virtual = 2435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1093 ; free virtual = 2434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1093 ; free virtual = 2434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1093 ; free virtual = 2434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1093 ; free virtual = 2434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |echo_server_mem_test_xbar_0                  |         1|
|2     |echo_server_mem_test_axi_dma_0_0             |         1|
|3     |echo_server_mem_test_axi_ethernetlite_0_0    |         1|
|4     |echo_server_mem_test_axi_smc_1               |         1|
|5     |echo_server_mem_test_axi_timer_0_0           |         1|
|6     |echo_server_mem_test_axi_uartlite_0_0        |         1|
|7     |echo_server_mem_test_clk_wiz_1_0             |         1|
|8     |echo_server_mem_test_inverter_module_0_0     |         1|
|9     |echo_server_mem_test_mdm_1_0                 |         1|
|10    |echo_server_mem_test_microblaze_0_0          |         1|
|11    |echo_server_mem_test_microblaze_0_axi_intc_0 |         1|
|12    |echo_server_mem_test_mig_7series_0_0         |         1|
|13    |echo_server_mem_test_mii_to_rmii_0_0         |         1|
|14    |echo_server_mem_test_rst_clk_wiz_1_100M_0    |         1|
|15    |echo_server_mem_test_rst_mig_7series_0_81M_2 |         1|
|16    |echo_server_mem_test_system_ila_0_3          |         1|
|17    |echo_server_mem_test_system_ila_1_1          |         1|
|18    |echo_server_mem_test_dlmb_bram_if_cntlr_0    |         1|
|19    |echo_server_mem_test_dlmb_v10_0              |         1|
|20    |echo_server_mem_test_ilmb_bram_if_cntlr_0    |         1|
|21    |echo_server_mem_test_ilmb_v10_0              |         1|
|22    |echo_server_mem_test_lmb_bram_0              |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |echo_server_mem_test_axi_dma_0             |     1|
|2     |echo_server_mem_test_axi_ethernetlite_0    |     1|
|3     |echo_server_mem_test_axi_smc               |     1|
|4     |echo_server_mem_test_axi_timer_0           |     1|
|5     |echo_server_mem_test_axi_uartlite_0        |     1|
|6     |echo_server_mem_test_clk_wiz_1             |     1|
|7     |echo_server_mem_test_dlmb_bram_if_cntlr    |     1|
|8     |echo_server_mem_test_dlmb_v10              |     1|
|9     |echo_server_mem_test_ilmb_bram_if_cntlr    |     1|
|10    |echo_server_mem_test_ilmb_v10              |     1|
|11    |echo_server_mem_test_inverter_module_0     |     1|
|12    |echo_server_mem_test_lmb_bram              |     1|
|13    |echo_server_mem_test_mdm_1                 |     1|
|14    |echo_server_mem_test_microblaze_0          |     1|
|15    |echo_server_mem_test_microblaze_0_axi_intc |     1|
|16    |echo_server_mem_test_mig_7series_0         |     1|
|17    |echo_server_mem_test_mii_to_rmii_0         |     1|
|18    |echo_server_mem_test_rst_clk_wiz_1_100M    |     1|
|19    |echo_server_mem_test_rst_mig_7series_0_81M |     1|
|20    |echo_server_mem_test_system_ila_0          |     1|
|21    |echo_server_mem_test_system_ila_1          |     1|
|22    |echo_server_mem_test_xbar                  |     1|
|23    |IBUF                                       |     6|
|24    |IOBUF                                      |     1|
|25    |OBUF                                       |     6|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1093 ; free virtual = 2434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2679.832 ; gain = 0.000 ; free physical = 1143 ; free virtual = 2485
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1143 ; free virtual = 2485
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.832 ; gain = 0.000 ; free physical = 1233 ; free virtual = 2575
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.832 ; gain = 0.000 ; free physical = 1169 ; free virtual = 2511
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: 81518820
INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2679.832 ; gain = 69.969 ; free physical = 1372 ; free virtual = 2714
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/axis_ip_attempt1_part2/memory_test/memory_test.runs/synth_1/echo_server_mem_test_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file echo_server_mem_test_wrapper_utilization_synth.rpt -pb echo_server_mem_test_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 15:58:37 2023...
