top.extension.topo_extensions:
  # component - implementation
  processor: [["core0", "basic_core"]
#              ["core1", "basic_core"]
              ]

  basic_core: [["env"     , "env"],
               ["frontend", "perfect_frontend"],
               ["backend" , "abstract_backend"],
               ["cache"   , ""],
               ["memory"  , ""]]

  env: [["mavis", "mavis"]
       ]

  abstract_backend: [["renaming_stage", "renaming_stage"],
                     ["rob", "rob"],
                     ["dispatch_stage", "dispatch_stage"],
                     ["physical_regfile", "physical_regfile"],
                     ["write_back_stage", "write_back_stage"],
                     ["reservation_stations", "rs_group"],
                     ["function_units", "fu_group"]
                    ]

  rs_group: [["lsu_rs", "reservation_station"],
             ["lsu2_rs", "reservation_station"],
             ["alu1_rs", "reservation_station"],
             ["alu2_rs", "reservation_station"],
             ["alu3_rs", "reservation_station"],
             ["alu4_rs", "reservation_station"]
            ]

  fu_group: [["lsu", "abstract_lsu"],
             ["alu1", "perfect_alu"],
             ["alu2", "perfect_alu"],
             ["alu3", "perfect_alu"],
             ["alu4", "perfect_alu"]
            ]

  abstract_lsu: [["lsu", "LSUShell"],
                 ["lsq", "LSQ"],
                 ["agu", "AGU"]
                ]

  dispatch_map: [
    ["lsu_rs", "FuncType::STU", "FuncType::LDU"],
    ["lsu2_rs", "FuncType::STU", "FuncType::LDU"],
    ["alu1_rs", "FuncType::ALU", "FuncType::MUL", "FuncType::DIV", "FuncType::BRU", "FuncType::CSR"],
    ["alu2_rs", "FuncType::ALU", "FuncType::MUL", "FuncType::DIV", "FuncType::BRU", "FuncType::CSR"],
    ["alu3_rs", "FuncType::ALU", "FuncType::MUL", "FuncType::DIV", "FuncType::BRU", "FuncType::CSR"],
    ["alu4_rs", "FuncType::ALU", "FuncType::MUL", "FuncType::DIV", "FuncType::BRU", "FuncType::CSR"]
    ]

  all_component: []

  binding_topology: ["frontend.ports.fetch_backend_inst_out", "renaming_stage.ports.preceding_renaming_inst_in",
                     "renaming_stage.ports.renaming_following_inst_out", "rob.ports.preceding_rob_inst_in",
                     "renaming_stage.ports.renaming_following_inst_out", "dispatch_stage.ports.preceding_dispatch_inst_in",
                     "rob.ports.Rob_cmt_inst_out", "renaming_stage.ports.Rob_cmt_inst_in",
                     "renaming_stage.ports.renaming_preceding_credit_out", "frontend.ports.backend_fetch_credit_in",
                     "rob.ports.rob_preceding_credit_out", "renaming_stage.ports.rob_renaming_credit_in",
                     "dispatch_stage.ports.dispatch_preceding_credit_out", "renaming_stage.ports.following_renaming_credit_in",
    # dispatch -> physical regfile
                     "dispatch_stage.ports.dispatch_physical_reg_read_out", "physical_regfile.ports.preceding_physical_regfile_read_in",
    # physical regfile -> dispatch
                     "physical_regfile.ports.physical_regfile_following_read_out", "dispatch_stage.ports.dispatch_physical_reg_read_in",
    # write back -> physical regfile
                     "write_back_stage.ports.write_back_following_port_out", "physical_regfile.ports.preceding_physical_regfile_write_in",
    # write back -> rob
                     "write_back_stage.ports.write_back_following_port_out", "rob.ports.write_back_rob_finish_in",
    # write back -> dispatch
                     "write_back_stage.ports.write_back_following_port_out", "dispatch_stage.ports.write_back_dispatch_port_in",
    # rob ->lsu
                     "rob.ports.Rob_lsu_wakeup_out", "lsu.ports.Rob_lsu_wakeup_in",
    # renaming -> lsu
                     "renaming_stage.ports.renaming_lsu_allocate_out", "lsu.ports.renaming_lsu_allocate_in",
    # lsu -> renaming
                     "lsu.ports.lsu_renaming_ldq_credit_out", "renaming_stage.ports.lsu_renaming_ldq_credit_in",
                     "lsu.ports.lsu_renaming_stq_credit_out", "renaming_stage.ports.lsu_renaming_stq_credit_in",
                     "lsu.ports.lsu_renaming_allocate_out", "renaming_stage.ports.lsu_renaming_allocate_in",

      # dispatch stage -> separate rs
                    "dispatch_stage.ports.dispatch_lsu_rs_out" , "lsu_rs.ports.preceding_reservation_inst_in",
                    "dispatch_stage.ports.dispatch_alu1_rs_out", "alu1_rs.ports.preceding_reservation_inst_in",
                    "dispatch_stage.ports.dispatch_alu2_rs_out", "alu2_rs.ports.preceding_reservation_inst_in",
                    "dispatch_stage.ports.dispatch_alu3_rs_out", "alu3_rs.ports.preceding_reservation_inst_in",
                    "dispatch_stage.ports.dispatch_alu4_rs_out", "alu4_rs.ports.preceding_reservation_inst_in",
      # separate rs -> function units
                    "lsu_rs.ports.reservation_following_inst_out" , "lsu.ports.preceding_func_inst_in",
                    "alu1_rs.ports.reservation_following_inst_out", "alu1.ports.preceding_func_inst_in",
                    "alu2_rs.ports.reservation_following_inst_out", "alu2.ports.preceding_func_inst_in",
                    "alu3_rs.ports.reservation_following_inst_out", "alu3.ports.preceding_func_inst_in",
                    "alu4_rs.ports.reservation_following_inst_out", "alu4.ports.preceding_func_inst_in",
      # function units -> write back arbiter
                    "lsu.ports.func_following_finish_out" , "write_back_stage.ports.lsu_write_back_port_in",
                    "alu1.ports.func_following_finish_out", "write_back_stage.ports.alu1_write_back_port_in",
                    "alu2.ports.func_following_finish_out", "write_back_stage.ports.alu2_write_back_port_in",
                    "alu3.ports.func_following_finish_out", "write_back_stage.ports.alu3_write_back_port_in",
                    "alu4.ports.func_following_finish_out", "write_back_stage.ports.alu4_write_back_port_in",
      # write back -> separate rs
                    "write_back_stage.ports.write_back_following_port_out", "lsu_rs.ports.forwarding_reservation_inst_in",
                    "write_back_stage.ports.write_back_following_port_out", "alu1_rs.ports.forwarding_reservation_inst_in",
                    "write_back_stage.ports.write_back_following_port_out", "alu2_rs.ports.forwarding_reservation_inst_in",
                    "write_back_stage.ports.write_back_following_port_out", "alu3_rs.ports.forwarding_reservation_inst_in",
                    "write_back_stage.ports.write_back_following_port_out", "alu4_rs.ports.forwarding_reservation_inst_in",
      # /* Credit */
      # separate rs -> dispatch stage
                    "lsu_rs.ports.reservation_preceding_credit_out" , "dispatch_stage.ports.lsu_rs_dispatch_credit_in",
                    "alu1_rs.ports.reservation_preceding_credit_out", "dispatch_stage.ports.alu1_rs_dispatch_credit_in",
                    "alu2_rs.ports.reservation_preceding_credit_out", "dispatch_stage.ports.alu2_rs_dispatch_credit_in",
                    "alu3_rs.ports.reservation_preceding_credit_out", "dispatch_stage.ports.alu3_rs_dispatch_credit_in",
                    "alu4_rs.ports.reservation_preceding_credit_out", "dispatch_stage.ports.alu4_rs_dispatch_credit_in",
      # write back -> function unit
                    "write_back_stage.ports.lsu_rs_credit_out" , "lsu.ports.write_back_func_credit_in",
                    "write_back_stage.ports.alu1_rs_credit_out", "alu1.ports.write_back_func_credit_in",
                    "write_back_stage.ports.alu2_rs_credit_out", "alu2.ports.write_back_func_credit_in",
                    "write_back_stage.ports.alu3_rs_credit_out", "alu3.ports.write_back_func_credit_in",
                    "write_back_stage.ports.alu4_rs_credit_out", "alu4.ports.write_back_func_credit_in",
      # function unit -> separate rs
                     "lsu.ports.func_rs_credit_out" , "lsu_rs.ports.following_reservation_credit_in",
                     "alu1.ports.func_rs_credit_out", "alu1_rs.ports.following_reservation_credit_in",
                     "alu2.ports.func_rs_credit_out", "alu2_rs.ports.following_reservation_credit_in",
                     "alu3.ports.func_rs_credit_out", "alu3_rs.ports.following_reservation_credit_in",
                     "alu4.ports.func_rs_credit_out", "alu4_rs.ports.following_reservation_credit_in",
      # abstract lsu
          # agu <-> LSUShell
                     "agu.ports.preceding_func_inst_in", "lsu.ports.preceding_func_inst_bp_out",
                     "agu.ports.func_rs_credit_out", "lsu.ports.func_rs_credit_bp_in",
          # agu <-> lsq
                     "agu.ports.agu_lsq_inst_out", "lsq.ports.agu_lsq_inst_in",
          # lsu <-> LSUShell
                     "lsq.ports.write_back_func_credit_in", "lsu.ports.write_back_func_credit_bp_out",
                     "lsq.ports.renaming_lsu_allocate_in", "lsu.ports.renaming_lsu_allocate_bp_out",
                     "lsq.ports.Rob_lsu_wakeup_in", "lsu.ports.Rob_lsu_wakeup_bp_out",
                     "lsq.ports.lsu_renaming_allocate_out", "lsu.ports.lsu_renaming_allocate_bp_in",
                     "lsq.ports.lsu_renaming_ldq_credit_out", "lsu.ports.lsu_renaming_ldq_credit_bp_in",
                     "lsq.ports.lsu_renaming_stq_credit_out", "lsu.ports.lsu_renaming_stq_credit_bp_in",
                     "lsq.ports.func_following_finish_out", "lsu.ports.func_following_finish_bp_in",
          # additional lsu2 rs
                     "dispatch_stage.ports.dispatch_lsu2_rs_out" , "lsu2_rs.ports.preceding_reservation_inst_in",
                     "lsu2_rs.ports.reservation_following_inst_out" , "lsu.ports.preceding_func_inst_in",
                     "write_back_stage.ports.write_back_following_port_out", "lsu2_rs.ports.forwarding_reservation_inst_in",
                     "lsu2_rs.ports.reservation_preceding_credit_out" , "dispatch_stage.ports.lsu_rs_dispatch_credit_in",
                     "lsu.ports.func_rs_credit_out" , "lsu2_rs.ports.following_reservation_credit_in",
                     ]

