
---------- Begin Simulation Statistics ----------
final_tick                               965658785000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 528526                       # Simulator instruction rate (inst/s)
host_mem_usage                                8551296                       # Number of bytes of host memory used
host_op_rate                                   937306                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   946.03                       # Real time elapsed on the host
host_tick_rate                             1020750600                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000002                       # Number of instructions simulated
sim_ops                                     886717515                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.965659                       # Number of seconds simulated
sim_ticks                                965658785000                       # Number of ticks simulated
system.cpu.BranchMispred                      2444137                       # Number of branch mispredictions
system.cpu.Branches                         115354228                       # Number of branches fetched
system.cpu.committedInsts                   500000002                       # Number of instructions committed
system.cpu.committedOps                     886717515                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3862597757                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3862597757                       # Number of busy cycles
system.cpu.num_cc_register_reads            589505807                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           267336225                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     90702849                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                8652406                       # Number of float alu accesses
system.cpu.num_fp_insts                       8652406                       # number of float instructions
system.cpu.num_fp_register_reads              9065647                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             5334477                       # number of times the floating registers were written
system.cpu.num_func_calls                    17345235                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             872812853                       # Number of integer alu accesses
system.cpu.num_int_insts                    872812853                       # number of integer instructions
system.cpu.num_int_register_reads          1768687621                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703403281                       # number of times the integer registers were written
system.cpu.num_load_insts                   150728088                       # Number of load instructions
system.cpu.num_mem_refs                     210035691                       # number of memory refs
system.cpu.num_store_insts                   59307603                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass              10516094      1.19%      1.19% # Class of executed instruction
system.cpu.op_class::IntAlu                 658187379     74.23%     75.41% # Class of executed instruction
system.cpu.op_class::IntMult                  1559983      0.18%     75.59% # Class of executed instruction
system.cpu.op_class::IntDiv                   2542860      0.29%     75.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1064288      0.12%     76.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                      402      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                   181783      0.02%     76.02% # Class of executed instruction
system.cpu.op_class::SimdCmp                       26      0.00%     76.02% # Class of executed instruction
system.cpu.op_class::SimdCvt                   418638      0.05%     76.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                 2212793      0.25%     76.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdShift                    137      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.31% # Class of executed instruction
system.cpu.op_class::MemRead                149476471     16.86%     93.17% # Class of executed instruction
system.cpu.op_class::MemWrite                56407875      6.36%     99.53% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1251617      0.14%     99.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2899728      0.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  886720106                       # Class of executed instruction
system.cpu.predictedBranches                 53971380                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   193                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests     17048681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         3302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     34098386                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          3302                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12633291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25271192                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups               115354228                       # Number of BP lookups
system.cpu.branchPred.condPredicted          90702869                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2444137                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             38232938                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                37674840                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.540269                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 8672614                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         7639798                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            7623926                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15872                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        15909                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     70175303                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     20527566                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     55456033                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect       779616                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         6542                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     31797371                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong      1489999                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong       360410                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1308                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        18647                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       407476                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit       218361                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      8985642                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      3290573                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      4975944                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      7088938                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5     10408078                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      8884385                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      3659306                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      3363633                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      2722117                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      2036537                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      1289529                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      1381376                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     14336802                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      1788612                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      3701321                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      8129192                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4     10842625                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      7317841                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      4491046                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      2094035                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      1771017                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      1451870                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      1239994                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       921703                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   150749249                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    59307612                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       6830630                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        128134                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   639539197                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           179                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       193006098                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           193006098                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      193006098                       # number of overall hits
system.cpu.l1d.overall_hits::total          193006098                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data      17048365                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total          17048365                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data     17048365                       # number of overall misses
system.cpu.l1d.overall_misses::total         17048365                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data 757444928250                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total 757444928250                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data 757444928250                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total 757444928250                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    210054463                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       210054463                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    210054463                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      210054463                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.081162                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.081162                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.081162                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.081162                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 44429.182989                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 44429.182989                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 44429.182989                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 44429.182989                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks        1792979                       # number of writebacks
system.cpu.l1d.writebacks::total              1792979                       # number of writebacks
system.cpu.l1d.demand_mshr_misses::.cpu.data     17048365                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total     17048365                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data     17048365                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total     17048365                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data 753182837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total 753182837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data 753182837000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total 753182837000                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.081162                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.081162                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.081162                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.081162                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 44179.182989                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 44179.182989                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 44179.182989                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 44179.182989                       # average overall mshr miss latency
system.cpu.l1d.replacements                  17047853                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      134711032                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          134711032                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data     16038156                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total         16038156                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data 736130399250                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total 736130399250                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    150749188                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      150749188                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.106390                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.106390                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 45898.693045                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 45898.693045                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data     16038156                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total     16038156                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data 732120860250                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total 732120860250                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.106390                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.106390                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 45648.693045                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 45648.693045                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      58295066                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          58295066                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data      1010209                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total         1010209                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  21314529000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  21314529000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     59305275                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      59305275                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.017034                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.017034                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 21099.128002                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 21099.128002                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data      1010209                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total      1010209                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  21061976750                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  21061976750                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.017034                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.017034                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 20849.128002                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 20849.128002                       # average WriteReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.982473                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              210048197                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs             17047853                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                12.321094                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   511.982473                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.999966                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999966                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1697484069                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1697484069                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       639537807                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           639537807                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      639537807                       # number of overall hits
system.cpu.l1i.overall_hits::total          639537807                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          1340                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              1340                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         1340                       # number of overall misses
system.cpu.l1i.overall_misses::total             1340                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst     68536250                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total     68536250                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst     68536250                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total     68536250                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    639539147                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       639539147                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    639539147                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      639539147                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000002                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000002                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 51146.455224                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 51146.455224                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 51146.455224                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 51146.455224                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         1340                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         1340                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         1340                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         1340                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst     68201250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total     68201250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst     68201250                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total     68201250                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 50896.455224                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 50896.455224                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 50896.455224                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 50896.455224                       # average overall mshr miss latency
system.cpu.l1i.replacements                       828                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      639537807                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          639537807                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         1340                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             1340                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst     68536250                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total     68536250                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    639539147                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      639539147                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000002                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 51146.455224                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 51146.455224                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         1340                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         1340                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst     68201250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total     68201250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 50896.455224                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 50896.455224                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.982610                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs               48369329                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                  828                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs             58417.064010                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.982610                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999966                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999966                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           5116314516                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          5116314516                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 965658785000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp         16039496                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      2641342                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict       27043625                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq         1010209                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp        1010209                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq     16039496                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     51144583                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         3508                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             51148091                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port   1205846016                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        85760                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total            1205931776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                       12636286                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 54295232                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples        29685991                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.000111                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.010546                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0              29682689     99.99%     99.99% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  3302      0.01%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total          29685991                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        8972841250                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             0.9                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       8524182500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            0.9                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy           670000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         4411785                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             4411804                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        4411785                       # number of overall hits
system.l2cache.overall_hits::total            4411804                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1321                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data      12636580                       # number of demand (read+write) misses
system.l2cache.demand_misses::total          12637901                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1321                       # number of overall misses
system.l2cache.overall_misses::.cpu.data     12636580                       # number of overall misses
system.l2cache.overall_misses::total         12637901                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     67478250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 732525585500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 732593063750                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     67478250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 732525585500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 732593063750                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1340                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data     17048365                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total        17049705                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1340                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data     17048365                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total       17049705                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.985821                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.741219                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.741239                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.985821                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.741219                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.741239                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 51081.188494                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 57968.658094                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 57967.938169                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 51081.188494                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 57968.658094                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 57967.938169                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         848363                       # number of writebacks
system.l2cache.writebacks::total               848363                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1321                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data     12636580                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total     12637901                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1321                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data     12636580                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total     12637901                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     67148000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 729366440500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 729433588500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     67148000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 729366440500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 729433588500                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.985821                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.741219                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.741239                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.985821                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.741219                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.741239                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 50831.188494                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57718.658094                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57717.938169                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 50831.188494                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57718.658094                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57717.938169                       # average overall mshr miss latency
system.l2cache.replacements                  12636286                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      1792979                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1792979                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      1792979                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1792979                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          307                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          307                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       690034                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           690034                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       320175                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         320175                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  18659125500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  18659125500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data      1010209                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1010209                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.316939                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.316939                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 58277.896463                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 58277.896463                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       320175                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       320175                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  18579081750                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  18579081750                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.316939                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.316939                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58027.896463                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58027.896463                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      3721751                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      3721770                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1321                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data     12316405                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total     12317726                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     67478250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data 713866460000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 713933938250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1340                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data     16038156                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total     16039496                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.985821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.767944                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.767962                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 51081.188494                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 57960.619190                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 57959.881414                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1321                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data     12316405                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total     12317726                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     67148000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data 710787358750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 710854506750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.985821                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.767944                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.767962                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 50831.188494                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57710.619190                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57709.881414                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4095.367081                       # Cycle average of tags in use
system.l2cache.tags.total_refs               34087229                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs             12636286                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.697567                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     1.473129                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     0.693678                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4093.200274                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000360                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000169                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.999316                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999845                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1419                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2625                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            558214558                       # Number of tag accesses
system.l2cache.tags.data_accesses           558214558                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    848128.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1321.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples  12598279.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.001091678250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         52349                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         52349                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             26247361                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              796447                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     12637901                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      848363                       # Number of write requests accepted
system.mem_ctrl.readBursts                   12637901                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    848363                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   38301                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    235                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.40                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               12637901                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                848363                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                 12599600                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    5247                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    5269                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   52241                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   52348                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   52348                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   52468                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   52351                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   52349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   52349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   52348                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   52348                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   52350                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   52349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   52351                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   52349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   52351                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   52348                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   52349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        52349                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      240.684636                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      85.550406                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     531.562560                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          38242     73.05%     73.05% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511         9827     18.77%     91.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767         2382      4.55%     96.37% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023          467      0.89%     97.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279          165      0.32%     97.58% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535           49      0.09%     97.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791           16      0.03%     97.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1792-2047            8      0.02%     97.72% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2303           13      0.02%     97.75% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2304-2559           17      0.03%     97.78% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2560-2815           52      0.10%     97.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2816-3071          109      0.21%     98.09% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3327          199      0.38%     98.47% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3328-3583          350      0.67%     99.13% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3839          303      0.58%     99.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3840-4095           98      0.19%     99.90% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351           31      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4352-4607            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4608-4863            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4864-5119            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5120-5375            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5376-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5632-5887            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          52349                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        52349                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.201417                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.190897                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.602621                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             47076     89.93%     89.93% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                26      0.05%     89.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              5223      9.98%     99.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                24      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          52349                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                  2451264                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                808825664                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              54295232                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     837.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      56.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   965649351250                       # Total gap between requests
system.mem_ctrl.avgGap                       71602.44                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst        84544                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data    806289856                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     54280192                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 87550.593763821031                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 834963517.677727103233                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 56210529.892295233905                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1321                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data     12636580                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       848363                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     33792750                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data 410675805500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 23559217008000                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     25581.19                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     32498.97                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks  27770208.05                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst        84544                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data    808741120                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total      808825664                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst        84544                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total        84544                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     54295232                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     54295232                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1321                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data     12636580                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total        12637901                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       848363                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         848363                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst         87551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     837501955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         837589505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst        87551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total        87551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     56226105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         56226105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     56226105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst        87551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    837501955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        893815610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts              12599600                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               848128                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0        767080                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1        764915                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2        811125                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3        841669                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4        929543                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5        831362                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6        767140                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7        771772                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8        787878                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9        722754                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10       723778                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11       827184                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12       734807                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13       723751                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14       783694                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15       811148                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         19311                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         20574                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         90071                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3        166541                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4        162848                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         84396                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         44419                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         21499                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         20748                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         20113                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        20606                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        22079                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        19252                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        20391                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        20509                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        94771                       # Per bank write bursts
system.mem_ctrl.dram.totQLat             174467098250                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat            62998000000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat        410709598250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 13847.03                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            32597.03                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits              6456095                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              655713                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             51.24                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            77.31                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples      6335920                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   135.837351                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean    88.359702                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   204.221029                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127      5006266     79.01%     79.01% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       626259      9.88%     88.90% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383       174023      2.75%     91.64% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511       117888      1.86%     93.51% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639        76407      1.21%     94.71% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767        57555      0.91%     95.62% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895        48703      0.77%     96.39% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023        39972      0.63%     97.02% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151       188847      2.98%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total      6335920                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead              806374400                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            54280192                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               835.051068                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                56.210530                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     6.96                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 6.52                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.44                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                52.88                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy      23342544960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy      12406856880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy     46300086840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     3182419980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 76228267440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 404487773610                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  30191690400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   596139640110                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    617.339840                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  74940253250                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF  32245460000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 858473071750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy      21895923840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy      11637959520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy     43661057160                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     1244808180                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 76228267440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 397891970730                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  35746050720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   588306037590                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    609.227655                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  89393711500                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF  32245460000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 844019613500                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12317726                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       848363                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11784928                       # Transaction distribution
system.membus.trans_dist::ReadExReq            320175                       # Transaction distribution
system.membus.trans_dist::ReadExResp           320175                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12317726                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port     37909093                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total     37909093                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               37909093                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port    863120896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total    863120896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               863120896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12637901                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12637901    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12637901                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 965658785000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          6529888750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy         6318950500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
