// Seed: 1433767767
module module_0 (
    input tri0 id_0
    , id_4,
    input tri  id_1,
    input tri  id_2
);
  assign id_4 = 1;
  wire id_5;
  integer id_6;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri id_2,
    input wire id_3,
    output supply0 id_4,
    output tri id_5,
    output logic id_6,
    output supply1 id_7,
    input tri0 id_8
);
  always begin
    id_6 <= 1 ? 1 : 1 ? 1'b0 : 1;
  end
  xnor (id_4, id_0, id_8, id_2, id_3);
  module_0(
      id_3, id_1, id_1
  );
endmodule
