$date
	Sat Oct 22 23:15:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#617420
b10 !
1"
#617422
b10 &
b10 %
1$
#617423
0"
#617426
b1 &
b1 %
1#
#617430
b0 &
0#
b0 %
0$
#1701679
b11101 !
1"
#1701682
b11101 &
b11101 %
1$
#1701683
0"
#1701686
b1011000 &
b1011000 %
#1701690
b101100 &
b101100 %
#1701694
b10110 &
b10110 %
#1701698
b1011 &
b1011 %
#1701702
b100010 &
b100010 %
#1701706
b10001 &
b10001 %
#1701710
b110100 &
b110100 %
#1701714
b11010 &
b11010 %
#1701718
b1101 &
b1101 %
#1701722
b101000 &
b101000 %
#1701726
b10100 &
b10100 %
#1701730
b1010 &
b1010 %
#1701734
b101 &
b101 %
#1701738
b10000 &
b10000 %
#1701742
b1000 &
b1000 %
#1701746
b100 &
b100 %
#1701750
b10 &
b10 %
#1701754
b1 &
b1 %
1#
#1701758
b0 &
0#
b0 %
0$
#2650040
b1100 !
1"
#2650042
b1100 &
b1100 %
1$
#2650043
0"
#2650046
b110 &
b110 %
#2650050
b11 &
b11 %
#2650054
b1010 &
b1010 %
#2650058
b101 &
b101 %
#2650062
b10000 &
b10000 %
#2650066
b1000 &
b1000 %
#2650070
b100 &
b100 %
#2650074
b10 &
b10 %
#2650078
b1 &
1#
b1 %
#2650082
b0 &
b0 %
0#
0$
#4500012
