-makelib xcelium_lib/xilinx_vip -sv \
  "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
  "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
  "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
  "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
  "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
  "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
  "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
  "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
  "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv" \
-endlib
-makelib xcelium_lib/xpm -sv \
  "C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/generic_baseblocks_v2_1_0 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_infrastructure_v1_1_0 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_register_slice_v2_1_22 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_5 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_5 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_5 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib xcelium_lib/axi_data_fifo_v2_1_21 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_crossbar_v2_1_23 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xbar_6/sim/base_xbar_6.v" \
-endlib
-makelib xcelium_lib/axi_lite_ipif_v3_0_4 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_intc_v4_1_15 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/47b8/hdl/axi_intc_v4_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_system_interrupts_0/sim/base_system_interrupts_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xbar_9/sim/base_xbar_9.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xbar_10/sim/base_xbar_10.v" \
-endlib
-makelib xcelium_lib/lib_cdc_v1_0_2 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_pkg_v1_0_2 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_fifo_v1_0_14 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_4 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/lib_bmg_v1_0_13 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/af67/hdl/lib_bmg_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_srl_fifo_v1_0_2 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_datamover_v5_1_24 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_vdma_v6_3_10 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/7860/hdl/axi_vdma_v6_3_rfs.v" \
-endlib
-makelib xcelium_lib/axi_vdma_v6_3_10 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/7860/hdl/axi_vdma_v6_3_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_vdma_0/sim/base_axi_vdma_0.vhd" \
-endlib
-makelib xcelium_lib/axis_infrastructure_v1_1_0 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axis_register_slice_v1_1_22 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/ebcc/hdl/axis_register_slice_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/sim/base_axis_register_slice_0_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/a035/hdl/verilog/color_convert_control_s_axi.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/a035/hdl/verilog/color_convert_mul_10s_8ns_18_1_1.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/a035/hdl/verilog/color_convert_regslice_both.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/a035/hdl/verilog/color_convert.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_color_convert_0/sim/base_color_convert_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/4b6f/color_swap.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_color_swap_0_0/sim/base_color_swap_0_0.v" \
-endlib
-makelib xcelium_lib/v_vid_in_axi4s_v4_0_9 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/sim/base_v_vid_in_axi4s_0_0.v" \
-endlib
-makelib xcelium_lib/v_tc_v6_2_1 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/cd2e/hdl/v_tc_v6_2_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_vtc_in_0/sim/base_vtc_in_0.vhd" \
-endlib
-makelib xcelium_lib/interrupt_control_v3_1_4 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_gpio_v2_0_24 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/sim/base_axi_gpio_hdmiin_0.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/SyncBase.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/EEPROM_8b.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/TWI_SlaveCtl.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/GlitchFilter.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/SyncAsync.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/DVI_Constants.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/SyncAsyncReset.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/PhaseAlign.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/InputSERDES.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/ChannelBond.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/ResyncToBUFG.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/TMDS_Decoder.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/TMDS_Clocking.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/dvi2rgb.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_dvi2rgb_0_0/sim/base_dvi2rgb_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/431d/hdl/verilog/pixel_pack_control_s_axi.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/431d/hdl/verilog/pixel_pack_regslice_both.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/431d/hdl/verilog/pixel_pack.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_pixel_pack_0/sim/base_pixel_pack_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/sim/base_axis_register_slice_0_1.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_color_convert_1/sim/base_color_convert_1.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/9097/src/mmcme2_drp.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/9097/src/axi_dynclk.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_dynclk_0/sim/base_axi_dynclk_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_color_swap_0_1/sim/base_color_swap_0_1.v" \
-endlib
-makelib xcelium_lib/v_tc_v6_1_13 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/b92e/hdl/v_tc_v6_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/v_axi4s_vid_out_v4_0_11 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/sim/base_v_axi4s_vid_out_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_vtc_out_0/sim/base_vtc_out_0.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/sim/base_hdmi_out_hpd_video_0.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/bd5a/src/ClockGen.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/bd5a/src/OutputSERDES.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/bd5a/src/TMDS_Encoder.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/bd5a/src/rgb2dvi.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/sim/base_rgb2dvi_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/0fad/hdl/verilog/pixel_unpack_control_s_axi.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/0fad/hdl/verilog/pixel_unpack_regslice_both.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/0fad/hdl/verilog/pixel_unpack.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_pixel_unpack_0/sim/base_pixel_unpack_0.v" \
-endlib
-makelib xcelium_lib/xlconcat_v2_1_4 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \
-endlib
-makelib xcelium_lib/proc_sys_reset_v5_0_13 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/sim/base_proc_sys_reset_pixelclk_0.vhd" \
-endlib
-makelib xcelium_lib/axi_vip_v1_1_8 -sv \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/94c3/hdl/axi_vip_v1_1_vl_rfs.sv" \
-endlib
-makelib xcelium_lib/processing_system7_vip_v1_0_10 -sv \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/34f8/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_ps7_0_0/sim/base_ps7_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/sim/base_rst_ps7_0_fclk0_0.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/sim/base_rst_ps7_0_fclk1_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_clk_wiz.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_proc_sys_reset_0_0/sim/base_proc_sys_reset_0_0.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_conv_funs_pkg.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_proc_common_pkg.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_ipif_pkg.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_family_support.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_family.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_soft_reset.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_pselect_f.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_wiz_0_0_address_decoder.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_wiz_0_0_slave_attachment.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_xadc_wiz_0_0_interrupt_control.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_wiz_0_0_axi_lite_ipif.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0_drp_arbiter.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0_drp_to_axi_stream.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0_xadc_core_drp.vhd" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0_axi_xadc.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tdata_base_axis_subset_converter_0_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tuser_base_axis_subset_converter_0_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tstrb_base_axis_subset_converter_0_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tkeep_base_axis_subset_converter_0_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tid_base_axis_subset_converter_0_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tdest_base_axis_subset_converter_0_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/tlast_base_axis_subset_converter_0_0.v" \
-endlib
-makelib xcelium_lib/axis_subset_converter_v1_1_22 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/69d9/hdl/axis_subset_converter_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/hdl/top_base_axis_subset_converter_0_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axis_subset_converter_0_0/sim/base_axis_subset_converter_0_0.v" \
-endlib
-makelib xcelium_lib/axi_sg_v4_1_13 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_dma_v7_1_23 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_dma_0_0/sim/base_axi_dma_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/sim/base.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xbar_11/sim/base_xbar_11.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_intc_0_0/sim/base_axi_intc_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_xlconcat_0_1/sim/base_xlconcat_0_1.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_s00_regslice_52/sim/base_s00_regslice_52.v" \
-endlib
-makelib xcelium_lib/axi_protocol_converter_v2_1_22 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_1/sim/base_auto_pc_1.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m00_regslice_52/sim/base_m00_regslice_52.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m01_regslice_52/sim/base_m01_regslice_52.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_s00_regslice_53/sim/base_s00_regslice_53.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_2/sim/base_auto_pc_2.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m00_regslice_53/sim/base_m00_regslice_53.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m01_regslice_53/sim/base_m01_regslice_53.v" \
-endlib
-makelib xcelium_lib/axi_clock_converter_v2_1_21 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/1304/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_cc_0/sim/base_auto_cc_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m02_regslice_0/sim/base_m02_regslice_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_cc_1/sim/base_auto_cc_1.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m03_regslice_0/sim/base_m03_regslice_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m04_regslice_0/sim/base_m04_regslice_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m05_regslice_0/sim/base_m05_regslice_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m06_regslice_0/sim/base_m06_regslice_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_cc_2/sim/base_auto_cc_2.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m07_regslice_0/sim/base_m07_regslice_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_cc_3/sim/base_auto_cc_3.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m08_regslice_0/sim/base_m08_regslice_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_m09_regslice_0/sim/base_m09_regslice_0.v" \
-endlib
-makelib xcelium_lib/axi_dwidth_converter_v2_1_22 \
  "../../../../reduced_version.gen/sources_1/bd/base/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_us_0/sim/base_auto_us_0.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_3/sim/base_auto_pc_3.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_4/sim/base_auto_pc_4.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_us_1/sim/base_auto_us_1.v" \
  "../../../../reduced_version.gen/sources_1/bd/base/ip/base_auto_pc_5/sim/base_auto_pc_5.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

