// Seed: 1527398545
module module_0 (
    input wire id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4
    , id_6
);
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_3 = 32'd70
) (
    input wand id_0,
    input wire _id_1,
    output tri1 id_2,
    input wor _id_3,
    output tri id_4,
    input supply1 id_5,
    input tri1 id_6
);
  logic [id_3 : -1] id_8[id_1 : -1];
  module_0 modCall_1 (
      id_5,
      id_4,
      id_0,
      id_5,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
