
*** Running vivado
    with args -log fir.vds -m64 -mode batch -messageDb vivado.pb -notrace -source fir.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fir.tcl -notrace
Command: synth_design -top fir -part xc7k325tffg900-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 315.203 ; gain = 107.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir' [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir.v:12]
	Parameter ap_ST_st1_fsm_0 bound to: 5'b00001 
	Parameter ap_ST_st2_fsm_1 bound to: 5'b00010 
	Parameter ap_ST_st3_fsm_2 bound to: 5'b00100 
	Parameter ap_ST_st4_fsm_3 bound to: 5'b01000 
	Parameter ap_ST_st5_fsm_4 bound to: 5'b10000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter C_S_AXI_FIR_IO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_FIR_IO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv5_A bound to: 5'b01010 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv5_1F bound to: 5'b11111 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter C_S_AXI_FIR_IO_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir.v:82]
INFO: [Synth 8-638] synthesizing module 'fir_shift_reg' [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_shift_reg.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_shift_reg_ram' [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_shift_reg.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_shift_reg.v:22]
INFO: [Synth 8-3876] $readmem data file './fir_shift_reg_ram.dat' is read successfully [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_shift_reg.v:25]
INFO: [Synth 8-256] done synthesizing module 'fir_shift_reg_ram' (1#1) [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_shift_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'fir_shift_reg' (2#1) [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_shift_reg.v:49]
INFO: [Synth 8-638] synthesizing module 'fir_c' [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_c.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_c_rom' [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_c.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_c.v:21]
INFO: [Synth 8-3876] $readmem data file './fir_c_rom.dat' is read successfully [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_c.v:24]
INFO: [Synth 8-256] done synthesizing module 'fir_c_rom' (3#1) [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_c.v:9]
INFO: [Synth 8-256] done synthesizing module 'fir_c' (4#1) [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_c.v:43]
INFO: [Synth 8-638] synthesizing module 'fir_fir_io_s_axi' [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_fir_io_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_Y_DATA_0 bound to: 5'b10000 
	Parameter ADDR_Y_CTRL bound to: 5'b10100 
	Parameter ADDR_X_DATA_0 bound to: 5'b11000 
	Parameter ADDR_X_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_fir_io_s_axi.v:205]
INFO: [Synth 8-256] done synthesizing module 'fir_fir_io_s_axi' (5#1) [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir_fir_io_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'fir' (6#1) [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir.v:12]
WARNING: [Synth 8-3331] design fir_c has unconnected port reset
WARNING: [Synth 8-3331] design fir_shift_reg has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 352.859 ; gain = 145.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 352.859 ; gain = 145.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir.xdc]
Finished Parsing XDC File [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 693.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.074 ; gain = 485.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.074 ; gain = 485.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.074 ; gain = 485.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_199_reg' and it is trimmed from '32' to '4' bits. [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir.v:244]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_1_fu_152_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 693.074 ; gain = 485.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                 7x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 7x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fir_shift_reg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fir_c_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module fir_fir_io_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 693.074 ; gain = 485.301
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tmp_5_fu_171_p2, operation Mode is: A''*B''.
DSP Report: register c_U/fir_c_rom_U/q0_reg is absorbed into DSP tmp_5_fu_171_p2.
DSP Report: register c_load_reg_214_reg is absorbed into DSP tmp_5_fu_171_p2.
DSP Report: register A is absorbed into DSP tmp_5_fu_171_p2.
DSP Report: register A is absorbed into DSP tmp_5_fu_171_p2.
DSP Report: operator tmp_5_fu_171_p2 is absorbed into DSP tmp_5_fu_171_p2.
DSP Report: operator tmp_5_fu_171_p2 is absorbed into DSP tmp_5_fu_171_p2.
DSP Report: Generating DSP p_pn_reg_122_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register c_U/fir_c_rom_U/q0_reg is absorbed into DSP p_pn_reg_122_reg.
DSP Report: register A is absorbed into DSP p_pn_reg_122_reg.
DSP Report: register A is absorbed into DSP p_pn_reg_122_reg.
DSP Report: register c_load_reg_214_reg is absorbed into DSP p_pn_reg_122_reg.
DSP Report: register p_pn_reg_122_reg is absorbed into DSP p_pn_reg_122_reg.
DSP Report: operator tmp_5_fu_171_p2 is absorbed into DSP p_pn_reg_122_reg.
DSP Report: operator tmp_5_fu_171_p2 is absorbed into DSP p_pn_reg_122_reg.
WARNING: [Synth 8-3917] design fir has port s_axi_fir_io_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design fir has port s_axi_fir_io_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design fir has port s_axi_fir_io_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design fir has port s_axi_fir_io_BRESP[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 693.074 ; gain = 485.301
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 693.074 ; gain = 485.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|fir_c_rom   | p_0_out    | 16x7          | LUT            | 
|fir         | p_0_out    | 16x7          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                              | Inference      | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------+----------------+----------------------+-----------------+
|fir         | shift_reg_U/fir_shift_reg_ram_U/ram_reg | User Attribute | 16 x 32              | RAM16X1S x 32   | 
+------------+-----------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A''*B''            | 18     | 7      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A''*B'' | 15     | 7      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[17]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 693.074 ; gain = 485.301
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 693.074 ; gain = 485.301

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 693.074 ; gain = 485.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 693.074 ; gain = 485.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 713.027 ; gain = 505.254
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 713.027 ; gain = 505.254

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 713.027 ; gain = 505.254
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     8|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     3|
|5     |LUT2      |    41|
|6     |LUT3      |    75|
|7     |LUT4      |    15|
|8     |LUT5      |    70|
|9     |LUT6      |    20|
|10    |MUXF7     |     1|
|11    |RAM16X1S  |    32|
|12    |FDRE      |   243|
|13    |FDSE      |     3|
+------+----------+------+

Report Instance Areas: 
+------+------------------------+------------------+------+
|      |Instance                |Module            |Cells |
+------+------------------------+------------------+------+
|1     |top                     |                  |   513|
|2     |  fir_fir_io_s_axi_U    |fir_fir_io_s_axi  |   215|
|3     |  shift_reg_U           |fir_shift_reg     |   136|
|4     |    fir_shift_reg_ram_U |fir_shift_reg_ram |   136|
+------+------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 713.027 ; gain = 124.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 713.027 ; gain = 476.242
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 713.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 29 12:38:48 2016...
