

================================================================
== Vitis HLS Report for 'dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Sun Jul 21 18:31:31 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        encoder_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.98>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_val"   --->   Operation 3 'read' 'data_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a = trunc i16 %data_val_read"   --->   Operation 4 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 1"   --->   Operation 5 'bitselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 2"   --->   Operation 6 'bitselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 3"   --->   Operation 7 'bitselect' 'a_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 4"   --->   Operation 8 'bitselect' 'a_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 5"   --->   Operation 9 'bitselect' 'a_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 6"   --->   Operation 10 'bitselect' 'a_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 7"   --->   Operation 11 'bitselect' 'a_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 8"   --->   Operation 12 'bitselect' 'a_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 9"   --->   Operation 13 'bitselect' 'a_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 10"   --->   Operation 14 'bitselect' 'a_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 11"   --->   Operation 15 'bitselect' 'a_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 12"   --->   Operation 16 'bitselect' 'a_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 13"   --->   Operation 17 'bitselect' 'a_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 14"   --->   Operation 18 'bitselect' 'a_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i64, i16 %data_val_read, i64 15"   --->   Operation 19 'bitselect' 'a_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_14)   --->   "%select_ln58_6 = select i1 %a_1, i7 104, i7 73" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 20 'select' 'select_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_14)   --->   "%select_ln58_7 = select i1 %a_1, i7 83, i7 52" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 21 'select' 'select_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_14)   --->   "%select_ln58_8 = select i1 %a, i7 %select_ln58_6, i7 %select_ln58_7" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 22 'select' 'select_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_14)   --->   "%zext_ln58 = zext i7 %select_ln58_8" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 23 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_21)   --->   "%select_ln58_9 = select i1 %a_1, i9 384, i9 273" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 24 'select' 'select_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_21)   --->   "%select_ln58_10 = select i1 %a_1, i9 130, i9 19" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 25 'select' 'select_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_21)   --->   "%select_ln58_11 = select i1 %a, i9 %select_ln58_9, i9 %select_ln58_10" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 26 'select' 'select_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_21)   --->   "%sext_ln58_2 = sext i9 %select_ln58_11" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 27 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%select_ln58_15 = select i1 %a_1, i11 1517, i11 1737" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 28 'select' 'select_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%select_ln58_16 = select i1 %a_1, i11 1810, i11 2030" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 29 'select' 'select_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.08ns) (out node of the LUT)   --->   "%select_ln58_17 = select i1 %a, i11 %select_ln58_15, i11 %select_ln58_16" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 30 'select' 'select_ln58_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_49)   --->   "%select_ln58_21 = select i1 %a, i7 41, i7 78" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 31 'select' 'select_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_49)   --->   "%select_ln58_22 = select i1 %a, i7 63, i7 100" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 32 'select' 'select_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_49)   --->   "%select_ln58_23 = select i1 %a_1, i7 %select_ln58_21, i7 %select_ln58_22" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 33 'select' 'select_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_49)   --->   "%sext_ln58_5 = sext i7 %select_ln58_23" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 34 'sext' 'sext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_56)   --->   "%select_ln58_24 = select i1 %a_1, i10 840, i10 65" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 35 'select' 'select_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_56)   --->   "%select_ln58_25 = select i1 %a_1, i10 766, i10 1015" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 36 'select' 'select_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_56)   --->   "%select_ln58_26 = select i1 %a, i10 %select_ln58_24, i10 %select_ln58_25" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 37 'select' 'select_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_77)   --->   "%select_ln58_33 = select i1 %a_1, i10 271, i10 257" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 38 'select' 'select_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_77)   --->   "%select_ln58_34 = select i1 %a_1, i10 1001, i10 987" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 39 'select' 'select_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_77)   --->   "%select_ln58_35 = select i1 %a, i10 %select_ln58_33, i10 %select_ln58_34" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 40 'select' 'select_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_98)   --->   "%select_ln58_42 = select i1 %a_1, i10 762, i10 672" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 41 'select' 'select_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_98)   --->   "%select_ln58_43 = select i1 %a_1, i10 160, i10 70" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 42 'select' 'select_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_98)   --->   "%select_ln58_44 = select i1 %a, i10 %select_ln58_42, i10 %select_ln58_43" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 43 'select' 'select_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_4)   --->   "%select_ln58_63 = select i1 %a_12, i9 419, i9 82" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 44 'select' 'select_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_4)   --->   "%select_ln58_64 = select i1 %a_12, i9 337, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 45 'select' 'select_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_4)   --->   "%select_ln58_65 = select i1 %a_13, i9 %select_ln58_63, i9 %select_ln58_64" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 46 'select' 'select_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_4)   --->   "%sext_ln58_14 = sext i9 %select_ln58_65" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 47 'sext' 'sext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_4)   --->   "%select_ln58_66 = select i1 %a_14, i11 1491, i11 1777" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 48 'select' 'select_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_4)   --->   "%select_ln58_67 = select i1 %a_14, i11 1762, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 49 'select' 'select_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_4)   --->   "%select_ln58_68 = select i1 %a_15, i11 %select_ln58_66, i11 %select_ln58_67" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 50 'select' 'select_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_4 = add i11 %select_ln58_68, i11 %sext_ln58_14" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 51 'add' 'add_ln58_4' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_8)   --->   "%select_ln58_72 = select i1 %a_4, i7 105, i7 64" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 52 'select' 'select_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_8)   --->   "%select_ln58_73 = select i1 %a_4, i7 41, i7 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 53 'select' 'select_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_8)   --->   "%select_ln58_74 = select i1 %a_5, i7 %select_ln58_72, i7 %select_ln58_73" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 54 'select' 'select_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_8)   --->   "%sext_ln58_18 = sext i7 %select_ln58_74" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 55 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_8)   --->   "%select_ln58_75 = select i1 %a_6, i9 257, i9 365" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 56 'select' 'select_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_8)   --->   "%select_ln58_76 = select i1 %a_6, i9 404, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 57 'select' 'select_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_8)   --->   "%select_ln58_77 = select i1 %a_7, i9 %select_ln58_75, i9 %select_ln58_76" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 58 'select' 'select_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_8)   --->   "%sext_ln58_19 = sext i9 %select_ln58_77" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 59 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_8 = add i10 %sext_ln58_19, i10 %sext_ln58_18" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 60 'add' 'add_ln58_8' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_11)   --->   "%select_ln58_84 = select i1 %a_12, i10 898, i10 179" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 61 'select' 'select_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_11)   --->   "%select_ln58_85 = select i1 %a_12, i10 719, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 62 'select' 'select_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_11)   --->   "%select_ln58_86 = select i1 %a_13, i10 %select_ln58_84, i10 %select_ln58_85" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 63 'select' 'select_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_11)   --->   "%sext_ln58_22 = sext i10 %select_ln58_86" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 64 'sext' 'sext_ln58_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_11)   --->   "%select_ln58_87 = select i1 %a_14, i9 462, i9 220" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 65 'select' 'select_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_11)   --->   "%select_ln58_88 = select i1 %a_14, i9 242, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 66 'select' 'select_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_11)   --->   "%select_ln58_89 = select i1 %a_15, i9 %select_ln58_87, i9 %select_ln58_88" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 67 'select' 'select_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_11)   --->   "%zext_ln58_4 = zext i9 %select_ln58_89" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 68 'zext' 'zext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_11 = add i11 %zext_ln58_4, i11 %sext_ln58_22" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 69 'add' 'add_ln58_11' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_14)   --->   "%select_ln58_90 = select i1 %a_2, i9 471, i9 231" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 70 'select' 'select_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_14)   --->   "%select_ln58_91 = select i1 %a_2, i9 240, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 71 'select' 'select_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_14)   --->   "%select_ln58_92 = select i1 %a_3, i9 %select_ln58_90, i9 %select_ln58_91" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 72 'select' 'select_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_14)   --->   "%zext_ln58_5 = zext i9 %select_ln58_92" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 73 'zext' 'zext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_14 = add i10 %zext_ln58_5, i10 %zext_ln58" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 74 'add' 'add_ln58_14' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_17)   --->   "%select_ln58_99 = select i1 %a_8, i10 974, i10 746" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 75 'select' 'select_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_17)   --->   "%select_ln58_100 = select i1 %a_8, i10 228, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 76 'select' 'select_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_17)   --->   "%select_ln58_101 = select i1 %a_9, i10 %select_ln58_99, i10 %select_ln58_100" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 77 'select' 'select_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_17)   --->   "%sext_ln58_27 = sext i10 %select_ln58_101" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 78 'sext' 'sext_ln58_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_17)   --->   "%select_ln58_102 = select i1 %a_10, i10 539, i10 410" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 79 'select' 'select_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_17)   --->   "%select_ln58_103 = select i1 %a_10, i10 129, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 80 'select' 'select_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_17)   --->   "%select_ln58_104 = select i1 %a_11, i10 %select_ln58_102, i10 %select_ln58_103" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 81 'select' 'select_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_17)   --->   "%zext_ln58_7 = zext i10 %select_ln58_104" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 82 'zext' 'zext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_17 = add i11 %zext_ln58_7, i11 %sext_ln58_27" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 83 'add' 'add_ln58_17' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_21)   --->   "%select_ln58_111 = select i1 %a_2, i10 82, i10 299" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 84 'select' 'select_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_21)   --->   "%select_ln58_112 = select i1 %a_2, i10 807, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 85 'select' 'select_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_21)   --->   "%select_ln58_113 = select i1 %a_3, i10 %select_ln58_111, i10 %select_ln58_112" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 86 'select' 'select_ln58_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_21 = add i10 %select_ln58_113, i10 %sext_ln58_2" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 87 'add' 'add_ln58_21' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_155)   --->   "%select_ln58_153 = select i1 %a_2, i8 135, i8 234" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 88 'select' 'select_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_155)   --->   "%select_ln58_154 = select i1 %a_2, i8 157, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 89 'select' 'select_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln58_155 = select i1 %a_3, i8 %select_ln58_153, i8 %select_ln58_154" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 90 'select' 'select_ln58_155' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln58_53 = sext i8 %select_ln58_155" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 91 'sext' 'sext_ln58_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_35 = add i11 %sext_ln58_53, i11 %select_ln58_17" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 92 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_36)   --->   "%select_ln58_156 = select i1 %a_4, i9 410, i9 201" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 93 'select' 'select_ln58_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_36)   --->   "%select_ln58_157 = select i1 %a_4, i9 209, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 94 'select' 'select_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_36)   --->   "%select_ln58_158 = select i1 %a_5, i9 %select_ln58_156, i9 %select_ln58_157" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 95 'select' 'select_ln58_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_36)   --->   "%zext_ln58_13 = zext i9 %select_ln58_158" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 96 'zext' 'zext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_36)   --->   "%select_ln58_159 = select i1 %a_6, i7 108, i7 14" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 97 'select' 'select_ln58_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_36)   --->   "%select_ln58_160 = select i1 %a_6, i7 94, i7 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 98 'select' 'select_ln58_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_36)   --->   "%select_ln58_161 = select i1 %a_7, i7 %select_ln58_159, i7 %select_ln58_160" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 99 'select' 'select_ln58_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_36)   --->   "%sext_ln58_54 = sext i7 %select_ln58_161" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 100 'sext' 'sext_ln58_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_36)   --->   "%zext_ln58_14 = zext i8 %sext_ln58_54" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 101 'zext' 'zext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_36 = add i10 %zext_ln58_14, i10 %zext_ln58_13" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 102 'add' 'add_ln58_36' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln58_15 = zext i10 %add_ln58_36" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 103 'zext' 'zext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_37 = add i11 %zext_ln58_15, i11 %add_ln58_35" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 104 'add' 'add_ln58_37' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_49)   --->   "%select_ln58_195 = select i1 %a_2, i10 691, i10 955" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 105 'select' 'select_ln58_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_49)   --->   "%select_ln58_196 = select i1 %a_2, i10 760, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 106 'select' 'select_ln58_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_49)   --->   "%select_ln58_197 = select i1 %a_3, i10 %select_ln58_195, i10 %select_ln58_196" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 107 'select' 'select_ln58_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_49 = add i10 %select_ln58_197, i10 %sext_ln58_5" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 108 'add' 'add_ln58_49' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_53)   --->   "%select_ln58_210 = select i1 %a_12, i9 257, i9 401" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 109 'select' 'select_ln58_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_53)   --->   "%select_ln58_211 = select i1 %a_12, i9 368, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 110 'select' 'select_ln58_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_53)   --->   "%select_ln58_212 = select i1 %a_13, i9 %select_ln58_210, i9 %select_ln58_211" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 111 'select' 'select_ln58_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_53)   --->   "%select_ln58_213 = select i1 %a_14, i8 130, i8 38" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 112 'select' 'select_ln58_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_53)   --->   "%select_ln58_214 = select i1 %a_14, i8 92, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 113 'select' 'select_ln58_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_53)   --->   "%select_ln58_215 = select i1 %a_15, i8 %select_ln58_213, i8 %select_ln58_214" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 114 'select' 'select_ln58_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_53)   --->   "%zext_ln58_21 = zext i8 %select_ln58_215" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 115 'zext' 'zext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_53 = add i9 %zext_ln58_21, i9 %select_ln58_212" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 116 'add' 'add_ln58_53' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_56)   --->   "%select_ln58_216 = select i1 %a_2, i10 248, i10 390" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 117 'select' 'select_ln58_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_56)   --->   "%select_ln58_217 = select i1 %a_2, i10 882, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 118 'select' 'select_ln58_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_56)   --->   "%select_ln58_218 = select i1 %a_3, i10 %select_ln58_216, i10 %select_ln58_217" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 119 'select' 'select_ln58_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_56 = add i10 %select_ln58_218, i10 %select_ln58_26" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 120 'add' 'add_ln58_56' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_66)   --->   "%select_ln58_246 = select i1 %a_8, i8 186, i8 17" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 121 'select' 'select_ln58_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_66)   --->   "%select_ln58_247 = select i1 %a_8, i8 169, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 122 'select' 'select_ln58_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_66)   --->   "%select_ln58_248 = select i1 %a_9, i8 %select_ln58_246, i8 %select_ln58_247" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 123 'select' 'select_ln58_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_66)   --->   "%sext_ln58_87 = sext i8 %select_ln58_248" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 124 'sext' 'sext_ln58_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_66)   --->   "%select_ln58_249 = select i1 %a_10, i10 663, i10 947" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 125 'select' 'select_ln58_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_66)   --->   "%select_ln58_250 = select i1 %a_10, i10 740, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 126 'select' 'select_ln58_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_66)   --->   "%select_ln58_251 = select i1 %a_11, i10 %select_ln58_249, i10 %select_ln58_250" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 127 'select' 'select_ln58_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_66 = add i10 %select_ln58_251, i10 %sext_ln58_87" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 128 'add' 'add_ln58_66' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln58_88 = sext i10 %add_ln58_66" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 129 'sext' 'sext_ln58_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_254)   --->   "%select_ln58_252 = select i1 %a_12, i10 516, i10 650" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 130 'select' 'select_ln58_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_254)   --->   "%select_ln58_253 = select i1 %a_12, i10 890, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 131 'select' 'select_ln58_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_254 = select i1 %a_13, i10 %select_ln58_252, i10 %select_ln58_253" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 132 'select' 'select_ln58_254' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln58_89 = sext i10 %select_ln58_254" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 133 'sext' 'sext_ln58_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_257)   --->   "%select_ln58_255 = select i1 %a_14, i11 1447, i11 1885" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 134 'select' 'select_ln58_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_257)   --->   "%select_ln58_256 = select i1 %a_14, i11 1610, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 135 'select' 'select_ln58_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_257 = select i1 %a_15, i11 %select_ln58_255, i11 %select_ln58_256" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 136 'select' 'select_ln58_257' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln58_90 = sext i11 %select_ln58_257" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 137 'sext' 'sext_ln58_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_67 = add i12 %sext_ln58_90, i12 %sext_ln58_89" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 138 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 139 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln58_68 = add i12 %add_ln58_67, i12 %sext_ln58_88" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 139 'add' 'add_ln58_68' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_77)   --->   "%select_ln58_279 = select i1 %a_2, i10 654, i10 725" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 140 'select' 'select_ln58_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_77)   --->   "%select_ln58_280 = select i1 %a_2, i10 953, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 141 'select' 'select_ln58_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_77)   --->   "%select_ln58_281 = select i1 %a_3, i10 %select_ln58_279, i10 %select_ln58_280" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 142 'select' 'select_ln58_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_77 = add i10 %select_ln58_281, i10 %select_ln58_35" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 143 'add' 'add_ln58_77' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_80)   --->   "%select_ln58_288 = select i1 %a_8, i8 29, i8 185" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 144 'select' 'select_ln58_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_80)   --->   "%select_ln58_289 = select i1 %a_8, i8 100, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 145 'select' 'select_ln58_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_80)   --->   "%select_ln58_290 = select i1 %a_9, i8 %select_ln58_288, i8 %select_ln58_289" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 146 'select' 'select_ln58_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_80)   --->   "%sext_ln58_104 = sext i8 %select_ln58_290" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 147 'sext' 'sext_ln58_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_80)   --->   "%select_ln58_291 = select i1 %a_10, i10 867, i10 142" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 148 'select' 'select_ln58_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_80)   --->   "%select_ln58_292 = select i1 %a_10, i10 725, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 149 'select' 'select_ln58_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_80)   --->   "%select_ln58_293 = select i1 %a_11, i10 %select_ln58_291, i10 %select_ln58_292" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 150 'select' 'select_ln58_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_80 = add i10 %select_ln58_293, i10 %sext_ln58_104" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 151 'add' 'add_ln58_80' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_85)   --->   "%select_ln58_303 = select i1 %a_4, i8 128, i8 245" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 152 'select' 'select_ln58_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_85)   --->   "%select_ln58_304 = select i1 %a_4, i8 139, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 153 'select' 'select_ln58_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_85)   --->   "%select_ln58_305 = select i1 %a_5, i8 %select_ln58_303, i8 %select_ln58_304" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 154 'select' 'select_ln58_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_85)   --->   "%sext_ln58_111 = sext i8 %select_ln58_305" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 155 'sext' 'sext_ln58_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_85)   --->   "%select_ln58_306 = select i1 %a_6, i9 81, i9 248" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 156 'select' 'select_ln58_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_85)   --->   "%select_ln58_307 = select i1 %a_6, i9 345, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 157 'select' 'select_ln58_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_85)   --->   "%select_ln58_308 = select i1 %a_7, i9 %select_ln58_306, i9 %select_ln58_307" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 158 'select' 'select_ln58_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_85)   --->   "%sext_ln58_112 = sext i9 %select_ln58_308" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 159 'sext' 'sext_ln58_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_85 = add i10 %sext_ln58_112, i10 %sext_ln58_111" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 160 'add' 'add_ln58_85' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_88)   --->   "%select_ln58_315 = select i1 %a_12, i9 390, i9 378" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 161 'select' 'select_ln58_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_88)   --->   "%select_ln58_316 = select i1 %a_12, i9 12, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 162 'select' 'select_ln58_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_88)   --->   "%select_ln58_317 = select i1 %a_13, i9 %select_ln58_315, i9 %select_ln58_316" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 163 'select' 'select_ln58_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_88)   --->   "%zext_ln58_29 = zext i9 %select_ln58_317" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 164 'zext' 'zext_ln58_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_88)   --->   "%select_ln58_318 = select i1 %a_14, i9 91, i9 162" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 165 'select' 'select_ln58_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_88)   --->   "%select_ln58_319 = select i1 %a_14, i9 441, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 166 'select' 'select_ln58_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_88)   --->   "%select_ln58_320 = select i1 %a_15, i9 %select_ln58_318, i9 %select_ln58_319" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 167 'select' 'select_ln58_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_88)   --->   "%sext_ln58_117 = sext i9 %select_ln58_320" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 168 'sext' 'sext_ln58_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_88 = add i11 %sext_ln58_117, i11 %zext_ln58_29" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 169 'add' 'add_ln58_88' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_94)   --->   "%select_ln58_330 = select i1 %a_8, i9 359, i9 157" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 170 'select' 'select_ln58_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_94)   --->   "%select_ln58_331 = select i1 %a_8, i9 202, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 171 'select' 'select_ln58_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_94)   --->   "%select_ln58_332 = select i1 %a_9, i9 %select_ln58_330, i9 %select_ln58_331" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 172 'select' 'select_ln58_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_94)   --->   "%zext_ln58_32 = zext i9 %select_ln58_332" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 173 'zext' 'zext_ln58_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_94)   --->   "%select_ln58_333 = select i1 %a_10, i9 302, i9 296" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 174 'select' 'select_ln58_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_94)   --->   "%select_ln58_334 = select i1 %a_10, i9 6, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 175 'select' 'select_ln58_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_94)   --->   "%select_ln58_335 = select i1 %a_11, i9 %select_ln58_333, i9 %select_ln58_334" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 176 'select' 'select_ln58_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_94)   --->   "%zext_ln58_33 = zext i9 %select_ln58_335" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 177 'zext' 'zext_ln58_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_94 = add i10 %zext_ln58_33, i10 %zext_ln58_32" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 178 'add' 'add_ln58_94' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_98)   --->   "%select_ln58_342 = select i1 %a_2, i9 289, i9 180" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 179 'select' 'select_ln58_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_98)   --->   "%select_ln58_343 = select i1 %a_2, i9 109, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 180 'select' 'select_ln58_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_98)   --->   "%select_ln58_344 = select i1 %a_3, i9 %select_ln58_342, i9 %select_ln58_343" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 181 'select' 'select_ln58_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_98)   --->   "%zext_ln58_35 = zext i9 %select_ln58_344" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 182 'zext' 'zext_ln58_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_98 = add i10 %zext_ln58_35, i10 %select_ln58_44" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 183 'add' 'add_ln58_98' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_374)   --->   "%select_ln58_372 = select i1 %a_8, i10 868, i10 709" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 184 'select' 'select_ln58_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_374)   --->   "%select_ln58_373 = select i1 %a_8, i10 159, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 185 'select' 'select_ln58_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_374 = select i1 %a_9, i10 %select_ln58_372, i10 %select_ln58_373" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 186 'select' 'select_ln58_374' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln58_141 = sext i10 %select_ln58_374" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 187 'sext' 'sext_ln58_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_377)   --->   "%select_ln58_375 = select i1 %a_10, i10 951, i10 691" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 188 'select' 'select_ln58_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_377)   --->   "%select_ln58_376 = select i1 %a_10, i10 260, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 189 'select' 'select_ln58_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_377 = select i1 %a_11, i10 %select_ln58_375, i10 %select_ln58_376" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 190 'select' 'select_ln58_377' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln58_142 = sext i10 %select_ln58_377" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 191 'sext' 'sext_ln58_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_108 = add i11 %sext_ln58_142, i11 %sext_ln58_141" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 192 'add' 'add_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_109)   --->   "%select_ln58_378 = select i1 %a_12, i8 255, i8 147" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 193 'select' 'select_ln58_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_109)   --->   "%select_ln58_379 = select i1 %a_12, i8 108, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 194 'select' 'select_ln58_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_109)   --->   "%select_ln58_380 = select i1 %a_13, i8 %select_ln58_378, i8 %select_ln58_379" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 195 'select' 'select_ln58_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_109)   --->   "%sext_ln58_143 = sext i8 %select_ln58_380" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 196 'sext' 'sext_ln58_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_109)   --->   "%select_ln58_381 = select i1 %a_14, i9 313, i9 250" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 197 'select' 'select_ln58_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_109)   --->   "%select_ln58_382 = select i1 %a_14, i9 63, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 198 'select' 'select_ln58_382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_109)   --->   "%select_ln58_383 = select i1 %a_15, i9 %select_ln58_381, i9 %select_ln58_382" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 199 'select' 'select_ln58_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_109)   --->   "%zext_ln58_39 = zext i9 %select_ln58_383" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 200 'zext' 'zext_ln58_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_109 = add i10 %zext_ln58_39, i10 %sext_ln58_143" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 201 'add' 'add_ln58_109' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln58_144 = sext i10 %add_ln58_109" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 202 'sext' 'sext_ln58_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_110 = add i11 %sext_ln58_144, i11 %add_ln58_108" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 203 'add' 'add_ln58_110' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.15>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 204 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 32, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 205 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%select_ln58 = select i1 %a_1, i10 361, i10 366" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 206 'select' 'select_ln58' <Predicate = (a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%select_ln58_1 = select i1 %a_1, i10 1007, i10 1012" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 207 'select' 'select_ln58_1' <Predicate = (!a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%select_ln58_2 = select i1 %a, i10 %select_ln58, i10 %select_ln58_1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 208 'select' 'select_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%sext_ln58 = sext i10 %select_ln58_2" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 209 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln58_3 = select i1 %a_1, i9 226, i9 118" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 210 'select' 'select_ln58_3' <Predicate = (a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln58_4 = select i1 %a_1, i9 13, i9 417" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 211 'select' 'select_ln58_4' <Predicate = (!a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (1.08ns) (out node of the LUT)   --->   "%select_ln58_5 = select i1 %a, i9 %select_ln58_3, i9 %select_ln58_4" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 212 'select' 'select_ln58_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i9 %select_ln58_5" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 213 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_28)   --->   "%select_ln58_12 = select i1 %a_1, i10 203, i10 397" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 214 'select' 'select_ln58_12' <Predicate = (a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_28)   --->   "%select_ln58_13 = select i1 %a_1, i10 892, i10 62" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 215 'select' 'select_ln58_13' <Predicate = (!a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_28)   --->   "%select_ln58_14 = select i1 %a, i10 %select_ln58_12, i10 %select_ln58_13" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 216 'select' 'select_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_28)   --->   "%sext_ln58_3 = sext i10 %select_ln58_14" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 217 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_42)   --->   "%select_ln58_18 = select i1 %a_1, i10 1019, i10 195" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 218 'select' 'select_ln58_18' <Predicate = (a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_42)   --->   "%select_ln58_19 = select i1 %a_1, i10 747, i10 947" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 219 'select' 'select_ln58_19' <Predicate = (!a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_42)   --->   "%select_ln58_20 = select i1 %a, i10 %select_ln58_18, i10 %select_ln58_19" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 220 'select' 'select_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_42)   --->   "%sext_ln58_4 = sext i10 %select_ln58_20" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 221 'sext' 'sext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_63)   --->   "%select_ln58_27 = select i1 %a_1, i10 868, i10 496" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 222 'select' 'select_ln58_27' <Predicate = (a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_63)   --->   "%select_ln58_28 = select i1 %a_1, i10 437, i10 65" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 223 'select' 'select_ln58_28' <Predicate = (!a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_63)   --->   "%select_ln58_29 = select i1 %a, i10 %select_ln58_27, i10 %select_ln58_28" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 224 'select' 'select_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_70)   --->   "%select_ln58_30 = select i1 %a_1, i10 220, i10 898" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 225 'select' 'select_ln58_30' <Predicate = (a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_70)   --->   "%select_ln58_31 = select i1 %a_1, i10 330, i10 1008" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 226 'select' 'select_ln58_31' <Predicate = (!a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_70)   --->   "%select_ln58_32 = select i1 %a, i10 %select_ln58_30, i10 %select_ln58_31" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 227 'select' 'select_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%select_ln58_36 = select i1 %a_1, i10 629, i10 1022" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 228 'select' 'select_ln58_36' <Predicate = (a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%select_ln58_37 = select i1 %a_1, i10 617, i10 1010" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 229 'select' 'select_ln58_37' <Predicate = (!a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_38 = select i1 %a, i10 %select_ln58_36, i10 %select_ln58_37" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 230 'select' 'select_ln58_38' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i10 %select_ln58_38" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 231 'sext' 'sext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_91)   --->   "%select_ln58_39 = select i1 %a_1, i9 146, i9 168" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 232 'select' 'select_ln58_39' <Predicate = (a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_91)   --->   "%select_ln58_40 = select i1 %a_1, i9 482, i9 504" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 233 'select' 'select_ln58_40' <Predicate = (!a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_91)   --->   "%select_ln58_41 = select i1 %a, i9 %select_ln58_39, i9 %select_ln58_40" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 234 'select' 'select_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_91)   --->   "%sext_ln58_7 = sext i9 %select_ln58_41" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 235 'sext' 'sext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_105)   --->   "%select_ln58_45 = select i1 %a_1, i10 783, i10 33" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 236 'select' 'select_ln58_45' <Predicate = (a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_105)   --->   "%select_ln58_46 = select i1 %a_1, i10 728, i10 1002" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 237 'select' 'select_ln58_46' <Predicate = (!a)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_105)   --->   "%select_ln58_47 = select i1 %a, i10 %select_ln58_45, i10 %select_ln58_46" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 238 'select' 'select_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_105)   --->   "%sext_ln58_8 = sext i10 %select_ln58_47" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 239 'sext' 'sext_ln58_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%select_ln58_48 = select i1 %a_3, i10 580, i10 325" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 240 'select' 'select_ln58_48' <Predicate = (a_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%select_ln58_49 = select i1 %a_3, i10 255, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 241 'select' 'select_ln58_49' <Predicate = (!a_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%select_ln58_50 = select i1 %a_2, i10 %select_ln58_48, i10 %select_ln58_49" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 242 'select' 'select_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%zext_ln58_1 = zext i10 %select_ln58_50" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 243 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58 = add i11 %zext_ln58_1, i11 %sext_ln58" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 244 'add' 'add_ln58' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln58_9 = sext i11 %add_ln58" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 245 'sext' 'sext_ln58_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_1)   --->   "%select_ln58_51 = select i1 %a_4, i9 505, i9 135" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 246 'select' 'select_ln58_51' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_1)   --->   "%select_ln58_52 = select i1 %a_4, i9 370, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 247 'select' 'select_ln58_52' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_1)   --->   "%select_ln58_53 = select i1 %a_5, i9 %select_ln58_51, i9 %select_ln58_52" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 248 'select' 'select_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_1)   --->   "%select_ln58_54 = select i1 %a_7, i4 4, i4 13" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 249 'select' 'select_ln58_54' <Predicate = (a_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_1)   --->   "%select_ln58_55 = select i1 %a_7, i4 7, i4 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 250 'select' 'select_ln58_55' <Predicate = (!a_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_1)   --->   "%select_ln58_56 = select i1 %a_6, i4 %select_ln58_54, i4 %select_ln58_55" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 251 'select' 'select_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_1)   --->   "%sext_ln58_10 = sext i4 %select_ln58_56" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 252 'sext' 'sext_ln58_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_1 = add i9 %sext_ln58_10, i9 %select_ln58_53" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 253 'add' 'add_ln58_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln58_11 = sext i9 %add_ln58_1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 254 'sext' 'sext_ln58_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (2.12ns)   --->   "%add_ln58_2 = add i12 %sext_ln58_11, i12 %sext_ln58_9" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 255 'add' 'add_ln58_2' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i12 %add_ln58_2" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 256 'sext' 'sext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_59)   --->   "%select_ln58_57 = select i1 %a_9, i10 697, i10 315" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 257 'select' 'select_ln58_57' <Predicate = (a_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_59)   --->   "%select_ln58_58 = select i1 %a_9, i10 382, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 258 'select' 'select_ln58_58' <Predicate = (!a_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_59 = select i1 %a_8, i10 %select_ln58_57, i10 %select_ln58_58" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 259 'select' 'select_ln58_59' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i10 %select_ln58_59" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 260 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_62)   --->   "%select_ln58_60 = select i1 %a_10, i10 955, i10 218" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 261 'select' 'select_ln58_60' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_62)   --->   "%select_ln58_61 = select i1 %a_10, i10 737, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 262 'select' 'select_ln58_61' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_62 = select i1 %a_11, i10 %select_ln58_60, i10 %select_ln58_61" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 263 'select' 'select_ln58_62' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i10 %select_ln58_62" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 264 'sext' 'sext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_3 = add i11 %sext_ln58_13, i11 %zext_ln58_2" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 265 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 266 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_5 = add i11 %add_ln58_4, i11 %add_ln58_3" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 266 'add' 'add_ln58_5' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i11 %add_ln58_5" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 267 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (2.13ns)   --->   "%add_ln58_6 = add i13 %sext_ln58_15, i13 %sext_ln58_12" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 268 'add' 'add_ln58_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i13 %add_ln58_6" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 269 'sext' 'sext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_71)   --->   "%select_ln58_69 = select i1 %a_2, i10 159, i10 426" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 270 'select' 'select_ln58_69' <Predicate = (a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_71)   --->   "%select_ln58_70 = select i1 %a_2, i10 757, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 271 'select' 'select_ln58_70' <Predicate = (!a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_71 = select i1 %a_3, i10 %select_ln58_69, i10 %select_ln58_70" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 272 'select' 'select_ln58_71' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i10 %select_ln58_71" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 273 'sext' 'sext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_7 = add i11 %sext_ln58_17, i11 %sext_ln58_1" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 274 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i10 %add_ln58_8" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 275 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_9 = add i11 %sext_ln58_20, i11 %add_ln58_7" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 276 'add' 'add_ln58_9' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i11 %add_ln58_9" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 277 'sext' 'sext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_80)   --->   "%select_ln58_78 = select i1 %a_8, i9 269, i9 59" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 278 'select' 'select_ln58_78' <Predicate = (a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_80)   --->   "%select_ln58_79 = select i1 %a_8, i9 210, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 279 'select' 'select_ln58_79' <Predicate = (!a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (1.08ns) (out node of the LUT)   --->   "%select_ln58_80 = select i1 %a_9, i9 %select_ln58_78, i9 %select_ln58_79" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 280 'select' 'select_ln58_80' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i9 %select_ln58_80" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 281 'zext' 'zext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_83)   --->   "%select_ln58_81 = select i1 %a_10, i11 1329, i11 1607" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 282 'select' 'select_ln58_81' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_83)   --->   "%select_ln58_82 = select i1 %a_10, i11 1770, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 283 'select' 'select_ln58_82' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_83 = select i1 %a_11, i11 %select_ln58_81, i11 %select_ln58_82" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 284 'select' 'select_ln58_83' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_10 = add i11 %select_ln58_83, i11 %zext_ln58_3" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 285 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 286 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_12 = add i11 %add_ln58_11, i11 %add_ln58_10" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 286 'add' 'add_ln58_12' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln58_23 = sext i11 %add_ln58_12" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 287 'sext' 'sext_ln58_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (2.12ns)   --->   "%add_ln58_13 = add i12 %sext_ln58_23, i12 %sext_ln58_21" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 288 'add' 'add_ln58_13' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i12 %add_ln58_13" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 289 'sext' 'sext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln58_6 = zext i10 %add_ln58_14" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 290 'zext' 'zext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%select_ln58_93 = select i1 %a_4, i11 1427, i11 1745" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 291 'select' 'select_ln58_93' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%select_ln58_94 = select i1 %a_4, i11 1730, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 292 'select' 'select_ln58_94' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_95 = select i1 %a_5, i11 %select_ln58_93, i11 %select_ln58_94" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 293 'select' 'select_ln58_95' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%select_ln58_96 = select i1 %a_6, i7 97, i7 28" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 294 'select' 'select_ln58_96' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%select_ln58_97 = select i1 %a_6, i7 69, i7 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 295 'select' 'select_ln58_97' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln58_98 = select i1 %a_7, i7 %select_ln58_96, i7 %select_ln58_97" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 296 'select' 'select_ln58_98' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln58_25 = sext i7 %select_ln58_98" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 297 'sext' 'sext_ln58_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_15 = add i11 %sext_ln58_25, i11 %select_ln58_95" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 298 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 299 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_16 = add i11 %add_ln58_15, i11 %zext_ln58_6" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 299 'add' 'add_ln58_16' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln58_26 = sext i11 %add_ln58_16" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 300 'sext' 'sext_ln58_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln58_28 = sext i11 %add_ln58_17" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 301 'sext' 'sext_ln58_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%select_ln58_105 = select i1 %a_12, i11 1292, i11 1657" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 302 'select' 'select_ln58_105' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%select_ln58_106 = select i1 %a_12, i11 1683, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 303 'select' 'select_ln58_106' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_107 = select i1 %a_13, i11 %select_ln58_105, i11 %select_ln58_106" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 304 'select' 'select_ln58_107' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln58_29 = sext i11 %select_ln58_107" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 305 'sext' 'sext_ln58_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%select_ln58_108 = select i1 %a_14, i10 942, i10 595" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 306 'select' 'select_ln58_108' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%select_ln58_109 = select i1 %a_14, i10 347, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 307 'select' 'select_ln58_109' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_110 = select i1 %a_15, i10 %select_ln58_108, i10 %select_ln58_109" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 308 'select' 'select_ln58_110' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln58_30 = sext i10 %select_ln58_110" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 309 'sext' 'sext_ln58_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_18 = add i12 %sext_ln58_30, i12 %sext_ln58_29" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 310 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 311 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln58_19 = add i12 %add_ln58_18, i12 %sext_ln58_28" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 311 'add' 'add_ln58_19' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln58_31 = sext i12 %add_ln58_19" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 312 'sext' 'sext_ln58_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (2.13ns)   --->   "%add_ln58_20 = add i13 %sext_ln58_31, i13 %sext_ln58_26" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 313 'add' 'add_ln58_20' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln58_32 = sext i13 %add_ln58_20" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 314 'sext' 'sext_ln58_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln58_33 = sext i10 %add_ln58_21" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 315 'sext' 'sext_ln58_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%select_ln58_114 = select i1 %a_4, i9 464, i9 295" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 316 'select' 'select_ln58_114' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%select_ln58_115 = select i1 %a_4, i9 169, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 317 'select' 'select_ln58_115' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (1.08ns) (out node of the LUT)   --->   "%select_ln58_116 = select i1 %a_5, i9 %select_ln58_114, i9 %select_ln58_115" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 318 'select' 'select_ln58_116' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln58_8 = zext i9 %select_ln58_116" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 319 'zext' 'zext_ln58_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%select_ln58_117 = select i1 %a_6, i10 800, i10 78" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 320 'select' 'select_ln58_117' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%select_ln58_118 = select i1 %a_6, i10 722, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 321 'select' 'select_ln58_118' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_119 = select i1 %a_7, i10 %select_ln58_117, i10 %select_ln58_118" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 322 'select' 'select_ln58_119' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln58_34 = sext i10 %select_ln58_119" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 323 'sext' 'sext_ln58_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_22 = add i11 %sext_ln58_34, i11 %zext_ln58_8" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 324 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 325 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_23 = add i11 %add_ln58_22, i11 %sext_ln58_33" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 325 'add' 'add_ln58_23' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln58_35 = sext i11 %add_ln58_23" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 326 'sext' 'sext_ln58_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_24)   --->   "%select_ln58_120 = select i1 %a_8, i10 58, i10 377" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 327 'select' 'select_ln58_120' <Predicate = (a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_24)   --->   "%select_ln58_121 = select i1 %a_8, i10 705, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 328 'select' 'select_ln58_121' <Predicate = (!a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_24)   --->   "%select_ln58_122 = select i1 %a_9, i10 %select_ln58_120, i10 %select_ln58_121" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 329 'select' 'select_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_24)   --->   "%sext_ln58_36 = sext i10 %select_ln58_122" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 330 'sext' 'sext_ln58_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_24)   --->   "%select_ln58_123 = select i1 %a_10, i9 406, i9 91" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 331 'select' 'select_ln58_123' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_24)   --->   "%select_ln58_124 = select i1 %a_10, i9 315, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 332 'select' 'select_ln58_124' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_24)   --->   "%select_ln58_125 = select i1 %a_11, i9 %select_ln58_123, i9 %select_ln58_124" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 333 'select' 'select_ln58_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_24)   --->   "%sext_ln58_37 = sext i9 %select_ln58_125" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 334 'sext' 'sext_ln58_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_24 = add i11 %sext_ln58_37, i11 %sext_ln58_36" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 335 'add' 'add_ln58_24' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln58_38 = sext i11 %add_ln58_24" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 336 'sext' 'sext_ln58_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_25)   --->   "%select_ln58_126 = select i1 %a_12, i9 31, i9 205" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 337 'select' 'select_ln58_126' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_25)   --->   "%select_ln58_127 = select i1 %a_12, i9 338, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 338 'select' 'select_ln58_127' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_25)   --->   "%select_ln58_128 = select i1 %a_13, i9 %select_ln58_126, i9 %select_ln58_127" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 339 'select' 'select_ln58_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_25)   --->   "%sext_ln58_39 = sext i9 %select_ln58_128" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 340 'sext' 'sext_ln58_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_25)   --->   "%select_ln58_129 = select i1 %a_14, i10 538, i10 100" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 341 'select' 'select_ln58_129' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_25)   --->   "%select_ln58_130 = select i1 %a_14, i10 438, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 342 'select' 'select_ln58_130' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_25)   --->   "%select_ln58_131 = select i1 %a_15, i10 %select_ln58_129, i10 %select_ln58_130" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 343 'select' 'select_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_25)   --->   "%zext_ln58_9 = zext i10 %select_ln58_131" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 344 'zext' 'zext_ln58_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_25 = add i11 %zext_ln58_9, i11 %sext_ln58_39" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 345 'add' 'add_ln58_25' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln58_40 = sext i11 %add_ln58_25" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 346 'sext' 'sext_ln58_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (2.12ns)   --->   "%add_ln58_26 = add i12 %sext_ln58_40, i12 %sext_ln58_38" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 347 'add' 'add_ln58_26' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln58_41 = sext i12 %add_ln58_26" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 348 'sext' 'sext_ln58_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (2.13ns)   --->   "%add_ln58_27 = add i13 %sext_ln58_41, i13 %sext_ln58_35" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 349 'add' 'add_ln58_27' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln58_42 = sext i13 %add_ln58_27" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 350 'sext' 'sext_ln58_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_28)   --->   "%select_ln58_132 = select i1 %a_2, i8 243, i8 132" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 351 'select' 'select_ln58_132' <Predicate = (a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_28)   --->   "%select_ln58_133 = select i1 %a_2, i8 111, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 352 'select' 'select_ln58_133' <Predicate = (!a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_28)   --->   "%select_ln58_134 = select i1 %a_3, i8 %select_ln58_132, i8 %select_ln58_133" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 353 'select' 'select_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_28)   --->   "%zext_ln58_10 = zext i8 %select_ln58_134" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 354 'zext' 'zext_ln58_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_28 = add i11 %zext_ln58_10, i11 %sext_ln58_3" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 355 'add' 'add_ln58_28' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln58_43 = sext i11 %add_ln58_28" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 356 'sext' 'sext_ln58_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_29)   --->   "%select_ln58_135 = select i1 %a_4, i9 371, i9 215" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 357 'select' 'select_ln58_135' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_29)   --->   "%select_ln58_136 = select i1 %a_4, i9 156, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 358 'select' 'select_ln58_136' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_29)   --->   "%select_ln58_137 = select i1 %a_5, i9 %select_ln58_135, i9 %select_ln58_136" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 359 'select' 'select_ln58_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_29)   --->   "%zext_ln58_11 = zext i9 %select_ln58_137" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 360 'zext' 'zext_ln58_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_29)   --->   "%select_ln58_138 = select i1 %a_6, i9 168, i9 446" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 361 'select' 'select_ln58_138' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_29)   --->   "%select_ln58_139 = select i1 %a_6, i9 234, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 362 'select' 'select_ln58_139' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_29)   --->   "%select_ln58_140 = select i1 %a_7, i9 %select_ln58_138, i9 %select_ln58_139" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 363 'select' 'select_ln58_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_29)   --->   "%sext_ln58_44 = sext i9 %select_ln58_140" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 364 'sext' 'sext_ln58_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_29 = add i11 %sext_ln58_44, i11 %zext_ln58_11" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 365 'add' 'add_ln58_29' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln58_45 = sext i11 %add_ln58_29" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 366 'sext' 'sext_ln58_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (2.12ns)   --->   "%add_ln58_30 = add i12 %sext_ln58_45, i12 %sext_ln58_43" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 367 'add' 'add_ln58_30' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln58_46 = sext i12 %add_ln58_30" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 368 'sext' 'sext_ln58_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_31)   --->   "%select_ln58_141 = select i1 %a_8, i10 851, i10 391" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 369 'select' 'select_ln58_141' <Predicate = (a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_31)   --->   "%select_ln58_142 = select i1 %a_8, i10 460, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 370 'select' 'select_ln58_142' <Predicate = (!a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_31)   --->   "%select_ln58_143 = select i1 %a_9, i10 %select_ln58_141, i10 %select_ln58_142" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 371 'select' 'select_ln58_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_31)   --->   "%zext_ln58_12 = zext i10 %select_ln58_143" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 372 'zext' 'zext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_31)   --->   "%select_ln58_144 = select i1 %a_10, i9 498, i9 167" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 373 'select' 'select_ln58_144' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_31)   --->   "%select_ln58_145 = select i1 %a_10, i9 331, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 374 'select' 'select_ln58_145' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_31)   --->   "%select_ln58_146 = select i1 %a_11, i9 %select_ln58_144, i9 %select_ln58_145" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 375 'select' 'select_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_31)   --->   "%sext_ln58_47 = sext i9 %select_ln58_146" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 376 'sext' 'sext_ln58_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_31 = add i11 %sext_ln58_47, i11 %zext_ln58_12" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 377 'add' 'add_ln58_31' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln58_48 = sext i11 %add_ln58_31" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 378 'sext' 'sext_ln58_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_32)   --->   "%select_ln58_147 = select i1 %a_12, i10 1009, i10 330" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 379 'select' 'select_ln58_147' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_32)   --->   "%select_ln58_148 = select i1 %a_12, i10 679, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 380 'select' 'select_ln58_148' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_32)   --->   "%select_ln58_149 = select i1 %a_13, i10 %select_ln58_147, i10 %select_ln58_148" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 381 'select' 'select_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_32)   --->   "%sext_ln58_49 = sext i10 %select_ln58_149" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 382 'sext' 'sext_ln58_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_32)   --->   "%select_ln58_150 = select i1 %a_14, i11 1415, i11 1623" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 383 'select' 'select_ln58_150' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_32)   --->   "%select_ln58_151 = select i1 %a_14, i11 1840, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 384 'select' 'select_ln58_151' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_32)   --->   "%select_ln58_152 = select i1 %a_15, i11 %select_ln58_150, i11 %select_ln58_151" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 385 'select' 'select_ln58_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_32 = add i11 %select_ln58_152, i11 %sext_ln58_49" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 386 'add' 'add_ln58_32' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln58_50 = sext i11 %add_ln58_32" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 387 'sext' 'sext_ln58_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (2.12ns)   --->   "%add_ln58_33 = add i12 %sext_ln58_50, i12 %sext_ln58_48" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 388 'add' 'add_ln58_33' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln58_51 = sext i12 %add_ln58_33" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 389 'sext' 'sext_ln58_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (2.13ns)   --->   "%add_ln58_34 = add i13 %sext_ln58_51, i13 %sext_ln58_46" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 390 'add' 'add_ln58_34' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln58_52 = sext i13 %add_ln58_34" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 391 'sext' 'sext_ln58_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln58_55 = sext i11 %add_ln58_37" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 392 'sext' 'sext_ln58_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_38)   --->   "%select_ln58_162 = select i1 %a_9, i10 271, i10 315" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 393 'select' 'select_ln58_162' <Predicate = (a_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_38)   --->   "%select_ln58_163 = select i1 %a_9, i10 980, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 394 'select' 'select_ln58_163' <Predicate = (!a_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_38)   --->   "%select_ln58_164 = select i1 %a_8, i10 %select_ln58_162, i10 %select_ln58_163" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 395 'select' 'select_ln58_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_38)   --->   "%sext_ln58_56 = sext i10 %select_ln58_164" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 396 'sext' 'sext_ln58_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_38)   --->   "%select_ln58_165 = select i1 %a_10, i10 946, i10 218" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 397 'select' 'select_ln58_165' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_38)   --->   "%select_ln58_166 = select i1 %a_10, i10 728, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 398 'select' 'select_ln58_166' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_38)   --->   "%select_ln58_167 = select i1 %a_11, i10 %select_ln58_165, i10 %select_ln58_166" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 399 'select' 'select_ln58_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_38)   --->   "%sext_ln58_57 = sext i10 %select_ln58_167" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 400 'sext' 'sext_ln58_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_38 = add i11 %sext_ln58_57, i11 %sext_ln58_56" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 401 'add' 'add_ln58_38' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln58_58 = sext i11 %add_ln58_38" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 402 'sext' 'sext_ln58_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_39)   --->   "%select_ln58_168 = select i1 %a_12, i10 868, i10 620" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 403 'select' 'select_ln58_168' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_39)   --->   "%select_ln58_169 = select i1 %a_12, i10 248, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 404 'select' 'select_ln58_169' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_39)   --->   "%select_ln58_170 = select i1 %a_13, i10 %select_ln58_168, i10 %select_ln58_169" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 405 'select' 'select_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_39)   --->   "%sext_ln58_59 = sext i10 %select_ln58_170" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 406 'sext' 'sext_ln58_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_39)   --->   "%select_ln58_171 = select i1 %a_14, i10 564, i10 480" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 407 'select' 'select_ln58_171' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_39)   --->   "%select_ln58_172 = select i1 %a_14, i10 84, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 408 'select' 'select_ln58_172' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_39)   --->   "%select_ln58_173 = select i1 %a_15, i10 %select_ln58_171, i10 %select_ln58_172" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 409 'select' 'select_ln58_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_39)   --->   "%zext_ln58_16 = zext i10 %select_ln58_173" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 410 'zext' 'zext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_39 = add i11 %zext_ln58_16, i11 %sext_ln58_59" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 411 'add' 'add_ln58_39' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln58_60 = sext i11 %add_ln58_39" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 412 'sext' 'sext_ln58_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_40 = add i12 %sext_ln58_60, i12 %sext_ln58_58" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 413 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 414 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln58_41 = add i12 %add_ln58_40, i12 %sext_ln58_55" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 414 'add' 'add_ln58_41' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln58_61 = sext i12 %add_ln58_41" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 415 'sext' 'sext_ln58_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_42)   --->   "%select_ln58_174 = select i1 %a_2, i10 721, i10 441" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 416 'select' 'select_ln58_174' <Predicate = (a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_42)   --->   "%select_ln58_175 = select i1 %a_2, i10 280, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 417 'select' 'select_ln58_175' <Predicate = (!a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_42)   --->   "%select_ln58_176 = select i1 %a_3, i10 %select_ln58_174, i10 %select_ln58_175" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 418 'select' 'select_ln58_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_42)   --->   "%zext_ln58_17 = zext i10 %select_ln58_176" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 419 'zext' 'zext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_42 = add i11 %zext_ln58_17, i11 %sext_ln58_4" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 420 'add' 'add_ln58_42' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln58_62 = sext i11 %add_ln58_42" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 421 'sext' 'sext_ln58_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_43)   --->   "%select_ln58_177 = select i1 %a_4, i10 561, i10 738" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 422 'select' 'select_ln58_177' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_43)   --->   "%select_ln58_178 = select i1 %a_4, i10 847, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 423 'select' 'select_ln58_178' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_43)   --->   "%select_ln58_179 = select i1 %a_5, i10 %select_ln58_177, i10 %select_ln58_178" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 424 'select' 'select_ln58_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_43)   --->   "%sext_ln58_63 = sext i10 %select_ln58_179" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 425 'sext' 'sext_ln58_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_43)   --->   "%select_ln58_180 = select i1 %a_6, i10 663, i10 929" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 426 'select' 'select_ln58_180' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_43)   --->   "%select_ln58_181 = select i1 %a_6, i10 758, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 427 'select' 'select_ln58_181' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_43)   --->   "%select_ln58_182 = select i1 %a_7, i10 %select_ln58_180, i10 %select_ln58_181" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 428 'select' 'select_ln58_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_43)   --->   "%sext_ln58_64 = sext i10 %select_ln58_182" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 429 'sext' 'sext_ln58_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_43 = add i11 %sext_ln58_64, i11 %sext_ln58_63" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 430 'add' 'add_ln58_43' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln58_65 = sext i11 %add_ln58_43" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 431 'sext' 'sext_ln58_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (2.12ns)   --->   "%add_ln58_44 = add i12 %sext_ln58_65, i12 %sext_ln58_62" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 432 'add' 'add_ln58_44' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln58_66 = sext i12 %add_ln58_44" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 433 'sext' 'sext_ln58_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_45)   --->   "%select_ln58_183 = select i1 %a_8, i11 1457, i11 1649" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 434 'select' 'select_ln58_183' <Predicate = (a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_45)   --->   "%select_ln58_184 = select i1 %a_8, i11 1856, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 435 'select' 'select_ln58_184' <Predicate = (!a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_45)   --->   "%select_ln58_185 = select i1 %a_9, i11 %select_ln58_183, i11 %select_ln58_184" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 436 'select' 'select_ln58_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_45)   --->   "%select_ln58_186 = select i1 %a_10, i9 403, i9 314" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 437 'select' 'select_ln58_186' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_45)   --->   "%select_ln58_187 = select i1 %a_10, i9 89, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 438 'select' 'select_ln58_187' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_45)   --->   "%select_ln58_188 = select i1 %a_11, i9 %select_ln58_186, i9 %select_ln58_187" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 439 'select' 'select_ln58_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_45)   --->   "%zext_ln58_18 = zext i9 %select_ln58_188" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 440 'zext' 'zext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_45 = add i11 %zext_ln58_18, i11 %select_ln58_185" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 441 'add' 'add_ln58_45' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln58_67 = sext i11 %add_ln58_45" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 442 'sext' 'sext_ln58_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_46)   --->   "%select_ln58_189 = select i1 %a_12, i10 631, i10 305" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 443 'select' 'select_ln58_189' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_46)   --->   "%select_ln58_190 = select i1 %a_12, i10 326, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 444 'select' 'select_ln58_190' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_46)   --->   "%select_ln58_191 = select i1 %a_13, i10 %select_ln58_189, i10 %select_ln58_190" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 445 'select' 'select_ln58_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_46)   --->   "%select_ln58_192 = select i1 %a_14, i9 335, i9 17" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 446 'select' 'select_ln58_192' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_46)   --->   "%select_ln58_193 = select i1 %a_14, i9 318, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 447 'select' 'select_ln58_193' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_46)   --->   "%select_ln58_194 = select i1 %a_15, i9 %select_ln58_192, i9 %select_ln58_193" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 448 'select' 'select_ln58_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_46)   --->   "%zext_ln58_19 = zext i9 %select_ln58_194" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 449 'zext' 'zext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_46 = add i10 %zext_ln58_19, i10 %select_ln58_191" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 450 'add' 'add_ln58_46' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln58_20 = zext i10 %add_ln58_46" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 451 'zext' 'zext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (2.12ns)   --->   "%add_ln58_47 = add i12 %zext_ln58_20, i12 %sext_ln58_67" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 452 'add' 'add_ln58_47' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln58_68 = sext i12 %add_ln58_47" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 453 'sext' 'sext_ln58_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (2.13ns)   --->   "%add_ln58_48 = add i13 %sext_ln58_68, i13 %sext_ln58_66" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 454 'add' 'add_ln58_48' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln58_69 = sext i13 %add_ln58_48" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 455 'sext' 'sext_ln58_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln58_70 = sext i10 %add_ln58_49" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 456 'sext' 'sext_ln58_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%select_ln58_198 = select i1 %a_4, i10 163, i10 851" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 457 'select' 'select_ln58_198' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%select_ln58_199 = select i1 %a_4, i10 336, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 458 'select' 'select_ln58_199' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_200 = select i1 %a_5, i10 %select_ln58_198, i10 %select_ln58_199" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 459 'select' 'select_ln58_200' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln58_71 = sext i10 %select_ln58_200" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 460 'sext' 'sext_ln58_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%select_ln58_201 = select i1 %a_6, i9 169, i9 183" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 461 'select' 'select_ln58_201' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%select_ln58_202 = select i1 %a_6, i9 498, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 462 'select' 'select_ln58_202' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln58_203 = select i1 %a_7, i9 %select_ln58_201, i9 %select_ln58_202" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 463 'select' 'select_ln58_203' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln58_72 = sext i9 %select_ln58_203" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 464 'sext' 'sext_ln58_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_50 = add i11 %sext_ln58_72, i11 %sext_ln58_71" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 465 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 466 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_51 = add i11 %add_ln58_50, i11 %sext_ln58_70" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 466 'add' 'add_ln58_51' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln58_73 = sext i11 %add_ln58_51" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 467 'sext' 'sext_ln58_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%select_ln58_204 = select i1 %a_8, i10 595, i10 839" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 468 'select' 'select_ln58_204' <Predicate = (a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%select_ln58_205 = select i1 %a_8, i10 780, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 469 'select' 'select_ln58_205' <Predicate = (!a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_206 = select i1 %a_9, i10 %select_ln58_204, i10 %select_ln58_205" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 470 'select' 'select_ln58_206' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln58_74 = sext i10 %select_ln58_206" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 471 'sext' 'sext_ln58_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%select_ln58_207 = select i1 %a_10, i8 160, i8 150" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 472 'select' 'select_ln58_207' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%select_ln58_208 = select i1 %a_10, i8 10, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 473 'select' 'select_ln58_208' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln58_209 = select i1 %a_11, i8 %select_ln58_207, i8 %select_ln58_208" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 474 'select' 'select_ln58_209' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln58_75 = sext i8 %select_ln58_209" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 475 'sext' 'sext_ln58_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_52 = add i11 %sext_ln58_75, i11 %sext_ln58_74" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 476 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln58_76 = sext i9 %add_ln58_53" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 477 'sext' 'sext_ln58_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_54 = add i11 %sext_ln58_76, i11 %add_ln58_52" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 478 'add' 'add_ln58_54' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln58_77 = sext i11 %add_ln58_54" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 479 'sext' 'sext_ln58_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (2.12ns)   --->   "%add_ln58_55 = add i12 %sext_ln58_77, i12 %sext_ln58_73" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 480 'add' 'add_ln58_55' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln58_78 = sext i12 %add_ln58_55" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 481 'sext' 'sext_ln58_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln58_79 = sext i10 %add_ln58_56" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 482 'sext' 'sext_ln58_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%select_ln58_219 = select i1 %a_4, i11 1511, i11 1643" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 483 'select' 'select_ln58_219' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%select_ln58_220 = select i1 %a_4, i11 1916, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 484 'select' 'select_ln58_220' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (1.08ns) (out node of the LUT)   --->   "%select_ln58_221 = select i1 %a_5, i11 %select_ln58_219, i11 %select_ln58_220" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 485 'select' 'select_ln58_221' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%select_ln58_222 = select i1 %a_6, i10 532, i10 481" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 486 'select' 'select_ln58_222' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%select_ln58_223 = select i1 %a_6, i10 51, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 487 'select' 'select_ln58_223' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_224 = select i1 %a_7, i10 %select_ln58_222, i10 %select_ln58_223" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 488 'select' 'select_ln58_224' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln58_22 = zext i10 %select_ln58_224" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 489 'zext' 'zext_ln58_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_57 = add i11 %zext_ln58_22, i11 %select_ln58_221" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 490 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 491 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_58 = add i11 %add_ln58_57, i11 %sext_ln58_79" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 491 'add' 'add_ln58_58' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln58_80 = sext i11 %add_ln58_58" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 492 'sext' 'sext_ln58_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_59)   --->   "%select_ln58_225 = select i1 %a_8, i10 751, i10 916" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 493 'select' 'select_ln58_225' <Predicate = (a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_59)   --->   "%select_ln58_226 = select i1 %a_8, i10 859, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 494 'select' 'select_ln58_226' <Predicate = (!a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_59)   --->   "%select_ln58_227 = select i1 %a_9, i10 %select_ln58_225, i10 %select_ln58_226" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 495 'select' 'select_ln58_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_59)   --->   "%select_ln58_228 = select i1 %a_10, i9 472, i9 254" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 496 'select' 'select_ln58_228' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_59)   --->   "%select_ln58_229 = select i1 %a_10, i9 218, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 497 'select' 'select_ln58_229' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_59)   --->   "%select_ln58_230 = select i1 %a_11, i9 %select_ln58_228, i9 %select_ln58_229" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 498 'select' 'select_ln58_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_59)   --->   "%zext_ln58_23 = zext i9 %select_ln58_230" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 499 'zext' 'zext_ln58_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_59 = add i10 %zext_ln58_23, i10 %select_ln58_227" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 500 'add' 'add_ln58_59' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln58_81 = sext i10 %add_ln58_59" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 501 'sext' 'sext_ln58_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_60)   --->   "%select_ln58_231 = select i1 %a_12, i10 350, i10 961" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 502 'select' 'select_ln58_231' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_60)   --->   "%select_ln58_232 = select i1 %a_12, i10 413, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 503 'select' 'select_ln58_232' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_60)   --->   "%select_ln58_233 = select i1 %a_13, i10 %select_ln58_231, i10 %select_ln58_232" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 504 'select' 'select_ln58_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_60)   --->   "%sext_ln58_82 = sext i10 %select_ln58_233" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 505 'sext' 'sext_ln58_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_60)   --->   "%select_ln58_234 = select i1 %a_14, i10 598, i10 329" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 506 'select' 'select_ln58_234' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_60)   --->   "%select_ln58_235 = select i1 %a_14, i10 269, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 507 'select' 'select_ln58_235' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_60)   --->   "%select_ln58_236 = select i1 %a_15, i10 %select_ln58_234, i10 %select_ln58_235" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 508 'select' 'select_ln58_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_60)   --->   "%zext_ln58_24 = zext i10 %select_ln58_236" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 509 'zext' 'zext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_60 = add i11 %zext_ln58_24, i11 %sext_ln58_82" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 510 'add' 'add_ln58_60' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln58_83 = sext i11 %add_ln58_60" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 511 'sext' 'sext_ln58_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (2.12ns)   --->   "%add_ln58_61 = add i12 %sext_ln58_83, i12 %sext_ln58_81" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 512 'add' 'add_ln58_61' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln58_84 = sext i12 %add_ln58_61" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 513 'sext' 'sext_ln58_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (2.13ns)   --->   "%add_ln58_62 = add i13 %sext_ln58_84, i13 %sext_ln58_80" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 514 'add' 'add_ln58_62' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln58_85 = sext i13 %add_ln58_62" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 515 'sext' 'sext_ln58_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_63)   --->   "%select_ln58_237 = select i1 %a_2, i8 130, i8 82" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 516 'select' 'select_ln58_237' <Predicate = (a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_63)   --->   "%select_ln58_238 = select i1 %a_2, i8 48, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 517 'select' 'select_ln58_238' <Predicate = (!a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_63)   --->   "%select_ln58_239 = select i1 %a_3, i8 %select_ln58_237, i8 %select_ln58_238" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 518 'select' 'select_ln58_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_63)   --->   "%zext_ln58_25 = zext i8 %select_ln58_239" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 519 'zext' 'zext_ln58_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_63 = add i10 %zext_ln58_25, i10 %select_ln58_29" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 520 'add' 'add_ln58_63' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln58_26 = zext i10 %add_ln58_63" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 521 'zext' 'zext_ln58_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_64)   --->   "%select_ln58_240 = select i1 %a_4, i9 367, i9 39" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 522 'select' 'select_ln58_240' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_64)   --->   "%select_ln58_241 = select i1 %a_4, i9 328, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 523 'select' 'select_ln58_241' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_64)   --->   "%select_ln58_242 = select i1 %a_5, i9 %select_ln58_240, i9 %select_ln58_241" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 524 'select' 'select_ln58_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_64)   --->   "%zext_ln58_27 = zext i9 %select_ln58_242" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 525 'zext' 'zext_ln58_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_64)   --->   "%select_ln58_243 = select i1 %a_6, i10 673, i10 818" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 526 'select' 'select_ln58_243' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_64)   --->   "%select_ln58_244 = select i1 %a_6, i10 879, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 527 'select' 'select_ln58_244' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_64)   --->   "%select_ln58_245 = select i1 %a_7, i10 %select_ln58_243, i10 %select_ln58_244" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 528 'select' 'select_ln58_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_64 = add i10 %select_ln58_245, i10 %zext_ln58_27" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 529 'add' 'add_ln58_64' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln58_86 = sext i10 %add_ln58_64" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 530 'sext' 'sext_ln58_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_65 = add i12 %sext_ln58_86, i12 %zext_ln58_26" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 531 'add' 'add_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 532 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln58_69 = add i12 %add_ln58_68, i12 %add_ln58_65" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 532 'add' 'add_ln58_69' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln58_91 = sext i12 %add_ln58_69" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 533 'sext' 'sext_ln58_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_70)   --->   "%select_ln58_258 = select i1 %a_2, i10 720, i10 653" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 534 'select' 'select_ln58_258' <Predicate = (a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_70)   --->   "%select_ln58_259 = select i1 %a_2, i10 67, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 535 'select' 'select_ln58_259' <Predicate = (!a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_70)   --->   "%select_ln58_260 = select i1 %a_3, i10 %select_ln58_258, i10 %select_ln58_259" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 536 'select' 'select_ln58_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_70 = add i10 %select_ln58_260, i10 %select_ln58_32" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 537 'add' 'add_ln58_70' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln58_92 = sext i10 %add_ln58_70" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 538 'sext' 'sext_ln58_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_71)   --->   "%select_ln58_261 = select i1 %a_4, i10 531, i10 697" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 539 'select' 'select_ln58_261' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_71)   --->   "%select_ln58_262 = select i1 %a_4, i10 858, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 540 'select' 'select_ln58_262' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_71)   --->   "%select_ln58_263 = select i1 %a_5, i10 %select_ln58_261, i10 %select_ln58_262" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 541 'select' 'select_ln58_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_71)   --->   "%select_ln58_264 = select i1 %a_6, i10 288, i10 1018" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 542 'select' 'select_ln58_264' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_71)   --->   "%select_ln58_265 = select i1 %a_6, i10 294, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 543 'select' 'select_ln58_265' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_71)   --->   "%select_ln58_266 = select i1 %a_7, i10 %select_ln58_264, i10 %select_ln58_265" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 544 'select' 'select_ln58_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_71 = add i10 %select_ln58_266, i10 %select_ln58_263" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 545 'add' 'add_ln58_71' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln58_93 = sext i10 %add_ln58_71" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 546 'sext' 'sext_ln58_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (2.12ns)   --->   "%add_ln58_72 = add i11 %sext_ln58_93, i11 %sext_ln58_92" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 547 'add' 'add_ln58_72' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln58_94 = sext i11 %add_ln58_72" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 548 'sext' 'sext_ln58_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_73)   --->   "%select_ln58_267 = select i1 %a_8, i11 1533, i11 1927" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 549 'select' 'select_ln58_267' <Predicate = (a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_73)   --->   "%select_ln58_268 = select i1 %a_8, i11 1654, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 550 'select' 'select_ln58_268' <Predicate = (!a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_73)   --->   "%select_ln58_269 = select i1 %a_9, i11 %select_ln58_267, i11 %select_ln58_268" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 551 'select' 'select_ln58_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_73)   --->   "%select_ln58_270 = select i1 %a_11, i10 697, i10 694" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 552 'select' 'select_ln58_270' <Predicate = (a_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_73)   --->   "%select_ln58_271 = select i1 %a_11, i10 3, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 553 'select' 'select_ln58_271' <Predicate = (!a_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_73)   --->   "%select_ln58_272 = select i1 %a_10, i10 %select_ln58_270, i10 %select_ln58_271" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 554 'select' 'select_ln58_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_73)   --->   "%sext_ln58_95 = sext i10 %select_ln58_272" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 555 'sext' 'sext_ln58_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_73 = add i11 %sext_ln58_95, i11 %select_ln58_269" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 556 'add' 'add_ln58_73' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln58_96 = sext i11 %add_ln58_73" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 557 'sext' 'sext_ln58_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_74)   --->   "%select_ln58_273 = select i1 %a_12, i10 600, i10 988" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 558 'select' 'select_ln58_273' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_74)   --->   "%select_ln58_274 = select i1 %a_12, i10 636, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 559 'select' 'select_ln58_274' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_74)   --->   "%select_ln58_275 = select i1 %a_13, i10 %select_ln58_273, i10 %select_ln58_274" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 560 'select' 'select_ln58_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_74)   --->   "%sext_ln58_97 = sext i10 %select_ln58_275" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 561 'sext' 'sext_ln58_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_74)   --->   "%select_ln58_276 = select i1 %a_14, i11 1489, i11 1893" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 562 'select' 'select_ln58_276' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_74)   --->   "%select_ln58_277 = select i1 %a_14, i11 1644, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 563 'select' 'select_ln58_277' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_74)   --->   "%select_ln58_278 = select i1 %a_15, i11 %select_ln58_276, i11 %select_ln58_277" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 564 'select' 'select_ln58_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_74 = add i11 %select_ln58_278, i11 %sext_ln58_97" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 565 'add' 'add_ln58_74' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln58_98 = sext i11 %add_ln58_74" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 566 'sext' 'sext_ln58_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (2.12ns)   --->   "%add_ln58_75 = add i12 %sext_ln58_98, i12 %sext_ln58_96" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 567 'add' 'add_ln58_75' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln58_99 = sext i12 %add_ln58_75" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 568 'sext' 'sext_ln58_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (2.13ns)   --->   "%add_ln58_76 = add i13 %sext_ln58_99, i13 %sext_ln58_94" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 569 'add' 'add_ln58_76' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln58_100 = sext i13 %add_ln58_76" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 570 'sext' 'sext_ln58_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln58_101 = sext i10 %add_ln58_77" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 571 'sext' 'sext_ln58_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_284)   --->   "%select_ln58_282 = select i1 %a_4, i10 659, i10 410" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 572 'select' 'select_ln58_282' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_284)   --->   "%select_ln58_283 = select i1 %a_4, i10 249, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 573 'select' 'select_ln58_283' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_284 = select i1 %a_5, i10 %select_ln58_282, i10 %select_ln58_283" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 574 'select' 'select_ln58_284' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln58_28 = zext i10 %select_ln58_284" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 575 'zext' 'zext_ln58_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_287)   --->   "%select_ln58_285 = select i1 %a_6, i9 349, i9 80" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 576 'select' 'select_ln58_285' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_287)   --->   "%select_ln58_286 = select i1 %a_6, i9 269, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 577 'select' 'select_ln58_286' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (1.08ns) (out node of the LUT)   --->   "%select_ln58_287 = select i1 %a_7, i9 %select_ln58_285, i9 %select_ln58_286" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 578 'select' 'select_ln58_287' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln58_102 = sext i9 %select_ln58_287" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'sext' 'sext_ln58_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_78 = add i11 %sext_ln58_102, i11 %zext_ln58_28" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'add' 'add_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 581 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_79 = add i11 %add_ln58_78, i11 %sext_ln58_101" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'add' 'add_ln58_79' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln58_103 = sext i11 %add_ln58_79" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'sext' 'sext_ln58_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln58_105 = sext i10 %add_ln58_80" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'sext' 'sext_ln58_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_296)   --->   "%select_ln58_294 = select i1 %a_12, i10 944, i10 322" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'select' 'select_ln58_294' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_296)   --->   "%select_ln58_295 = select i1 %a_12, i10 622, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'select' 'select_ln58_295' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_296 = select i1 %a_13, i10 %select_ln58_294, i10 %select_ln58_295" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'select' 'select_ln58_296' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln58_106 = sext i10 %select_ln58_296" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'sext' 'sext_ln58_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_299)   --->   "%select_ln58_297 = select i1 %a_14, i9 445, i9 119" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'select' 'select_ln58_297' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_299)   --->   "%select_ln58_298 = select i1 %a_14, i9 326, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'select' 'select_ln58_298' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (1.08ns) (out node of the LUT)   --->   "%select_ln58_299 = select i1 %a_15, i9 %select_ln58_297, i9 %select_ln58_298" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'select' 'select_ln58_299' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln58_107 = sext i9 %select_ln58_299" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'sext' 'sext_ln58_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_81 = add i11 %sext_ln58_107, i11 %sext_ln58_106" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'add' 'add_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 593 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_82 = add i11 %add_ln58_81, i11 %sext_ln58_105" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'add' 'add_ln58_82' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln58_108 = sext i11 %add_ln58_82" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'sext' 'sext_ln58_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (2.12ns)   --->   "%add_ln58_83 = add i12 %sext_ln58_108, i12 %sext_ln58_103" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'add' 'add_ln58_83' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln58_109 = sext i12 %add_ln58_83" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'sext' 'sext_ln58_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_302)   --->   "%select_ln58_300 = select i1 %a_2, i10 41, i10 728" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'select' 'select_ln58_300' <Predicate = (a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_302)   --->   "%select_ln58_301 = select i1 %a_2, i10 337, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'select' 'select_ln58_301' <Predicate = (!a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_302 = select i1 %a_3, i10 %select_ln58_300, i10 %select_ln58_301" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'select' 'select_ln58_302' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln58_110 = sext i10 %select_ln58_302" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'sext' 'sext_ln58_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_84 = add i11 %sext_ln58_110, i11 %sext_ln58_6" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'add' 'add_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln58_113 = sext i10 %add_ln58_85" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'sext' 'sext_ln58_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_86 = add i11 %sext_ln58_113, i11 %add_ln58_84" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'add' 'add_ln58_86' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln58_114 = sext i11 %add_ln58_86" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'sext' 'sext_ln58_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_311)   --->   "%select_ln58_309 = select i1 %a_8, i10 703, i10 932" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'select' 'select_ln58_309' <Predicate = (a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_311)   --->   "%select_ln58_310 = select i1 %a_8, i10 795, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'select' 'select_ln58_310' <Predicate = (!a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_311 = select i1 %a_9, i10 %select_ln58_309, i10 %select_ln58_310" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'select' 'select_ln58_311' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln58_115 = sext i10 %select_ln58_311" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'sext' 'sext_ln58_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_314)   --->   "%select_ln58_312 = select i1 %a_10, i10 56, i10 631" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'select' 'select_ln58_312' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_314)   --->   "%select_ln58_313 = select i1 %a_10, i10 449, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'select' 'select_ln58_313' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_314 = select i1 %a_11, i10 %select_ln58_312, i10 %select_ln58_313" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'select' 'select_ln58_314' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln58_116 = sext i10 %select_ln58_314" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'sext' 'sext_ln58_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_87 = add i11 %sext_ln58_116, i11 %sext_ln58_115" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'add' 'add_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 614 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_89 = add i11 %add_ln58_88, i11 %add_ln58_87" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'add' 'add_ln58_89' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln58_118 = sext i11 %add_ln58_89" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'sext' 'sext_ln58_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (2.12ns)   --->   "%add_ln58_90 = add i12 %sext_ln58_118, i12 %sext_ln58_114" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'add' 'add_ln58_90' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln58_119 = sext i12 %add_ln58_90" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'sext' 'sext_ln58_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_91)   --->   "%select_ln58_321 = select i1 %a_3, i7 74, i7 67" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'select' 'select_ln58_321' <Predicate = (a_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_91)   --->   "%select_ln58_322 = select i1 %a_3, i7 7, i7 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'select' 'select_ln58_322' <Predicate = (!a_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_91)   --->   "%select_ln58_323 = select i1 %a_2, i7 %select_ln58_321, i7 %select_ln58_322" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'select' 'select_ln58_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_91)   --->   "%sext_ln58_120 = sext i7 %select_ln58_323" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'sext' 'sext_ln58_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_91)   --->   "%zext_ln58_30 = zext i9 %sext_ln58_120" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'zext' 'zext_ln58_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_91 = add i11 %zext_ln58_30, i11 %sext_ln58_7" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'add' 'add_ln58_91' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln58_121 = sext i11 %add_ln58_91" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'sext' 'sext_ln58_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_92)   --->   "%select_ln58_324 = select i1 %a_4, i10 568, i10 229" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'select' 'select_ln58_324' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_92)   --->   "%select_ln58_325 = select i1 %a_4, i10 339, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'select' 'select_ln58_325' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_92)   --->   "%select_ln58_326 = select i1 %a_5, i10 %select_ln58_324, i10 %select_ln58_325" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'select' 'select_ln58_326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_92)   --->   "%zext_ln58_31 = zext i10 %select_ln58_326" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'zext' 'zext_ln58_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_92)   --->   "%select_ln58_327 = select i1 %a_6, i10 972, i10 732" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'select' 'select_ln58_327' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_92)   --->   "%select_ln58_328 = select i1 %a_6, i10 240, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'select' 'select_ln58_328' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_92)   --->   "%select_ln58_329 = select i1 %a_7, i10 %select_ln58_327, i10 %select_ln58_328" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'select' 'select_ln58_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_92)   --->   "%sext_ln58_122 = sext i10 %select_ln58_329" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'sext' 'sext_ln58_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_92 = add i11 %sext_ln58_122, i11 %zext_ln58_31" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'add' 'add_ln58_92' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln58_123 = sext i11 %add_ln58_92" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'sext' 'sext_ln58_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (2.12ns)   --->   "%add_ln58_93 = add i12 %sext_ln58_123, i12 %sext_ln58_121" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'add' 'add_ln58_93' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln58_124 = sext i12 %add_ln58_93" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'sext' 'sext_ln58_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln58_34 = zext i10 %add_ln58_94" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'zext' 'zext_ln58_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_338)   --->   "%select_ln58_336 = select i1 %a_12, i9 408, i9 257" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'select' 'select_ln58_336' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_338)   --->   "%select_ln58_337 = select i1 %a_12, i9 151, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'select' 'select_ln58_337' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (1.08ns) (out node of the LUT)   --->   "%select_ln58_338 = select i1 %a_13, i9 %select_ln58_336, i9 %select_ln58_337" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'select' 'select_ln58_338' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln58_125 = sext i9 %select_ln58_338" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'sext' 'sext_ln58_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_341)   --->   "%select_ln58_339 = select i1 %a_14, i11 1520, i11 1699" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'select' 'select_ln58_339' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_341)   --->   "%select_ln58_340 = select i1 %a_14, i11 1869, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'select' 'select_ln58_340' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (1.08ns) (out node of the LUT)   --->   "%select_ln58_341 = select i1 %a_15, i11 %select_ln58_339, i11 %select_ln58_340" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'select' 'select_ln58_341' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_95 = add i11 %select_ln58_341, i11 %sext_ln58_125" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'add' 'add_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 646 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_96 = add i11 %add_ln58_95, i11 %zext_ln58_34" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'add' 'add_ln58_96' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln58_126 = sext i11 %add_ln58_96" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'sext' 'sext_ln58_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (2.13ns)   --->   "%add_ln58_97 = add i13 %sext_ln58_126, i13 %sext_ln58_124" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'add' 'add_ln58_97' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln58_127 = sext i13 %add_ln58_97" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'sext' 'sext_ln58_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln58_128 = sext i10 %add_ln58_98" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'sext' 'sext_ln58_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_347)   --->   "%select_ln58_345 = select i1 %a_4, i11 1518, i11 1950" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'select' 'select_ln58_345' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_347)   --->   "%select_ln58_346 = select i1 %a_4, i11 1616, i11 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'select' 'select_ln58_346' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln58_347 = select i1 %a_5, i11 %select_ln58_345, i11 %select_ln58_346" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'select' 'select_ln58_347' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_350)   --->   "%select_ln58_348 = select i1 %a_6, i8 232, i8 142" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'select' 'select_ln58_348' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_350)   --->   "%select_ln58_349 = select i1 %a_6, i8 90, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'select' 'select_ln58_349' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln58_350 = select i1 %a_7, i8 %select_ln58_348, i8 %select_ln58_349" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'select' 'select_ln58_350' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln58_36 = zext i8 %select_ln58_350" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'zext' 'zext_ln58_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_99 = add i11 %zext_ln58_36, i11 %select_ln58_347" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'add' 'add_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 659 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_100 = add i11 %add_ln58_99, i11 %sext_ln58_128" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'add' 'add_ln58_100' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln58_129 = sext i11 %add_ln58_100" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'sext' 'sext_ln58_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_101)   --->   "%select_ln58_351 = select i1 %a_8, i9 510, i9 356" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'select' 'select_ln58_351' <Predicate = (a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_101)   --->   "%select_ln58_352 = select i1 %a_8, i9 154, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'select' 'select_ln58_352' <Predicate = (!a_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_101)   --->   "%select_ln58_353 = select i1 %a_9, i9 %select_ln58_351, i9 %select_ln58_352" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'select' 'select_ln58_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_101)   --->   "%zext_ln58_37 = zext i9 %select_ln58_353" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'zext' 'zext_ln58_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_101)   --->   "%select_ln58_354 = select i1 %a_10, i9 256, i9 334" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_354' <Predicate = (a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_101)   --->   "%select_ln58_355 = select i1 %a_10, i9 434, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_355' <Predicate = (!a_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_101)   --->   "%select_ln58_356 = select i1 %a_11, i9 %select_ln58_354, i9 %select_ln58_355" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'select' 'select_ln58_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_101)   --->   "%sext_ln58_130 = sext i9 %select_ln58_356" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'sext' 'sext_ln58_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (2.11ns) (out node of the LUT)   --->   "%add_ln58_101 = add i10 %sext_ln58_130, i10 %zext_ln58_37" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'add' 'add_ln58_101' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln58_131 = sext i10 %add_ln58_101" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'sext' 'sext_ln58_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_102)   --->   "%select_ln58_357 = select i1 %a_12, i10 217, i10 742" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'select' 'select_ln58_357' <Predicate = (a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_102)   --->   "%select_ln58_358 = select i1 %a_12, i10 499, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'select' 'select_ln58_358' <Predicate = (!a_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_102)   --->   "%select_ln58_359 = select i1 %a_13, i10 %select_ln58_357, i10 %select_ln58_358" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'select' 'select_ln58_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_102)   --->   "%select_ln58_360 = select i1 %a_14, i9 317, i9 408" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'select' 'select_ln58_360' <Predicate = (a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_102)   --->   "%select_ln58_361 = select i1 %a_14, i9 421, i9 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'select' 'select_ln58_361' <Predicate = (!a_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_102)   --->   "%select_ln58_362 = select i1 %a_15, i9 %select_ln58_360, i9 %select_ln58_361" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'select' 'select_ln58_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_102)   --->   "%sext_ln58_132 = sext i9 %select_ln58_362" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'sext' 'sext_ln58_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_102 = add i10 %sext_ln58_132, i10 %select_ln58_359" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'add' 'add_ln58_102' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln58_133 = sext i10 %add_ln58_102" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'sext' 'sext_ln58_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (2.12ns)   --->   "%add_ln58_103 = add i11 %sext_ln58_133, i11 %sext_ln58_131" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'add' 'add_ln58_103' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln58_134 = sext i11 %add_ln58_103" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'sext' 'sext_ln58_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (2.12ns)   --->   "%add_ln58_104 = add i12 %sext_ln58_134, i12 %sext_ln58_129" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'add' 'add_ln58_104' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln58_135 = sext i12 %add_ln58_104" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'sext' 'sext_ln58_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_105)   --->   "%select_ln58_363 = select i1 %a_2, i10 1007, i10 609" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'select' 'select_ln58_363' <Predicate = (a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_105)   --->   "%select_ln58_364 = select i1 %a_2, i10 398, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'select' 'select_ln58_364' <Predicate = (!a_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_105)   --->   "%select_ln58_365 = select i1 %a_3, i10 %select_ln58_363, i10 %select_ln58_364" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'select' 'select_ln58_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_105)   --->   "%sext_ln58_136 = sext i10 %select_ln58_365" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'sext' 'sext_ln58_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_105 = add i11 %sext_ln58_136, i11 %sext_ln58_8" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'add' 'add_ln58_105' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln58_137 = sext i11 %add_ln58_105" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'sext' 'sext_ln58_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_106)   --->   "%select_ln58_366 = select i1 %a_4, i8 246, i8 146" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'select' 'select_ln58_366' <Predicate = (a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_106)   --->   "%select_ln58_367 = select i1 %a_4, i8 100, i8 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'select' 'select_ln58_367' <Predicate = (!a_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_106)   --->   "%select_ln58_368 = select i1 %a_5, i8 %select_ln58_366, i8 %select_ln58_367" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'select' 'select_ln58_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_106)   --->   "%sext_ln58_138 = sext i8 %select_ln58_368" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'sext' 'sext_ln58_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_106)   --->   "%zext_ln58_38 = zext i9 %sext_ln58_138" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'zext' 'zext_ln58_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_106)   --->   "%select_ln58_369 = select i1 %a_6, i10 897, i10 236" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'select' 'select_ln58_369' <Predicate = (a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_106)   --->   "%select_ln58_370 = select i1 %a_6, i10 661, i10 0" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'select' 'select_ln58_370' <Predicate = (!a_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_106)   --->   "%select_ln58_371 = select i1 %a_7, i10 %select_ln58_369, i10 %select_ln58_370" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'select' 'select_ln58_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln58_106)   --->   "%sext_ln58_139 = sext i10 %select_ln58_371" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'sext' 'sext_ln58_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (2.12ns) (out node of the LUT)   --->   "%add_ln58_106 = add i11 %sext_ln58_139, i11 %zext_ln58_38" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'add' 'add_ln58_106' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln58_140 = sext i11 %add_ln58_106" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'sext' 'sext_ln58_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_107 = add i12 %sext_ln58_140, i12 %sext_ln58_137" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'add' 'add_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln58_145 = sext i11 %add_ln58_110" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'sext' 'sext_ln58_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln58_111 = add i12 %sext_ln58_145, i12 %add_ln58_107" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'add' 'add_ln58_111' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i12 %add_ln58_111" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 704 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i16 %sext_ln58_16" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 705 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i16 %sext_ln58_24" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 706 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i16 %sext_ln58_32" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 707 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i16 %sext_ln58_42" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 708 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i16 %sext_ln58_52" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 709 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i16 %sext_ln58_61" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 710 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i16 %sext_ln58_69" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 711 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i16 %sext_ln58_78" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 712 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i256 %mrv_7, i16 %sext_ln58_85" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 713 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i256 %mrv_8, i16 %sext_ln58_91" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 714 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i256 %mrv_9, i16 %sext_ln58_100" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 715 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i256 %mrv_10, i16 %sext_ln58_109" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 716 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i256 %mrv_11, i16 %sext_ln58_119" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 717 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i256 %mrv_12, i16 %sext_ln58_127" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 718 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i256 %mrv_13, i16 %sext_ln58_135" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 719 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i256 %mrv_14, i16 %sext_ln68" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 720 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i256 %mrv_s" [../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 721 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.980ns
The critical path consists of the following:
	wire read operation ('data_val_read') on port 'data_val' [4]  (0.000 ns)
	'select' operation 8 bit ('select_ln58_248', ../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [450]  (0.000 ns)
	'add' operation 10 bit ('add_ln58_66', ../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [455]  (2.123 ns)
	'add' operation 12 bit ('add_ln58_68', ../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [466]  (3.857 ns)

 <State 2>: 7.156ns
The critical path consists of the following:
	'select' operation 9 bit ('select_ln58_201', ../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [365]  (0.000 ns)
	'select' operation 9 bit ('select_ln58_203', ../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [367]  (1.217 ns)
	'add' operation 11 bit ('add_ln58_50', ../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [369]  (0.000 ns)
	'add' operation 11 bit ('add_ln58_51', ../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [370]  (3.813 ns)
	'add' operation 12 bit ('add_ln58_55', ../../../../vck/NN_on_FPGA/encoder/encoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58) [392]  (2.127 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
