// Generated register defines for astral_padframe_periph_config

#ifndef _ASTRAL_PADFRAME_PERIPH_CONFIG_REG_DEFS_
#define _ASTRAL_PADFRAME_PERIPH_CONFIG_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define ASTRAL_PADFRAME_PERIPH_CONFIG_PARAM_REG_WIDTH 32

// Read-only IP Information register
#define ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_REG_OFFSET 0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_HW_VERSION_MASK 0xffff
#define ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_HW_VERSION_OFFSET 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_HW_VERSION_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_HW_VERSION_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_HW_VERSION_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_PADCOUNT_MASK 0xffff
#define ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_PADCOUNT_OFFSET 16
#define ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_PADCOUNT_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_PADCOUNT_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_INFO_PADCOUNT_OFFSET })

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_CFG_REG_OFFSET 0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_00. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_REG_OFFSET 0x8
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_VALUE_PORT_CAN_RX \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_VALUE_PORT_GPIO_IO_V_0 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_VALUE_PORT_I2C_SDA \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_VALUE_PORT_SPI_SCK \
  0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_00_MUX_SEL_MUXED_V_00_MUX_SEL_VALUE_PORT_SPI_OT_SCK \
  0x5

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_CFG_REG_OFFSET 0xc
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_01. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_REG_OFFSET 0x10
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_VALUE_PORT_CAN_TX \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_VALUE_PORT_GPIO_IO_V_1 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_VALUE_PORT_I2C_SCL \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_VALUE_PORT_SPI_CSB_0 \
  0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_01_MUX_SEL_MUXED_V_01_MUX_SEL_VALUE_PORT_SPI_OT_CSB \
  0x5

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_CFG_REG_OFFSET 0x14
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_02. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_REG_OFFSET 0x18
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_MUXED_V_02_MUX_SEL_MASK \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_MUXED_V_02_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_MUXED_V_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_MUXED_V_02_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_MUXED_V_02_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_MUXED_V_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_MUXED_V_02_MUX_SEL_VALUE_PORT_GPIO_IO_V_2 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_MUXED_V_02_MUX_SEL_VALUE_PORT_SPI_CSB_1 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_02_MUX_SEL_MUXED_V_02_MUX_SEL_VALUE_PORT_SPI_OT_SD_0 \
  0x3

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_CFG_REG_OFFSET 0x1c
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_03. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_REG_OFFSET 0x20
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_MUXED_V_03_MUX_SEL_MASK \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_MUXED_V_03_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_MUXED_V_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_MUXED_V_03_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_MUXED_V_03_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_MUXED_V_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_MUXED_V_03_MUX_SEL_VALUE_PORT_GPIO_IO_V_3 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_MUXED_V_03_MUX_SEL_VALUE_PORT_SPI_SD_0 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_03_MUX_SEL_MUXED_V_03_MUX_SEL_VALUE_PORT_SPI_OT_SD_1 \
  0x3

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_CFG_REG_OFFSET 0x24
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_04. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_REG_OFFSET 0x28
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_VALUE_PORT_GPIO_IO_V_4 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_VALUE_PORT_SERIAL_LINK_RCV_CLK_I \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_VALUE_PORT_SPI_SD_1 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_04_MUX_SEL_MUXED_V_04_MUX_SEL_VALUE_PORT_SPI_OT_SD_2 \
  0x4

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_CFG_REG_OFFSET 0x2c
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_05. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_REG_OFFSET 0x30
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_VALUE_PORT_GPIO_IO_V_5 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_VALUE_PORT_SERIAL_LINK_I_0 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_VALUE_PORT_SPI_SD_2 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_05_MUX_SEL_MUXED_V_05_MUX_SEL_VALUE_PORT_SPI_OT_SD_3 \
  0x4

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_CFG_REG_OFFSET 0x34
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_06. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_REG_OFFSET 0x38
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_MUXED_V_06_MUX_SEL_MASK \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_MUXED_V_06_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_MUXED_V_06_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_MUXED_V_06_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_MUXED_V_06_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_MUXED_V_06_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_MUXED_V_06_MUX_SEL_VALUE_PORT_GPIO_IO_V_6 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_MUXED_V_06_MUX_SEL_VALUE_PORT_SERIAL_LINK_I_1 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_06_MUX_SEL_MUXED_V_06_MUX_SEL_VALUE_PORT_SPI_SD_3 \
  0x3

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_CFG_REG_OFFSET 0x3c
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_07. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_REG_OFFSET 0x40
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_VALUE_PORT_ETHERNET_RXCK \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_VALUE_PORT_GPIO_IO_V_7 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_VALUE_PORT_PLL_IO_0 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_VALUE_PORT_SERIAL_LINK_I_2 \
  0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_07_MUX_SEL_MUXED_V_07_MUX_SEL_VALUE_PORT_TC_ACTIVE \
  0x5

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_CFG_REG_OFFSET 0x44
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_08. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_REG_OFFSET 0x48
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_VALUE_PORT_ETHERNET_RXCTL \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_VALUE_PORT_GPIO_IO_V_8 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_VALUE_PORT_PLL_IO_1 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_VALUE_PORT_SERIAL_LINK_I_3 \
  0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_08_MUX_SEL_MUXED_V_08_MUX_SEL_VALUE_PORT_TC_CLK \
  0x5

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_CFG_REG_OFFSET 0x4c
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_09. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_REG_OFFSET 0x50
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_VALUE_PORT_ETHERNET_RXD_0 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_VALUE_PORT_GPIO_IO_V_9 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_VALUE_PORT_PLL_IO_2 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_VALUE_PORT_SERIAL_LINK_I_4 \
  0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_09_MUX_SEL_MUXED_V_09_MUX_SEL_VALUE_PORT_TC_DATA \
  0x5

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_CFG_REG_OFFSET 0x54
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_10. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_REG_OFFSET 0x58
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_VALUE_PORT_ETHERNET_RXD_1 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_VALUE_PORT_GPIO_IO_V_10 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_VALUE_PORT_PLL_IO_3 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_VALUE_PORT_PTME_CLK \
  0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_10_MUX_SEL_MUXED_V_10_MUX_SEL_VALUE_PORT_SERIAL_LINK_I_5 \
  0x5

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_CFG_REG_OFFSET 0x5c
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_11. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_REG_OFFSET 0x60
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_VALUE_PORT_ETHERNET_RXD_2 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_VALUE_PORT_GPIO_IO_V_11 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_VALUE_PORT_PLL_IO_4 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_VALUE_PORT_PTME_ENC \
  0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_11_MUX_SEL_MUXED_V_11_MUX_SEL_VALUE_PORT_SERIAL_LINK_I_6 \
  0x5

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_CFG_REG_OFFSET 0x64
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_12. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_REG_OFFSET 0x68
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_VALUE_PORT_ETHERNET_RXD_3 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_VALUE_PORT_GPIO_IO_V_12 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_VALUE_PORT_PLL_IO_5 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_VALUE_PORT_PTME_SYNC \
  0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_12_MUX_SEL_MUXED_V_12_MUX_SEL_VALUE_PORT_SERIAL_LINK_I_7 \
  0x5

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_CFG_REG_OFFSET 0x6c
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_13. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_REG_OFFSET 0x70
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_VALUE_PORT_ETHERNET_TXCK \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_VALUE_PORT_GPIO_IO_V_13 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_VALUE_PORT_PLL_IO_6 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_VALUE_PORT_PTME_EXT_CLK \
  0x4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_13_MUX_SEL_MUXED_V_13_MUX_SEL_VALUE_PORT_SERIAL_LINK_RCV_CLK_O \
  0x5

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_CFG_REG_OFFSET 0x74
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_14. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_REG_OFFSET 0x78
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_VALUE_PORT_ETHERNET_TXCTL \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_VALUE_PORT_GPIO_IO_V_14 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_VALUE_PORT_HPC_ADDR_0 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_14_MUX_SEL_MUXED_V_14_MUX_SEL_VALUE_PORT_SERIAL_LINK_O_V_0 \
  0x4

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_CFG_REG_OFFSET 0x7c
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_15. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_REG_OFFSET 0x80
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_VALUE_PORT_ETHERNET_TXD_0 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_VALUE_PORT_GPIO_IO_V_15 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_VALUE_PORT_HPC_ADDR_1 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_15_MUX_SEL_MUXED_V_15_MUX_SEL_VALUE_PORT_SERIAL_LINK_O_V_1 \
  0x4

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_CFG_REG_OFFSET 0x84
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_16. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_REG_OFFSET 0x88
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_VALUE_PORT_ETHERNET_TXD_1 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_VALUE_PORT_GPIO_IO_V_16 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_VALUE_PORT_HPC_ADDR_2 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_16_MUX_SEL_MUXED_V_16_MUX_SEL_VALUE_PORT_SERIAL_LINK_O_V_2 \
  0x4

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_CFG_REG_OFFSET 0x8c
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_v_17. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_REG_OFFSET 0x90
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_VALUE_PORT_ETHERNET_TXD_2 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_VALUE_PORT_GPIO_IO_V_17 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_VALUE_PORT_HPC_CMD_EN \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_V_17_MUX_SEL_MUXED_V_17_MUX_SEL_VALUE_PORT_SERIAL_LINK_O_V_3 \
  0x4

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_CFG_REG_OFFSET 0x94
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_h_00. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_REG_OFFSET 0x98
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_VALUE_PORT_ETHERNET_TXD_3 \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_VALUE_PORT_GPIO_IO_H_0 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_VALUE_PORT_HPC_SAMPLE \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_00_MUX_SEL_MUXED_H_00_MUX_SEL_VALUE_PORT_SERIAL_LINK_O_H_0 \
  0x4

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_CFG_REG_OFFSET 0x9c
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_h_01. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_REG_OFFSET 0xa0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_VALUE_PORT_ETHERNET_MD \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_VALUE_PORT_GPIO_IO_H_1 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_VALUE_PORT_LLC_LINE_0 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_01_MUX_SEL_MUXED_H_01_MUX_SEL_VALUE_PORT_SERIAL_LINK_O_H_1 \
  0x4

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_CFG_REG_OFFSET 0xa4
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_h_02. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_REG_OFFSET 0xa8
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_VALUE_PORT_ETHERNET_MDC \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_VALUE_PORT_GPIO_IO_H_2 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_VALUE_PORT_LLC_LINE_1 \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_02_MUX_SEL_MUXED_H_02_MUX_SEL_VALUE_PORT_SERIAL_LINK_O_H_2 \
  0x4

// Pad signal configuration.
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_CFG_REG_OFFSET 0xac
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_CFG_CHIP2PAD_BIT 0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_CFG_INPUT_EN_BIT 1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_CFG_OUTPUT_EN_BIT 2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_CFG_PULL_EN_BIT 3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_CFG_PULL_SEL_BIT 4

// Pad signal port multiplex selection for pad muxed_h_03. The programmed
// value defines which port
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_REG_OFFSET 0xb0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_MASK \
  0x7
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_OFFSET \
  0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_FIELD \
  ((bitfield_field32_t) { .mask = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_MASK, .index = ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_OFFSET })
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_VALUE_REGISTER \
  0x0
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_VALUE_PORT_ETHERNET_RST_N \
  0x1
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_VALUE_PORT_GPIO_IO_H_3 \
  0x2
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_VALUE_PORT_OBT_EXT_CLK \
  0x3
#define ASTRAL_PADFRAME_PERIPH_CONFIG_MUXED_H_03_MUX_SEL_MUXED_H_03_MUX_SEL_VALUE_PORT_SERIAL_LINK_O_H_3 \
  0x4

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _ASTRAL_PADFRAME_PERIPH_CONFIG_REG_DEFS_
// End generated register defines for astral_padframe_periph_config