
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.30000000000000000000;
2.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  109192.2      1.35     335.0    7809.8                          
    0:00:23  109192.2      1.35     335.0    7809.8                          
    0:00:23  109431.6      1.35     335.0    7809.8                          
    0:00:23  109671.0      1.35     335.0    7809.8                          
    0:00:23  109910.4      1.35     335.0    7809.8                          
    0:00:37  108302.2      0.68     119.4     834.7                          
    0:00:37  108302.2      0.68     119.4     834.7                          
    0:00:37  108302.2      0.68     119.4     834.7                          
    0:00:37  108302.7      0.68     119.3     828.6                          
    0:00:37  108302.7      0.68     119.3     828.6                          
    0:00:47   87939.6      0.65      76.1     128.3                          
    0:00:48   87865.9      0.64      75.1     100.2                          
    0:00:51   87871.0      0.64      74.0      90.1                          
    0:00:52   87882.4      0.58      72.7      79.8                          
    0:00:53   87890.9      0.57      70.9      59.2                          
    0:00:53   87894.6      0.56      68.6      48.9                          
    0:00:54   87910.6      0.54      67.3      48.9                          
    0:00:54   87928.2      0.52      66.4      48.9                          
    0:00:55   87943.3      0.51      65.6      48.9                          
    0:00:55   87956.1      0.50      65.2      48.9                          
    0:00:55   87971.0      0.49      64.6      42.7                          
    0:00:56   87986.7      0.48      63.9      36.5                          
    0:00:56   88000.8      0.47      63.3      30.3                          
    0:00:56   88017.5      0.46      62.6      30.3                          
    0:00:57   88031.1      0.46      61.7      30.3                          
    0:00:57   88043.6      0.46      60.1      26.9                          
    0:00:57   88056.4      0.46      58.4      26.9                          
    0:00:58   87587.9      0.46      58.4      26.9                          
    0:00:58   87587.9      0.46      58.4      26.9                          
    0:00:58   87588.7      0.46      58.4       0.0                          
    0:00:58   87588.7      0.46      58.4       0.0                          
    0:00:58   87588.7      0.46      58.4       0.0                          
    0:00:58   87588.7      0.46      58.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:58   87588.7      0.46      58.4       0.0                          
    0:00:58   87612.4      0.45      57.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:00:59   87644.9      0.44      56.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87666.9      0.43      54.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87690.9      0.43      53.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87707.4      0.43      51.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87729.2      0.43      49.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87739.8      0.43      49.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87766.4      0.42      48.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87783.7      0.42      48.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87807.9      0.41      47.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87826.3      0.41      47.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87840.4      0.40      47.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87851.3      0.40      46.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87880.0      0.40      45.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87906.9      0.39      43.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87932.9      0.39      42.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87951.6      0.38      42.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:00   87969.7      0.37      41.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:01   87985.9      0.37      41.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88001.6      0.36      40.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88019.9      0.36      39.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88046.0      0.36      38.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88064.6      0.36      37.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88086.2      0.35      36.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88104.0      0.35      36.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88122.6      0.35      35.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:01   88137.2      0.35      35.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88145.0      0.34      35.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88151.9      0.34      35.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88156.7      0.34      34.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88172.3      0.34      34.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88176.9      0.34      34.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88189.4      0.33      34.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88198.2      0.33      34.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88219.2      0.33      33.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88230.6      0.33      33.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88242.8      0.33      33.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88249.8      0.33      33.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88259.1      0.32      33.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88273.7      0.32      33.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88278.5      0.32      33.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88290.7      0.32      32.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88298.4      0.32      32.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88310.1      0.32      32.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:03   88320.5      0.32      31.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88334.9      0.32      31.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88351.1      0.31      30.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88371.1      0.31      29.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88382.8      0.31      28.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88400.8      0.31      28.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88423.5      0.30      27.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88436.8      0.30      27.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88452.2      0.29      26.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88459.9      0.29      26.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88470.8      0.29      25.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88483.6      0.29      25.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88496.6      0.29      25.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88504.3      0.29      25.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88519.2      0.28      24.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:04   88524.8      0.28      24.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88534.6      0.28      24.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88538.4      0.28      24.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88549.3      0.28      24.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88555.4      0.27      24.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88559.1      0.27      24.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88561.2      0.27      23.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88569.8      0.27      23.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88586.5      0.27      23.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88594.0      0.27      23.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88601.4      0.26      22.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88608.6      0.26      22.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88620.0      0.26      22.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88638.9      0.26      21.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88645.6      0.26      21.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88660.2      0.25      20.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88665.0      0.25      20.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88671.9      0.25      20.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88681.5      0.25      20.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88690.3      0.25      20.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88701.2      0.24      19.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:06   88705.1      0.24      19.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88713.9      0.24      19.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88725.4      0.24      19.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88740.0      0.24      19.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88741.9      0.24      18.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88745.6      0.24      18.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88750.9      0.23      18.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88762.1      0.23      18.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88763.9      0.23      18.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88765.5      0.23      18.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88775.9      0.22      17.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88780.7      0.22      17.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88786.5      0.21      17.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88790.0      0.21      17.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88796.9      0.21      16.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88801.4      0.21      16.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88807.8      0.21      16.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88815.3      0.20      16.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88818.7      0.20      16.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88825.6      0.20      15.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88833.4      0.20      15.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88843.2      0.20      15.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88848.8      0.20      15.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88856.8      0.19      15.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88861.6      0.19      15.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88863.9      0.19      15.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88868.2      0.19      14.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88873.3      0.19      14.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88876.7      0.19      14.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88880.7      0.19      14.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88886.0      0.19      14.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88888.7      0.19      14.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88894.3      0.18      14.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88900.7      0.18      13.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88905.4      0.18      13.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88913.7      0.18      13.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88920.6      0.18      13.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88923.3      0.18      13.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88927.0      0.18      13.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88930.4      0.18      13.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:10   88933.6      0.18      13.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88941.6      0.18      13.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88946.7      0.18      13.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88948.8      0.17      13.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88956.3      0.17      13.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88957.6      0.17      13.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   88964.8      0.17      12.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88968.0      0.17      12.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88972.5      0.17      12.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88979.7      0.17      12.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88980.7      0.17      12.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88986.6      0.17      12.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88993.5      0.17      12.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88995.9      0.17      12.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89003.9      0.16      11.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89010.0      0.16      11.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89013.4      0.16      11.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89014.5      0.16      11.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89017.7      0.16      11.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89027.0      0.16      11.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89029.7      0.16      11.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89030.5      0.16      11.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89036.1      0.16      11.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89037.1      0.16      11.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89039.0      0.15      11.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89042.2      0.15      10.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89046.7      0.15      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89049.6      0.15      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89053.3      0.15      10.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89058.1      0.15      10.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89059.5      0.15      10.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89067.2      0.15      10.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89067.4      0.15      10.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89072.8      0.15      10.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89078.1      0.14      10.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89079.7      0.14      10.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:13   89082.6      0.14      10.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89085.0      0.14       9.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89086.6      0.14       9.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89087.4      0.14       9.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89092.7      0.14       9.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89098.8      0.14       9.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89099.1      0.14       9.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89105.2      0.14       9.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89109.7      0.14       9.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89114.0      0.14       9.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89117.7      0.14       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89121.4      0.14       9.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89126.2      0.14       9.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89129.9      0.14       9.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89132.6      0.14       9.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89135.0      0.14       9.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89140.1      0.13       9.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89143.0      0.13       9.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89148.3      0.13       9.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89149.1      0.13       9.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89155.8      0.13       8.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89158.4      0.13       8.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89162.4      0.13       8.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89164.5      0.13       8.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89168.8      0.13       8.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89175.2      0.13       8.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89177.3      0.13       8.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89183.4      0.13       8.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89184.2      0.13       8.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89184.7      0.13       8.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89187.9      0.13       8.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89188.7      0.13       8.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89193.5      0.13       8.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89197.5      0.13       8.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89201.8      0.13       8.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89205.5      0.13       8.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89206.6      0.13       8.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89208.4      0.12       8.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89212.4      0.12       8.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89214.8      0.12       8.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89215.9      0.12       8.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89217.7      0.12       8.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89221.2      0.12       8.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89221.2      0.12       8.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89224.9      0.12       8.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89231.0      0.12       8.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89234.2      0.12       7.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89237.9      0.12       7.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89239.3      0.12       7.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89243.5      0.12       7.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89247.3      0.12       7.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89248.6      0.12       7.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89249.6      0.12       7.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89255.5      0.12       7.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89260.0      0.12       7.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89263.5      0.12       7.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89268.5      0.12       7.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89272.3      0.12       7.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89273.1      0.12       7.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89274.7      0.12       7.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89280.2      0.12       7.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89284.5      0.11       7.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89288.2      0.11       7.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89290.9      0.11       7.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89295.7      0.11       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89298.1      0.11       7.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89303.4      0.11       7.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89306.6      0.11       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89310.0      0.11       7.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89313.8      0.11       7.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89318.0      0.11       7.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89323.9      0.11       7.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89328.1      0.11       7.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89331.8      0.11       7.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89336.6      0.11       6.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89343.0      0.11       6.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89345.9      0.11       6.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89348.1      0.11       6.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89349.4      0.11       6.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89352.3      0.11       6.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89357.1      0.11       6.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89361.1      0.11       6.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89361.4      0.11       6.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89366.7      0.11       6.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89369.9      0.11       6.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89375.2      0.10       6.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89381.3      0.10       6.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89387.2      0.10       6.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89390.9      0.10       6.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89397.8      0.10       6.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89399.7      0.10       6.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89404.5      0.10       6.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89408.5      0.10       6.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89412.2      0.10       6.4       0.0                          
    0:01:20   89383.4      0.10       6.4       0.0                          
    0:01:20   89395.7      0.10       6.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89399.1      0.10       6.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89408.5      0.10       6.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89410.8      0.10       6.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89417.5      0.10       6.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89418.6      0.10       6.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89421.0      0.10       6.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89425.2      0.10       6.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89435.3      0.10       5.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89446.2      0.10       5.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89456.3      0.10       5.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89464.0      0.10       5.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89468.8      0.10       5.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89478.4      0.10       5.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89493.6      0.10       5.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89497.6      0.10       5.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89501.8      0.09       5.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89511.1      0.09       5.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89512.5      0.09       5.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89519.1      0.09       4.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89522.0      0.09       4.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89524.7      0.09       4.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89525.5      0.09       4.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89530.5      0.09       4.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89532.7      0.09       4.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89539.9      0.09       4.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89541.2      0.09       4.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89544.6      0.09       4.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89546.0      0.09       4.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89551.8      0.09       4.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89553.2      0.09       4.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89555.3      0.09       4.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89561.4      0.08       4.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89567.8      0.08       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89570.4      0.08       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89577.4      0.08       4.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89579.5      0.08       4.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89583.5      0.08       4.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89586.9      0.08       4.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89594.9      0.08       4.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89599.2      0.08       4.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89613.0      0.08       4.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89620.5      0.08       4.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89626.6      0.08       4.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89633.2      0.08       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89634.6      0.08       3.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89642.5      0.08       3.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89648.4      0.08       3.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89651.3      0.07       3.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89656.6      0.07       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89667.0      0.07       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89674.7      0.07       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89678.4      0.07       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89681.1      0.07       3.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89684.0      0.07       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89690.7      0.07       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89692.5      0.07       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89698.7      0.07       3.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89715.4      0.07       3.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89716.2      0.07       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89722.1      0.07       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89732.4      0.07       3.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89739.1      0.07       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89740.2      0.07       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89744.1      0.07       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89746.8      0.06       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89750.3      0.06       3.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89750.5      0.06       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89751.6      0.06       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89754.8      0.06       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89755.8      0.06       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89763.0      0.06       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89769.1      0.06       2.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89771.8      0.06       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89772.1      0.06       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89772.9      0.06       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89773.4      0.06       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89775.8      0.06       2.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89776.3      0.06       2.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89781.9      0.06       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89786.7      0.06       2.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   89787.5      0.06       2.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:27   89790.4      0.06       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89797.3      0.06       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89799.7      0.06       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89800.8      0.06       2.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89804.5      0.06       2.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:28   89810.4      0.05       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89813.3      0.05       2.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89814.9      0.05       2.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89819.7      0.05       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89821.8      0.05       2.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89826.1      0.05       2.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89833.5      0.05       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89836.4      0.05       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89838.6      0.05       2.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89843.4      0.05       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89848.1      0.05       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89849.5      0.05       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89855.9      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89858.5      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89860.1      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89868.9      0.05       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89873.4      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89874.7      0.05       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89877.4      0.05       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89881.1      0.05       2.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89885.7      0.05       2.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   89890.2      0.05       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89895.8      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89899.5      0.04       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89906.1      0.04       1.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:30   89911.5      0.04       1.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30   89913.1      0.04       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89914.6      0.04       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89920.2      0.04       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89924.2      0.04       1.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89927.4      0.04       1.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89934.1      0.04       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89934.3      0.04       1.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89939.4      0.04       1.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89944.4      0.04       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89947.4      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89949.2      0.04       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89951.4      0.04       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89954.8      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89954.8      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89953.8      0.03       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89954.5      0.03       1.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89956.7      0.03       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89959.1      0.03       1.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89959.6      0.03       1.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89960.9      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89964.7      0.03       1.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89966.5      0.03       1.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89967.8      0.03       1.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89967.1      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89970.0      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89970.0      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89971.8      0.03       1.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:32   89974.2      0.03       1.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89977.7      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89980.6      0.03       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89982.5      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89983.5      0.03       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32   89983.8      0.03       1.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89986.2      0.03       1.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89987.3      0.03       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89988.6      0.03       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89992.1      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89992.6      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89993.4      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89993.9      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89994.4      0.03       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89995.5      0.03       1.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89995.5      0.03       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89995.5      0.03       1.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   89997.1      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89999.2      0.03       1.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:33   90002.4      0.03       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90003.2      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:33   90003.2      0.03       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90004.8      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90006.4      0.03       1.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33   90006.4      0.03       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:33   90007.2      0.03       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:33   90007.0      0.03       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:34   90007.0      0.03       1.2       0.0                          
    0:01:34   90007.0      0.03       1.2       0.0                          
    0:01:37   89623.9      0.07       1.2       0.0                          
    0:01:38   89580.3      0.07       1.2       0.0                          
    0:01:38   89567.0      0.07       1.3       0.0                          
    0:01:39   89565.4      0.07       1.3       0.0                          
    0:01:39   89564.3      0.07       1.3       0.0                          
    0:01:39   89564.3      0.07       1.3       0.0                          
    0:01:39   89569.4      0.03       1.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89594.1      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89627.6      0.03       0.9       0.0                          
    0:01:41   89556.6      0.05       1.0       0.0                          
    0:01:41   89552.6      0.05       1.0       0.0                          
    0:01:41   89552.6      0.05       1.0       0.0                          
    0:01:41   89552.6      0.05       1.0       0.0                          
    0:01:41   89552.6      0.05       1.0       0.0                          
    0:01:41   89552.6      0.05       1.0       0.0                          
    0:01:41   89552.6      0.05       1.0       0.0                          
    0:01:41   89557.4      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89562.2      0.03       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:41   89567.5      0.03       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89571.0      0.03       0.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89572.3      0.03       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89573.4      0.02       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89576.8      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42   89577.9      0.02       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89582.4      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89585.3      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89589.3      0.02       0.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89592.3      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89596.0      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89598.6      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89601.3      0.02       0.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89603.4      0.02       0.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89604.2      0.02       0.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89604.8      0.02       0.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89609.8      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   89614.3      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89615.4      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89617.8      0.02       0.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89623.1      0.02       0.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89624.4      0.02       0.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89630.8      0.02       0.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   89632.2      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:43   89638.8      0.02       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89644.1      0.02       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:44   89648.9      0.02       0.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89656.9      0.02       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:44   89665.9      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89667.8      0.02       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89674.7      0.02       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89676.0      0.02       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44   89680.8      0.02       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89688.3      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:44   89694.9      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44   89702.9      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89705.8      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89706.9      0.01       0.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89710.4      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89716.5      0.01       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89720.2      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89729.8      0.01       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89732.4      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89734.8      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89734.8      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:45   89735.6      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89739.6      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89744.9      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89747.3      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45   89751.9      0.01       0.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45   89755.3      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89759.6      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89762.0      0.01       0.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   89762.8      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46   89762.8      0.01       0.2       0.0                          
    0:01:46   89739.1      0.01       0.2       0.0                          
    0:01:46   89690.4      0.01       0.2       0.0                          
    0:01:46   89630.8      0.01       0.2       0.0                          
    0:01:47   89578.2      0.01       0.1       0.0                          
    0:01:47   89521.2      0.01       0.1       0.0                          
    0:01:47   89470.7      0.01       0.1       0.0                          
    0:01:47   89429.5      0.01       0.1       0.0                          
    0:01:47   89388.0      0.01       0.1       0.0                          
    0:01:47   89342.5      0.01       0.1       0.0                          
    0:01:47   89281.6      0.01       0.1       0.0                          
    0:01:48   89224.9      0.01       0.1       0.0                          
    0:01:48   89124.4      0.01       0.1       0.0                          
    0:01:48   89023.8      0.01       0.1       0.0                          
    0:01:48   88923.3      0.01       0.1       0.0                          
    0:01:49   88821.7      0.01       0.1       0.0                          
    0:01:50   88703.6      0.01       0.2       0.0                          
    0:01:50   88589.2      0.01       0.2       0.0                          
    0:01:50   88488.6      0.01       0.2       0.0                          
    0:01:50   88462.3      0.01       0.2       0.0                          
    0:01:51   88460.7      0.01       0.2       0.0                          
    0:01:51   88451.1      0.01       0.2       0.0                          
    0:01:51   88258.0      0.01       0.2       0.0                          
    0:01:52   88061.7      0.01       0.2       0.0                          
    0:01:52   87883.5      0.01       0.2       0.0                          
    0:01:52   87881.3      0.01       0.2       0.0                          
    0:01:53   87877.9      0.01       0.2       0.0                          
    0:01:53   87876.6      0.01       0.2       0.0                          
    0:01:53   87873.9      0.01       0.2       0.0                          
    0:01:53   87873.1      0.01       0.2       0.0                          
    0:01:54   87871.5      0.01       0.2       0.0                          
    0:01:55   87865.7      0.01       0.2       0.0                          
    0:01:57   87856.6      0.01       0.2       0.0                          
    0:01:58   87808.5      0.02       0.3       0.0                          
    0:01:58   87805.3      0.02       0.3       0.0                          
    0:01:58   87805.3      0.02       0.3       0.0                          
    0:01:58   87805.3      0.02       0.3       0.0                          
    0:01:58   87805.3      0.02       0.3       0.0                          
    0:01:58   87805.3      0.02       0.3       0.0                          
    0:01:58   87805.3      0.02       0.3       0.0                          
    0:01:58   87809.3      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:58   87815.1      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59   87819.9      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59   87821.0      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:59   87824.2      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:59   87825.0      0.01       0.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   87826.3      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:59   87830.3      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   87839.1      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:59   87839.1      0.01       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   87840.6      0.01       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59   87842.8      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59   87849.7      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59   87854.2      0.01       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   87855.8      0.01       0.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   87856.9      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:00   87863.0      0.00       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   87865.7      0.00       0.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   87875.5      0.00       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   87877.1      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00   87880.0      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   87883.2      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   87886.4      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01   87887.7      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01   87892.0      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   87893.8      0.00       0.0       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:01   87896.5      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01   87902.9      0.00       0.0       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:02:01   87904.2      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01   87904.2      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   87911.1      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01   87913.8      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:02   87916.7      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:21:26 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              43730.400310
Buf/Inv area:                     5393.948029
Noncombinational area:           44186.322484
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 87916.722794
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:21:30 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  21.0308 mW   (92%)
  Net Switching Power  =   1.7577 mW    (8%)
                         ---------
Total Dynamic Power    =  22.7885 mW  (100%)

Cell Leakage Power     =   1.7137 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.9959e+04          225.7900        7.3647e+05        2.0921e+04  (  85.39%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0718e+03        1.5319e+03        9.7723e+05        3.5810e+03  (  14.61%)
--------------------------------------------------------------------------------------------------
Total          2.1031e+04 uW     1.7577e+03 uW     1.7137e+06 nW     2.4502e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:21:30 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri[7]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[7] (memory_b20_SIZE12_LOGSIZE4_6)
                                                          0.00       0.22 f
  path/genblk1[9].path/Mat_a_Mem/data_out[7] (seqMemory_b20_SIZE12_6)
                                                          0.00       0.22 f
  path/genblk1[9].path/path/in0[7] (mac_b20_g1_3)         0.00       0.22 f
  path/genblk1[9].path/path/mult_21/a[7] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[9].path/path/mult_21/U1178/ZN (XNOR2_X1)
                                                          0.08       0.30 r
  path/genblk1[9].path/path/mult_21/U1180/ZN (OR2_X2)     0.07       0.37 r
  path/genblk1[9].path/path/mult_21/U1742/ZN (OAI22_X1)
                                                          0.05       0.41 f
  path/genblk1[9].path/path/mult_21/U424/CO (FA_X1)       0.10       0.52 f
  path/genblk1[9].path/path/mult_21/U417/CO (FA_X1)       0.09       0.61 f
  path/genblk1[9].path/path/mult_21/U410/S (FA_X1)        0.13       0.74 r
  path/genblk1[9].path/path/mult_21/U409/S (FA_X1)        0.11       0.86 f
  path/genblk1[9].path/path/mult_21/U978/ZN (OR2_X2)      0.06       0.92 f
  path/genblk1[9].path/path/mult_21/U1229/ZN (AOI21_X1)
                                                          0.04       0.96 r
  path/genblk1[9].path/path/mult_21/U1560/ZN (OAI21_X1)
                                                          0.04       0.99 f
  path/genblk1[9].path/path/mult_21/U1526/ZN (AOI21_X1)
                                                          0.04       1.04 r
  path/genblk1[9].path/path/mult_21/U1800/ZN (OAI21_X1)
                                                          0.03       1.07 f
  path/genblk1[9].path/path/mult_21/U1101/ZN (AOI21_X1)
                                                          0.04       1.11 r
  path/genblk1[9].path/path/mult_21/U1799/ZN (OAI21_X1)
                                                          0.03       1.14 f
  path/genblk1[9].path/path/mult_21/U1211/ZN (AOI21_X1)
                                                          0.04       1.18 r
  path/genblk1[9].path/path/mult_21/U1673/ZN (OAI21_X1)
                                                          0.03       1.22 f
  path/genblk1[9].path/path/mult_21/U1630/ZN (AOI21_X1)
                                                          0.04       1.26 r
  path/genblk1[9].path/path/mult_21/U1798/ZN (OAI21_X1)
                                                          0.03       1.29 f
  path/genblk1[9].path/path/mult_21/U1749/ZN (AOI21_X1)
                                                          0.04       1.33 r
  path/genblk1[9].path/path/mult_21/U1797/ZN (OAI21_X1)
                                                          0.03       1.37 f
  path/genblk1[9].path/path/mult_21/U1186/ZN (AOI21_X1)
                                                          0.04       1.41 r
  path/genblk1[9].path/path/mult_21/U1724/ZN (OAI21_X1)
                                                          0.03       1.44 f
  path/genblk1[9].path/path/mult_21/U1189/ZN (AOI21_X1)
                                                          0.04       1.48 r
  path/genblk1[9].path/path/mult_21/U1723/ZN (OAI21_X1)
                                                          0.04       1.52 f
  path/genblk1[9].path/path/mult_21/U1077/ZN (NAND2_X1)
                                                          0.04       1.56 r
  path/genblk1[9].path/path/mult_21/U1079/ZN (NAND3_X1)
                                                          0.05       1.60 f
  path/genblk1[9].path/path/mult_21/U1051/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[9].path/path/mult_21/U1055/ZN (NAND3_X1)
                                                          0.03       1.67 f
  path/genblk1[9].path/path/mult_21/U1063/ZN (NAND2_X1)
                                                          0.03       1.71 r
  path/genblk1[9].path/path/mult_21/U1053/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[9].path/path/mult_21/U1146/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[9].path/path/mult_21/U1081/ZN (NAND3_X1)
                                                          0.04       1.82 f
  path/genblk1[9].path/path/mult_21/U1125/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[9].path/path/mult_21/U1082/ZN (NAND3_X1)
                                                          0.04       1.89 f
  path/genblk1[9].path/path/mult_21/U1133/ZN (NAND2_X1)
                                                          0.04       1.92 r
  path/genblk1[9].path/path/mult_21/U1083/ZN (NAND3_X1)
                                                          0.04       1.96 f
  path/genblk1[9].path/path/mult_21/U1154/ZN (NAND2_X1)
                                                          0.04       2.00 r
  path/genblk1[9].path/path/mult_21/U1157/ZN (NAND3_X1)
                                                          0.04       2.04 f
  path/genblk1[9].path/path/mult_21/U1161/ZN (NAND2_X1)
                                                          0.03       2.07 r
  path/genblk1[9].path/path/mult_21/U1164/ZN (NAND3_X1)
                                                          0.04       2.11 f
  path/genblk1[9].path/path/mult_21/U1170/ZN (NAND2_X1)
                                                          0.04       2.15 r
  path/genblk1[9].path/path/mult_21/U1172/ZN (NAND3_X1)
                                                          0.04       2.18 f
  path/genblk1[9].path/path/mult_21/U1174/ZN (NAND2_X1)
                                                          0.03       2.21 r
  path/genblk1[9].path/path/mult_21/U1067/ZN (AND3_X1)
                                                          0.05       2.26 r
  path/genblk1[9].path/path/mult_21/product[39] (mac_b20_g1_3_DW_mult_tc_1)
                                                          0.00       2.26 r
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.30       2.30
  clock network delay (ideal)                             0.00       2.30
  path/genblk1[9].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       2.30 r
  library setup time                                     -0.03       2.27
  data required time                                                 2.27
  --------------------------------------------------------------------------
  data required time                                                 2.27
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
