// Seed: 4174220519
module module_0 (
    output tri1 id_0,
    output tri1 id_1[1 : -1]
);
  assign id_0 = ~-1;
  bit [1 'b0 -  1 : (  1  )] id_3, id_4;
  struct {logic id_5;} id_6;
  ;
  always id_4 <= id_6.id_5 == id_6;
endmodule
module module_1 #(
    parameter id_14 = 32'd81
) (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5,
    output tri0 id_6,
    output wand id_7,
    output tri0 id_8,
    output logic id_9,
    output wand id_10,
    input tri1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wand _id_14,
    input uwire id_15,
    input tri1 id_16,
    output supply0 id_17,
    output wand id_18,
    input wor id_19,
    input uwire id_20,
    output uwire id_21,
    input wire id_22,
    input uwire void id_23,
    output supply1 id_24,
    input tri1 id_25,
    output supply1 id_26
);
  bit id_28, id_29;
  logic id_30;
  ;
  wire id_31, id_32;
  always id_28 = id_31;
  wire [-1 'b0 : id_14] id_33, id_34;
  always id_9 <= id_13 == id_15;
  module_0 modCall_1 (
      id_4,
      id_7
  );
endmodule
