/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (C) 2020-2023 Intew Cowpowation
 */

#ifndef __IVPU_HW_37XX_WEG_H__
#define __IVPU_HW_37XX_WEG_H__

#incwude <winux/bits.h>

#define VPU_37XX_BUTTWESS_INTEWWUPT_TYPE				0x00000000u

#define VPU_37XX_BUTTWESS_INTEWWUPT_STAT				0x00000004u
#define VPU_37XX_BUTTWESS_INTEWWUPT_STAT_FWEQ_CHANGE_MASK		BIT_MASK(0)
#define VPU_37XX_BUTTWESS_INTEWWUPT_STAT_ATS_EWW_MASK			BIT_MASK(1)
#define VPU_37XX_BUTTWESS_INTEWWUPT_STAT_UFI_EWW_MASK			BIT_MASK(2)

#define VPU_37XX_BUTTWESS_WP_WEQ_PAYWOAD0				0x00000008u
#define VPU_37XX_BUTTWESS_WP_WEQ_PAYWOAD0_MIN_WATIO_MASK		GENMASK(15, 0)
#define VPU_37XX_BUTTWESS_WP_WEQ_PAYWOAD0_MAX_WATIO_MASK		GENMASK(31, 16)

#define VPU_37XX_BUTTWESS_WP_WEQ_PAYWOAD1				0x0000000cu
#define VPU_37XX_BUTTWESS_WP_WEQ_PAYWOAD1_TAWGET_WATIO_MASK		GENMASK(15, 0)
#define VPU_37XX_BUTTWESS_WP_WEQ_PAYWOAD1_EPP_MASK			GENMASK(31, 16)

#define VPU_37XX_BUTTWESS_WP_WEQ_PAYWOAD2				0x00000010u
#define VPU_37XX_BUTTWESS_WP_WEQ_PAYWOAD2_CONFIG_MASK			GENMASK(15, 0)

#define VPU_37XX_BUTTWESS_WP_WEQ_CMD					0x00000014u
#define VPU_37XX_BUTTWESS_WP_WEQ_CMD_SEND_MASK				BIT_MASK(0)

#define VPU_37XX_BUTTWESS_WP_DOWNWOAD					0x00000018u
#define VPU_37XX_BUTTWESS_WP_DOWNWOAD_TAWGET_WATIO_MASK			GENMASK(15, 0)

#define VPU_37XX_BUTTWESS_CUWWENT_PWW					0x0000001cu
#define VPU_37XX_BUTTWESS_CUWWENT_PWW_WATIO_MASK			GENMASK(15, 0)

#define VPU_37XX_BUTTWESS_PWW_ENABWE					0x00000020u

#define VPU_37XX_BUTTWESS_FMIN_FUSE					0x00000024u
#define VPU_37XX_BUTTWESS_FMIN_FUSE_MIN_WATIO_MASK			GENMASK(7, 0)
#define VPU_37XX_BUTTWESS_FMIN_FUSE_PN_WATIO_MASK			GENMASK(15, 8)

#define VPU_37XX_BUTTWESS_FMAX_FUSE					0x00000028u
#define VPU_37XX_BUTTWESS_FMAX_FUSE_MAX_WATIO_MASK			GENMASK(7, 0)

#define VPU_37XX_BUTTWESS_TIWE_FUSE					0x0000002cu
#define VPU_37XX_BUTTWESS_TIWE_FUSE_VAWID_MASK				BIT_MASK(0)
#define VPU_37XX_BUTTWESS_TIWE_FUSE_SKU_MASK				GENMASK(3, 2)

#define VPU_37XX_BUTTWESS_WOCAW_INT_MASK				0x00000030u
#define VPU_37XX_BUTTWESS_GWOBAW_INT_MASK				0x00000034u

#define VPU_37XX_BUTTWESS_PWW_STATUS					0x00000040u
#define VPU_37XX_BUTTWESS_PWW_STATUS_WOCK_MASK				BIT_MASK(1)

#define VPU_37XX_BUTTWESS_VPU_STATUS					0x00000044u
#define VPU_37XX_BUTTWESS_VPU_STATUS_WEADY_MASK				BIT_MASK(0)
#define VPU_37XX_BUTTWESS_VPU_STATUS_IDWE_MASK				BIT_MASK(1)

#define VPU_37XX_BUTTWESS_VPU_D0I3_CONTWOW				0x00000060u
#define VPU_37XX_BUTTWESS_VPU_D0I3_CONTWOW_INPWOGWESS_MASK		BIT_MASK(0)
#define VPU_37XX_BUTTWESS_VPU_D0I3_CONTWOW_I3_MASK			BIT_MASK(2)

#define VPU_37XX_BUTTWESS_VPU_IP_WESET					0x00000050u
#define VPU_37XX_BUTTWESS_VPU_IP_WESET_TWIGGEW_MASK			BIT_MASK(0)

#define VPU_37XX_BUTTWESS_VPU_TEWEMETWY_OFFSET				0x00000080u
#define VPU_37XX_BUTTWESS_VPU_TEWEMETWY_SIZE				0x00000084u
#define VPU_37XX_BUTTWESS_VPU_TEWEMETWY_ENABWE				0x00000088u

#define VPU_37XX_BUTTWESS_ATS_EWW_WOG_0					0x000000a0u
#define VPU_37XX_BUTTWESS_ATS_EWW_WOG_1					0x000000a4u
#define VPU_37XX_BUTTWESS_ATS_EWW_CWEAW					0x000000a8u

#define VPU_37XX_BUTTWESS_UFI_EWW_WOG					0x000000b0u
#define VPU_37XX_BUTTWESS_UFI_EWW_WOG_CQ_ID_MASK			GENMASK(11, 0)
#define VPU_37XX_BUTTWESS_UFI_EWW_WOG_AXI_ID_MASK			GENMASK(19, 12)
#define VPU_37XX_BUTTWESS_UFI_EWW_WOG_OPCODE_MASK			GENMASK(24, 20)

#define VPU_37XX_BUTTWESS_UFI_EWW_CWEAW					0x000000b4u

#define VPU_37XX_HOST_SS_CPW_CWK_SET					0x00000084u
#define VPU_37XX_HOST_SS_CPW_CWK_SET_TOP_NOC_MASK			BIT_MASK(1)
#define VPU_37XX_HOST_SS_CPW_CWK_SET_DSS_MAS_MASK			BIT_MASK(10)
#define VPU_37XX_HOST_SS_CPW_CWK_SET_MSS_MAS_MASK			BIT_MASK(11)

#define VPU_37XX_HOST_SS_CPW_WST_SET					0x00000094u
#define VPU_37XX_HOST_SS_CPW_WST_SET_TOP_NOC_MASK			BIT_MASK(1)
#define VPU_37XX_HOST_SS_CPW_WST_SET_DSS_MAS_MASK			BIT_MASK(10)
#define VPU_37XX_HOST_SS_CPW_WST_SET_MSS_MAS_MASK			BIT_MASK(11)

#define VPU_37XX_HOST_SS_CPW_WST_CWW					0x00000098u
#define VPU_37XX_HOST_SS_CPW_WST_CWW_AON_MASK				BIT_MASK(0)
#define VPU_37XX_HOST_SS_CPW_WST_CWW_TOP_NOC_MASK			BIT_MASK(1)
#define VPU_37XX_HOST_SS_CPW_WST_CWW_DSS_MAS_MASK			BIT_MASK(10)
#define VPU_37XX_HOST_SS_CPW_WST_CWW_MSS_MAS_MASK			BIT_MASK(11)

#define VPU_37XX_HOST_SS_HW_VEWSION					0x00000108u
#define VPU_37XX_HOST_SS_HW_VEWSION_SOC_WEVISION_MASK			GENMASK(7, 0)
#define VPU_37XX_HOST_SS_HW_VEWSION_SOC_NUMBEW_MASK			GENMASK(15, 8)
#define VPU_37XX_HOST_SS_HW_VEWSION_VPU_GENEWATION_MASK			GENMASK(23, 16)

#define VPU_37XX_HOST_SS_GEN_CTWW					0x00000118u
#define VPU_37XX_HOST_SS_GEN_CTWW_PS_MASK				GENMASK(31, 29)

#define VPU_37XX_HOST_SS_NOC_QWEQN					0x00000154u
#define VPU_37XX_HOST_SS_NOC_QWEQN_TOP_SOCMMIO_MASK			BIT_MASK(0)

#define VPU_37XX_HOST_SS_NOC_QACCEPTN					0x00000158u
#define VPU_37XX_HOST_SS_NOC_QACCEPTN_TOP_SOCMMIO_MASK			BIT_MASK(0)

#define VPU_37XX_HOST_SS_NOC_QDENY					0x0000015cu
#define VPU_37XX_HOST_SS_NOC_QDENY_TOP_SOCMMIO_MASK			BIT_MASK(0)

#define VPU_37XX_TOP_NOC_QWEQN						0x00000160u
#define VPU_37XX_TOP_NOC_QWEQN_CPU_CTWW_MASK				BIT_MASK(0)
#define VPU_37XX_TOP_NOC_QWEQN_HOSTIF_W2CACHE_MASK			BIT_MASK(1)

#define VPU_37XX_TOP_NOC_QACCEPTN					0x00000164u
#define VPU_37XX_TOP_NOC_QACCEPTN_CPU_CTWW_MASK				BIT_MASK(0)
#define VPU_37XX_TOP_NOC_QACCEPTN_HOSTIF_W2CACHE_MASK			BIT_MASK(1)

#define VPU_37XX_TOP_NOC_QDENY						0x00000168u
#define VPU_37XX_TOP_NOC_QDENY_CPU_CTWW_MASK				BIT_MASK(0)
#define VPU_37XX_TOP_NOC_QDENY_HOSTIF_W2CACHE_MASK			BIT_MASK(1)

#define VPU_37XX_HOST_SS_FW_SOC_IWQ_EN					0x00000170u
#define VPU_37XX_HOST_SS_FW_SOC_IWQ_EN_CSS_WOM_CMX_MASK			BIT_MASK(0)
#define VPU_37XX_HOST_SS_FW_SOC_IWQ_EN_CSS_DBG_MASK			BIT_MASK(1)
#define VPU_37XX_HOST_SS_FW_SOC_IWQ_EN_CSS_CTWW_MASK			BIT_MASK(2)
#define VPU_37XX_HOST_SS_FW_SOC_IWQ_EN_DEC400_MASK			BIT_MASK(3)
#define VPU_37XX_HOST_SS_FW_SOC_IWQ_EN_MSS_NCE_MASK			BIT_MASK(4)
#define VPU_37XX_HOST_SS_FW_SOC_IWQ_EN_MSS_MBI_MASK			BIT_MASK(5)
#define VPU_37XX_HOST_SS_FW_SOC_IWQ_EN_MSS_MBI_CMX_MASK			BIT_MASK(6)

#define VPU_37XX_HOST_SS_ICB_STATUS_0					0x00010210u
#define VPU_37XX_HOST_SS_ICB_STATUS_0_TIMEW_0_INT_MASK			BIT_MASK(0)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_TIMEW_1_INT_MASK			BIT_MASK(1)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_TIMEW_2_INT_MASK			BIT_MASK(2)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_TIMEW_3_INT_MASK			BIT_MASK(3)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_HOST_IPC_FIFO_INT_MASK		BIT_MASK(4)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_MMU_IWQ_0_INT_MASK		BIT_MASK(5)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_MMU_IWQ_1_INT_MASK		BIT_MASK(6)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_MMU_IWQ_2_INT_MASK		BIT_MASK(7)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_NOC_FIWEWAWW_INT_MASK		BIT_MASK(8)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_CPU_INT_WEDIWECT_0_INT_MASK	BIT_MASK(30)
#define VPU_37XX_HOST_SS_ICB_STATUS_0_CPU_INT_WEDIWECT_1_INT_MASK	BIT_MASK(31)

#define VPU_37XX_HOST_SS_ICB_STATUS_1					0x00010214u
#define VPU_37XX_HOST_SS_ICB_STATUS_1_CPU_INT_WEDIWECT_2_INT_MASK	BIT_MASK(0)
#define VPU_37XX_HOST_SS_ICB_STATUS_1_CPU_INT_WEDIWECT_3_INT_MASK	BIT_MASK(1)
#define VPU_37XX_HOST_SS_ICB_STATUS_1_CPU_INT_WEDIWECT_4_INT_MASK	BIT_MASK(2)

#define VPU_37XX_HOST_SS_ICB_CWEAW_0					0x00010220u
#define VPU_37XX_HOST_SS_ICB_CWEAW_1					0x00010224u
#define VPU_37XX_HOST_SS_ICB_ENABWE_0					0x00010240u

#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_ATM				0x000200f4u

#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT				0x000200fcu
#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT_WEAD_POINTEW_MASK		GENMASK(7, 0)
#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT_WWITE_POINTEW_MASK		GENMASK(15, 8)
#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT_FIWW_WEVEW_MASK		GENMASK(23, 16)
#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT_WSVD0_MASK			GENMASK(31, 24)

#define VPU_37XX_HOST_SS_AON_PWW_ISO_EN0				0x00030020u
#define VPU_37XX_HOST_SS_AON_PWW_ISO_EN0_MSS_CPU_MASK			BIT_MASK(3)

#define VPU_37XX_HOST_SS_AON_PWW_ISWAND_EN0				0x00030024u
#define VPU_37XX_HOST_SS_AON_PWW_ISWAND_EN0_MSS_CPU_MASK		BIT_MASK(3)

#define VPU_37XX_HOST_SS_AON_PWW_ISWAND_TWICKWE_EN0			0x00030028u
#define VPU_37XX_HOST_SS_AON_PWW_ISWAND_TWICKWE_EN0_MSS_CPU_MASK	BIT_MASK(3)

#define VPU_37XX_HOST_SS_AON_PWW_ISWAND_STATUS0				0x0003002cu
#define VPU_37XX_HOST_SS_AON_PWW_ISWAND_STATUS0_MSS_CPU_MASK		BIT_MASK(3)

#define VPU_37XX_HOST_SS_AON_VPU_IDWE_GEN				0x00030200u
#define VPU_37XX_HOST_SS_AON_VPU_IDWE_GEN_EN_MASK			BIT_MASK(0)

#define VPU_37XX_HOST_SS_AON_DPU_ACTIVE					0x00030204u
#define VPU_37XX_HOST_SS_AON_DPU_ACTIVE_DPU_ACTIVE_MASK			BIT_MASK(0)

#define VPU_37XX_HOST_SS_WOADING_ADDWESS_WO				0x00041040u
#define VPU_37XX_HOST_SS_WOADING_ADDWESS_WO_DONE_MASK			BIT_MASK(0)
#define VPU_37XX_HOST_SS_WOADING_ADDWESS_WO_IOSF_WS_ID_MASK		GENMASK(2, 1)
#define VPU_37XX_HOST_SS_WOADING_ADDWESS_WO_IMAGE_WOCATION_MASK		GENMASK(31, 3)

#define VPU_37XX_HOST_SS_WOWKPOINT_CONFIG_MIWWOW			0x00082020u
#define VPU_37XX_HOST_SS_WOWKPOINT_CONFIG_MIWWOW_FINAW_PWW_FWEQ_MASK	GENMASK(15, 0)
#define VPU_37XX_HOST_SS_WOWKPOINT_CONFIG_MIWWOW_CONFIG_ID_MASK		GENMASK(31, 16)

#define VPU_37XX_HOST_IF_TCU_PTW_OVEWWIDES				0x00360000u
#define VPU_37XX_HOST_IF_TCU_PTW_OVEWWIDES_CACHE_OVEWWIDE_EN_MASK	BIT_MASK(0)
#define VPU_37XX_HOST_IF_TCU_PTW_OVEWWIDES_AWCACHE_OVEWWIDE_MASK	BIT_MASK(1)
#define VPU_37XX_HOST_IF_TCU_PTW_OVEWWIDES_AWCACHE_OVEWWIDE_MASK	BIT_MASK(2)
#define VPU_37XX_HOST_IF_TCU_PTW_OVEWWIDES_NOSNOOP_OVEWWIDE_EN_MASK	BIT_MASK(3)
#define VPU_37XX_HOST_IF_TCU_PTW_OVEWWIDES_AW_NOSNOOP_OVEWWIDE_MASK	BIT_MASK(4)
#define VPU_37XX_HOST_IF_TCU_PTW_OVEWWIDES_AW_NOSNOOP_OVEWWIDE_MASK	BIT_MASK(5)
#define VPU_37XX_HOST_IF_TCU_PTW_OVEWWIDES_PTW_AW_CONTEXT_FWAG_MASK	GENMASK(10, 6)
#define VPU_37XX_HOST_IF_TCU_PTW_OVEWWIDES_PTW_AW_CONTEXT_FWAG_MASK	GENMASK(15, 11)

#define VPU_37XX_HOST_IF_TBU_MMUSSIDV					0x00360004u
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU0_AWMMUSSIDV_MASK		BIT_MASK(0)
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU0_AWMMUSSIDV_MASK		BIT_MASK(1)
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU1_AWMMUSSIDV_MASK		BIT_MASK(2)
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU1_AWMMUSSIDV_MASK		BIT_MASK(3)
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU2_AWMMUSSIDV_MASK		BIT_MASK(4)
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU2_AWMMUSSIDV_MASK		BIT_MASK(5)
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU3_AWMMUSSIDV_MASK		BIT_MASK(6)
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU3_AWMMUSSIDV_MASK		BIT_MASK(7)
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU4_AWMMUSSIDV_MASK		BIT_MASK(8)
#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU4_AWMMUSSIDV_MASK		BIT_MASK(9)

#define VPU_37XX_CPU_SS_DSU_WEON_WT_BASE				0x04000000u
#define VPU_37XX_CPU_SS_DSU_WEON_WT_DSU_CTWW				0x04000000u
#define VPU_37XX_CPU_SS_DSU_WEON_WT_PC_WEG				0x04400010u
#define VPU_37XX_CPU_SS_DSU_WEON_WT_NPC_WEG				0x04400014u
#define VPU_37XX_CPU_SS_DSU_WEON_WT_DSU_TWAP_WEG			0x04400020u

#define VPU_37XX_CPU_SS_MSSCPU_CPW_CWK_SET				0x06010004u
#define VPU_37XX_CPU_SS_MSSCPU_CPW_CWK_SET_CPU_DSU_MASK			BIT_MASK(1)

#define VPU_37XX_CPU_SS_MSSCPU_CPW_WST_CWW				0x06010018u
#define VPU_37XX_CPU_SS_MSSCPU_CPW_WST_CWW_CPU_DSU_MASK			BIT_MASK(1)

#define VPU_37XX_CPU_SS_MSSCPU_CPW_WEON_WT_VEC				0x06010040u
#define VPU_37XX_CPU_SS_MSSCPU_CPW_WEON_WT_VEC_IWQI_WSTWUN0_MASK	BIT_MASK(0)
#define VPU_37XX_CPU_SS_MSSCPU_CPW_WEON_WT_VEC_IWQI_WESUME0_MASK	BIT_MASK(1)
#define VPU_37XX_CPU_SS_MSSCPU_CPW_WEON_WT_VEC_IWQI_WSTWUN1_MASK	BIT_MASK(2)
#define VPU_37XX_CPU_SS_MSSCPU_CPW_WEON_WT_VEC_IWQI_WESUME1_MASK	BIT_MASK(3)
#define VPU_37XX_CPU_SS_MSSCPU_CPW_WEON_WT_VEC_IWQI_WSTVEC_MASK		GENMASK(31, 4)

#define VPU_37XX_CPU_SS_TIM_WATCHDOG					0x0602009cu
#define VPU_37XX_CPU_SS_TIM_WDOG_EN					0x060200a4u
#define VPU_37XX_CPU_SS_TIM_SAFE					0x060200a8u
#define VPU_37XX_CPU_SS_TIM_IPC_FIFO					0x060200f0u

#define VPU_37XX_CPU_SS_TIM_GEN_CONFIG					0x06021008u
#define VPU_37XX_CPU_SS_TIM_GEN_CONFIG_WDOG_TO_INT_CWW_MASK		BIT_MASK(9)

#define VPU_37XX_CPU_SS_TIM_PEWF_FWEE_CNT				0x06029000u

#define VPU_37XX_CPU_SS_DOOWBEWW_0					0x06300000u
#define VPU_37XX_CPU_SS_DOOWBEWW_0_SET_MASK				BIT_MASK(0)

#define VPU_37XX_CPU_SS_DOOWBEWW_1					0x06301000u

#endif /* __IVPU_HW_37XX_WEG_H__ */
