// Seed: 288146301
module module_0 (
    input  tri id_0,
    output tri id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5,
    output tri1 id_6,
    output tri id_7,
    input wire id_8,
    input wor id_9,
    input uwire id_10,
    input wand id_11,
    output tri1 id_12,
    output supply0 id_13,
    input wire id_14,
    output wor id_15,
    output supply0 id_16,
    output tri id_17,
    input wire id_18,
    input tri id_19,
    input tri1 id_20,
    input tri1 id_21
);
  wire id_23;
  module_0(
      id_20, id_6
  );
  wire id_24;
  xor (id_6, id_21, id_3, id_19, id_8, id_18, id_14, id_4, id_2, id_20, id_9);
endmodule
