// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLCacheCork(
  input         clock,
                reset,
                auto_in_a_valid,
  input  [2:0]  auto_in_a_bits_opcode,
                auto_in_a_bits_param,
                auto_in_a_bits_size,
                auto_in_a_bits_source,
  input  [31:0] auto_in_a_bits_address,
  input  [7:0]  auto_in_a_bits_mask,
  input  [63:0] auto_in_a_bits_data,
  input         auto_in_a_bits_corrupt,
                auto_in_c_valid,
  input  [2:0]  auto_in_c_bits_opcode,
                auto_in_c_bits_size,
                auto_in_c_bits_source,
  input  [31:0] auto_in_c_bits_address,
  input  [63:0] auto_in_c_bits_data,
  input         auto_in_c_bits_corrupt,
                auto_in_d_ready,
                auto_in_e_valid,
  input  [2:0]  auto_in_e_bits_sink,
  input         auto_out_a_ready,
                auto_out_d_valid,
  input  [2:0]  auto_out_d_bits_opcode,
  input  [1:0]  auto_out_d_bits_param,
  input  [2:0]  auto_out_d_bits_size,
  input  [3:0]  auto_out_d_bits_source,
  input         auto_out_d_bits_denied,
  input  [63:0] auto_out_d_bits_data,
  input         auto_out_d_bits_corrupt,
  output        auto_in_a_ready,
                auto_in_c_ready,
                auto_in_d_valid,
  output [2:0]  auto_in_d_bits_opcode,
  output [1:0]  auto_in_d_bits_param,
  output [2:0]  auto_in_d_bits_size,
                auto_in_d_bits_source,
                auto_in_d_bits_sink,
  output        auto_in_d_bits_denied,
  output [63:0] auto_in_d_bits_data,
  output        auto_in_d_bits_corrupt,
                auto_out_a_valid,
  output [2:0]  auto_out_a_bits_opcode,
                auto_out_a_bits_param,
                auto_out_a_bits_size,
  output [3:0]  auto_out_a_bits_source,
  output [31:0] auto_out_a_bits_address,
  output [7:0]  auto_out_a_bits_mask,
  output [63:0] auto_out_a_bits_data,
  output        auto_out_a_bits_corrupt,
                auto_out_d_ready
);

  wire [2:0]  out_6_bits_opcode;	// @[Mux.scala:27:73]
  wire        out_6_valid;	// @[Arbiter.scala:126:29]
  wire        out_1_ready;	// @[Arbiter.scala:124:31]
  wire        out_ready;	// @[Arbiter.scala:124:31]
  wire        bundleIn_0_d_valid;	// @[CacheCork.scala:127:34]
  wire        _q_1_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_1_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_1_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_1_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_1_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_1_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_1_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_1_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_1_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_1_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _q_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire        _q_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_io_deq_bits_opcode;	// @[Decoupled.scala:375:21]
  wire [1:0]  _q_io_deq_bits_param;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_io_deq_bits_size;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_io_deq_bits_source;	// @[Decoupled.scala:375:21]
  wire [2:0]  _q_io_deq_bits_sink;	// @[Decoupled.scala:375:21]
  wire        _q_io_deq_bits_denied;	// @[Decoupled.scala:375:21]
  wire [63:0] _q_io_deq_bits_data;	// @[Decoupled.scala:375:21]
  wire        _q_io_deq_bits_corrupt;	// @[Decoupled.scala:375:21]
  wire        _pool_io_alloc_valid;	// @[CacheCork.scala:119:26]
  wire [2:0]  _pool_io_alloc_bits;	// @[CacheCork.scala:119:26]
  wire        _T = auto_in_a_bits_opcode == 3'h6;	// @[CacheCork.scala:69:37]
  wire        toD = _T & auto_in_a_bits_param == 3'h2 | (&auto_in_a_bits_opcode);	// @[CacheCork.scala:69:{37,54,73,97}, :70:37, :146:40]
  wire        bundleIn_0_a_ready = toD ? _q_1_io_enq_ready : out_1_ready;	// @[Arbiter.scala:124:31, CacheCork.scala:69:97, :71:26, Decoupled.scala:375:21]
  wire        out_1_earlyValid = auto_in_a_valid & ~toD;	// @[CacheCork.scala:69:97, :73:{33,36}]
  wire        _T_2 = _T | (&auto_in_a_bits_opcode);	// @[CacheCork.scala:69:37, :70:37, :78:49]
  wire [2:0]  out_1_bits_opcode = _T_2 ? 3'h4 : auto_in_a_bits_opcode;	// @[CacheCork.scala:74:18, :78:{49,86}, :79:27]
  wire        winnerQual_0 = auto_in_c_valid & (&auto_in_c_bits_opcode);	// @[CacheCork.scala:94:{33,53}]
  wire        _c_a_bits_a_mask_T = auto_in_c_bits_size > 3'h2;	// @[CacheCork.scala:146:40, Misc.scala:205:21]
  wire        c_a_bits_a_mask_size = auto_in_c_bits_size[1:0] == 2'h2;	// @[Misc.scala:208:26, OneHot.scala:63:49, :64:12]
  wire        c_a_bits_a_mask_acc = _c_a_bits_a_mask_T | c_a_bits_a_mask_size & ~(auto_in_c_bits_address[2]);	// @[Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}]
  wire        c_a_bits_a_mask_acc_1 = _c_a_bits_a_mask_T | c_a_bits_a_mask_size & auto_in_c_bits_address[2];	// @[Misc.scala:205:21, :208:26, :209:26, :214:{29,38}]
  wire        c_a_bits_a_mask_size_1 = auto_in_c_bits_size[1:0] == 2'h1;	// @[CacheCork.scala:156:32, Misc.scala:208:26, OneHot.scala:63:49]
  wire        c_a_bits_a_mask_eq_2 = ~(auto_in_c_bits_address[2]) & ~(auto_in_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_2 = c_a_bits_a_mask_acc | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_3 = ~(auto_in_c_bits_address[2]) & auto_in_c_bits_address[1];	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_3 = c_a_bits_a_mask_acc | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_4 = auto_in_c_bits_address[2] & ~(auto_in_c_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire        c_a_bits_a_mask_acc_4 = c_a_bits_a_mask_acc_1 | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        c_a_bits_a_mask_eq_5 = auto_in_c_bits_address[2] & auto_in_c_bits_address[1];	// @[Misc.scala:209:26, :213:27]
  wire        c_a_bits_a_mask_acc_5 = c_a_bits_a_mask_acc_1 | c_a_bits_a_mask_size_1 & c_a_bits_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire        _bundleIn_0_c_ready_T = auto_in_c_bits_opcode == 3'h6;	// @[CacheCork.scala:69:37, :105:53]
  reg  [2:0]  d_first_counter;	// @[Edges.scala:229:27]
  wire        d_grant = out_6_bits_opcode == 3'h5 | out_6_bits_opcode == 3'h4;	// @[CacheCork.scala:79:27, :125:{40,54,74}, Mux.scala:27:73]
  assign bundleIn_0_d_valid = out_6_valid & (_pool_io_alloc_valid | (|d_first_counter) | ~d_grant);	// @[Arbiter.scala:126:29, CacheCork.scala:119:26, :125:54, :127:{34,70,73}, Edges.scala:229:27, :231:25]
  wire        out_6_ready = auto_in_d_ready & (_pool_io_alloc_valid | (|d_first_counter) | ~d_grant);	// @[CacheCork.scala:119:26, :125:54, :127:73, :128:{34,70}, Edges.scala:229:27, :231:25]
  reg  [2:0]  bundleIn_0_d_bits_sink_r;	// @[Reg.scala:19:16]
  reg         wSourceVec_0;	// @[CacheCork.scala:139:29]
  reg         wSourceVec_1;	// @[CacheCork.scala:139:29]
  reg         wSourceVec_2;	// @[CacheCork.scala:139:29]
  reg         wSourceVec_3;	// @[CacheCork.scala:139:29]
  reg         wSourceVec_4;	// @[CacheCork.scala:139:29]
  wire [7:0]  _GEN = {{wSourceVec_0}, {wSourceVec_0}, {wSourceVec_0}, {wSourceVec_4}, {wSourceVec_3}, {wSourceVec_2}, {wSourceVec_1}, {wSourceVec_0}};	// @[CacheCork.scala:139:29, :143:25]
  wire        _GEN_0 = _GEN[auto_out_d_bits_source[3:1]];	// @[CacheCork.scala:135:46, :143:25]
  reg         dWHeld_r;	// @[Reg.scala:19:16]
  wire        _T_18 = auto_out_d_bits_opcode == 3'h1 & auto_out_d_bits_source[0];	// @[CacheCork.scala:146:40, :154:{33,51,71}]
  wire [2:0]  out_3_bits_opcode = auto_out_d_bits_opcode == 3'h0 & ~(auto_out_d_bits_source[0]) ? 3'h6 : _T_18 ? 3'h5 : auto_out_d_bits_opcode;	// @[CacheCork.scala:69:37, :125:40, :134:13, :154:{51,71,76}, :155:27, :158:{33,47,50,73}, :159:27, Nodes.scala:1215:84]
  reg  [2:0]  beatsLeft;	// @[Arbiter.scala:88:30]
  wire        idle = beatsLeft == 3'h0;	// @[Arbiter.scala:88:30, :89:28, Nodes.scala:1215:84]
  wire        earlyWinner_1 = ~winnerQual_0 & out_1_earlyValid;	// @[Arbiter.scala:17:61, :98:79, CacheCork.scala:73:33, :94:33]
  wire        _sink_ACancel_earlyValid_T = winnerQual_0 | out_1_earlyValid;	// @[Arbiter.scala:108:36, CacheCork.scala:73:33, :94:33]
  reg         state_0;	// @[Arbiter.scala:117:26]
  reg         state_1;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_0 = idle ? winnerQual_0 : state_0;	// @[Arbiter.scala:89:28, :117:26, :118:30, CacheCork.scala:94:33]
  wire        muxStateEarly_1 = idle ? earlyWinner_1 : state_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign out_ready = auto_out_a_ready & (idle | state_0);	// @[Arbiter.scala:89:28, :117:26, :122:24, :124:31]
  assign out_1_ready = auto_out_a_ready & (idle ? ~winnerQual_0 : state_1);	// @[Arbiter.scala:17:61, :89:28, :117:26, :122:24, :124:31, CacheCork.scala:94:33]
  wire        out_2_valid = idle ? _sink_ACancel_earlyValid_T : state_0 & winnerQual_0 | state_1 & out_1_earlyValid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:29, CacheCork.scala:73:33, :94:33, Mux.scala:27:73]
  reg  [2:0]  beatsLeft_1;	// @[Arbiter.scala:88:30]
  wire        idle_1 = beatsLeft_1 == 3'h0;	// @[Arbiter.scala:88:30, :89:28, Nodes.scala:1215:84]
  wire        _GEN_1 = _q_io_deq_valid | auto_out_d_valid;	// @[Decoupled.scala:375:21, package.scala:245:43]
  wire        earlyWinner_1_1 = ~auto_out_d_valid & _q_io_deq_valid;	// @[Arbiter.scala:17:61, :98:79, Decoupled.scala:375:21]
  wire        earlyWinner_1_2 = ~_GEN_1 & _q_1_io_deq_valid;	// @[Arbiter.scala:17:61, :98:79, Decoupled.scala:375:21, package.scala:245:43]
  wire        _sink_ACancel_earlyValid_T_5 = auto_out_d_valid | _q_io_deq_valid;	// @[Arbiter.scala:108:36, Decoupled.scala:375:21]
  reg         state_1_0;	// @[Arbiter.scala:117:26]
  reg         state_1_1;	// @[Arbiter.scala:117:26]
  reg         state_1_2;	// @[Arbiter.scala:117:26]
  wire        muxStateEarly_1_0 = idle_1 ? auto_out_d_valid : state_1_0;	// @[Arbiter.scala:89:28, :117:26, :118:30]
  wire        muxStateEarly_1_1 = idle_1 ? earlyWinner_1_1 : state_1_1;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  wire        muxStateEarly_1_2 = idle_1 ? earlyWinner_1_2 : state_1_2;	// @[Arbiter.scala:89:28, :98:79, :117:26, :118:30]
  assign out_6_valid = idle_1 ? _sink_ACancel_earlyValid_T_5 | _q_1_io_deq_valid : state_1_0 & auto_out_d_valid | state_1_1 & _q_io_deq_valid | state_1_2 & _q_1_io_deq_valid;	// @[Arbiter.scala:89:28, :108:36, :117:26, :126:{29,56}, Decoupled.scala:375:21, Mux.scala:27:73]
  wire [2:0]  out_6_bits_size = (muxStateEarly_1_0 ? auto_out_d_bits_size : 3'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_size : 3'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_size : 3'h0);	// @[Arbiter.scala:118:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  assign out_6_bits_opcode = (muxStateEarly_1_0 ? out_3_bits_opcode : 3'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_opcode : 3'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_opcode : 3'h0);	// @[Arbiter.scala:118:30, CacheCork.scala:154:76, :158:73, :159:27, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  wire [12:0] _d_first_beats1_decode_T_1 = 13'h3F << out_6_bits_size;	// @[Mux.scala:27:73, package.scala:235:71]
  wire [12:0] _decode_T_5 = 13'h3F << auto_in_a_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_1 = 13'h3F << auto_in_c_bits_size;	// @[package.scala:235:71]
  wire [12:0] _decode_T_9 = 13'h3F << auto_out_d_bits_size;	// @[package.scala:235:71]
  wire        winnerQual_1 = ~winnerQual_0 & out_1_earlyValid;	// @[Arbiter.scala:17:61, :99:79, CacheCork.scala:73:33, :94:33]
  wire        _T_15 = bundleIn_0_a_ready & auto_in_a_valid;	// @[CacheCork.scala:71:26, Decoupled.scala:51:35]
  always @(posedge clock) begin
    if (reset) begin
      d_first_counter <= 3'h0;	// @[Edges.scala:229:27, Nodes.scala:1215:84]
      beatsLeft <= 3'h0;	// @[Arbiter.scala:88:30, Nodes.scala:1215:84]
      state_0 <= 1'h0;	// @[Arbiter.scala:117:26, Nodes.scala:1215:84]
      state_1 <= 1'h0;	// @[Arbiter.scala:117:26, Nodes.scala:1215:84]
      beatsLeft_1 <= 3'h0;	// @[Arbiter.scala:88:30, Nodes.scala:1215:84]
      state_1_0 <= 1'h0;	// @[Arbiter.scala:117:26, Nodes.scala:1215:84]
      state_1_1 <= 1'h0;	// @[Arbiter.scala:117:26, Nodes.scala:1215:84]
      state_1_2 <= 1'h0;	// @[Arbiter.scala:117:26, Nodes.scala:1215:84]
    end
    else begin
      if (out_6_ready & out_6_valid) begin	// @[Arbiter.scala:126:29, CacheCork.scala:128:34, Decoupled.scala:51:35]
        if (|d_first_counter)	// @[Edges.scala:229:27, :231:25]
          d_first_counter <= d_first_counter - 3'h1;	// @[Edges.scala:229:27, :230:28]
        else if (out_6_bits_opcode[0])	// @[Edges.scala:106:36, Mux.scala:27:73]
          d_first_counter <= ~(_d_first_beats1_decode_T_1[5:3]);	// @[Edges.scala:229:27, package.scala:235:{46,71,76}]
        else	// @[Edges.scala:106:36]
          d_first_counter <= 3'h0;	// @[Edges.scala:229:27, Nodes.scala:1215:84]
      end
      if (idle & auto_out_a_ready)	// @[Arbiter.scala:89:28, :90:24]
        beatsLeft <= (winnerQual_0 ? ~(_decode_T_1[5:3]) : 3'h0) | (winnerQual_1 & ~(out_1_bits_opcode[2]) ? ~(_decode_T_5[5:3]) : 3'h0);	// @[Arbiter.scala:88:30, :99:79, :112:73, :113:44, CacheCork.scala:74:18, :78:86, :79:27, :94:33, Edges.scala:92:{28,37}, :221:14, Nodes.scala:1215:84, package.scala:235:{46,71,76}]
      else	// @[Arbiter.scala:90:24]
        beatsLeft <= beatsLeft - {2'h0, auto_out_a_ready & out_2_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle) begin	// @[Arbiter.scala:89:28]
        state_0 <= winnerQual_0;	// @[Arbiter.scala:117:26, CacheCork.scala:94:33]
        state_1 <= winnerQual_1;	// @[Arbiter.scala:99:79, :117:26]
      end
      if (idle_1 & out_6_ready) begin	// @[Arbiter.scala:89:28, :90:24, CacheCork.scala:128:34]
        if (auto_out_d_valid & out_3_bits_opcode[0])	// @[Arbiter.scala:112:73, CacheCork.scala:154:76, :158:73, :159:27, Edges.scala:106:36, :221:14]
          beatsLeft_1 <= ~(_decode_T_9[5:3]);	// @[Arbiter.scala:88:30, package.scala:235:{46,71,76}]
        else	// @[Arbiter.scala:112:73, Edges.scala:221:14]
          beatsLeft_1 <= 3'h0;	// @[Arbiter.scala:88:30, Nodes.scala:1215:84]
      end
      else	// @[Arbiter.scala:90:24]
        beatsLeft_1 <= beatsLeft_1 - {2'h0, out_6_ready & out_6_valid};	// @[Arbiter.scala:88:30, :114:52, :126:29, CacheCork.scala:128:34, Nodes.scala:1215:84, ReadyValidCancel.scala:49:33]
      if (idle_1) begin	// @[Arbiter.scala:89:28]
        state_1_0 <= auto_out_d_valid;	// @[Arbiter.scala:117:26]
        state_1_1 <= ~auto_out_d_valid & _q_io_deq_valid;	// @[Arbiter.scala:17:61, :99:79, :117:26, Decoupled.scala:375:21]
        state_1_2 <= ~_GEN_1 & _q_1_io_deq_valid;	// @[Arbiter.scala:17:61, :99:79, :117:26, Decoupled.scala:375:21, package.scala:245:43]
      end
    end
    if (~(|d_first_counter)) begin	// @[Edges.scala:229:27, :231:25]
      bundleIn_0_d_bits_sink_r <= _pool_io_alloc_bits;	// @[CacheCork.scala:119:26, Reg.scala:19:16]
      dWHeld_r <= _GEN_0;	// @[CacheCork.scala:143:25, Reg.scala:19:16]
    end
    wSourceVec_0 <= _T_15 & auto_in_a_bits_source == 3'h0 | wSourceVec_0;	// @[CacheCork.scala:139:29, :145:26, :146:40, Decoupled.scala:51:35, Nodes.scala:1215:84]
    wSourceVec_1 <= _T_15 & auto_in_a_bits_source == 3'h1 | wSourceVec_1;	// @[CacheCork.scala:139:29, :145:26, :146:40, Decoupled.scala:51:35]
    wSourceVec_2 <= _T_15 & auto_in_a_bits_source == 3'h2 | wSourceVec_2;	// @[CacheCork.scala:139:29, :145:26, :146:40, Decoupled.scala:51:35]
    wSourceVec_3 <= _T_15 & auto_in_a_bits_source == 3'h3 | wSourceVec_3;	// @[CacheCork.scala:139:29, :145:26, :146:40, Decoupled.scala:51:35]
    wSourceVec_4 <= _T_15 & auto_in_a_bits_source == 3'h4 | wSourceVec_4;	// @[CacheCork.scala:79:27, :139:29, :145:26, :146:40, Decoupled.scala:51:35]
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         _T_100 = auto_out_d_valid | _q_io_deq_valid;	// @[Arbiter.scala:109:36, Decoupled.scala:375:21]
    always @(posedge clock) begin	// @[CacheCork.scala:108:16]
      if (~reset & ~(~auto_in_c_valid | _bundleIn_0_c_ready_T | (&auto_in_c_bits_opcode))) begin	// @[CacheCork.scala:94:53, :105:53, :108:{16,17,61}]
        if (`ASSERT_VERBOSE_COND_)	// @[CacheCork.scala:108:16]
          $error("Assertion failed\n    at CacheCork.scala:108 assert (!in.c.valid || in.c.bits.opcode === Release || in.c.bits.opcode === ReleaseData)\n");	// @[CacheCork.scala:108:16]
        if (`STOP_COND_)	// @[CacheCork.scala:108:16]
          $fatal;	// @[CacheCork.scala:108:16]
      end
      if (~reset & ~(~winnerQual_0 | ~earlyWinner_1)) begin	// @[Arbiter.scala:98:79, :106:{13,61,64,67}, CacheCork.scala:94:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~_sink_ACancel_earlyValid_T | winnerQual_0 | earlyWinner_1)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, CacheCork.scala:94:33]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~((~auto_out_d_valid | ~earlyWinner_1_1) & (~(auto_out_d_valid | earlyWinner_1_1) | ~earlyWinner_1_2))) begin	// @[Arbiter.scala:98:79, :105:53, :106:{13,61,64,67,82}]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:106:13]
          $error("Assertion failed\n    at Arbiter.scala:106 assert((prefixOR zip earlyWinner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[Arbiter.scala:106:13]
        if (`STOP_COND_)	// @[Arbiter.scala:106:13]
          $fatal;	// @[Arbiter.scala:106:13]
      end
      if (~reset & ~(~(_sink_ACancel_earlyValid_T_5 | _q_1_io_deq_valid) | auto_out_d_valid | earlyWinner_1_1 | earlyWinner_1_2)) begin	// @[Arbiter.scala:98:79, :108:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:108:14]
          $error("Assertion failed\n    at Arbiter.scala:108 assert (!earlyValids.reduce(_||_) || earlyWinner.reduce(_||_))\n");	// @[Arbiter.scala:108:14]
        if (`STOP_COND_)	// @[Arbiter.scala:108:14]
          $fatal;	// @[Arbiter.scala:108:14]
      end
      if (~reset & ~(~(_T_100 | _q_1_io_deq_valid) | _T_100 | _q_1_io_deq_valid)) begin	// @[Arbiter.scala:109:{14,15,36,41}, Decoupled.scala:375:21]
        if (`ASSERT_VERBOSE_COND_)	// @[Arbiter.scala:109:14]
          $error("Assertion failed\n    at Arbiter.scala:109 assert (!validQuals .reduce(_||_) || validQuals .reduce(_||_))\n");	// @[Arbiter.scala:109:14]
        if (`STOP_COND_)	// @[Arbiter.scala:109:14]
          $fatal;	// @[Arbiter.scala:109:14]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        d_first_counter = _RANDOM_0[2:0];	// @[Edges.scala:229:27]
        bundleIn_0_d_bits_sink_r = _RANDOM_0[5:3];	// @[Edges.scala:229:27, Reg.scala:19:16]
        wSourceVec_0 = _RANDOM_0[6];	// @[CacheCork.scala:139:29, Edges.scala:229:27]
        wSourceVec_1 = _RANDOM_0[7];	// @[CacheCork.scala:139:29, Edges.scala:229:27]
        wSourceVec_2 = _RANDOM_0[8];	// @[CacheCork.scala:139:29, Edges.scala:229:27]
        wSourceVec_3 = _RANDOM_0[9];	// @[CacheCork.scala:139:29, Edges.scala:229:27]
        wSourceVec_4 = _RANDOM_0[10];	// @[CacheCork.scala:139:29, Edges.scala:229:27]
        dWHeld_r = _RANDOM_0[11];	// @[Edges.scala:229:27, Reg.scala:19:16]
        beatsLeft = _RANDOM_0[14:12];	// @[Arbiter.scala:88:30, Edges.scala:229:27]
        state_0 = _RANDOM_0[15];	// @[Arbiter.scala:117:26, Edges.scala:229:27]
        state_1 = _RANDOM_0[16];	// @[Arbiter.scala:117:26, Edges.scala:229:27]
        beatsLeft_1 = _RANDOM_0[19:17];	// @[Arbiter.scala:88:30, Edges.scala:229:27]
        state_1_0 = _RANDOM_0[20];	// @[Arbiter.scala:117:26, Edges.scala:229:27]
        state_1_1 = _RANDOM_0[21];	// @[Arbiter.scala:117:26, Edges.scala:229:27]
        state_1_2 = _RANDOM_0[22];	// @[Arbiter.scala:117:26, Edges.scala:229:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  IDPool pool (	// @[CacheCork.scala:119:26]
    .clock          (clock),
    .reset          (reset),
    .io_free_valid  (auto_in_e_valid),
    .io_free_bits   (auto_in_e_bits_sink),
    .io_alloc_ready (auto_in_d_ready & bundleIn_0_d_valid & ~(|d_first_counter) & d_grant),	// @[CacheCork.scala:125:54, :126:53, :127:34, Edges.scala:229:27, :231:25]
    .io_alloc_valid (_pool_io_alloc_valid),
    .io_alloc_bits  (_pool_io_alloc_bits)
  );
  Queue_75 q (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_c_valid & _bundleIn_0_c_ready_T),	// @[CacheCork.scala:105:{33,53}]
    .io_enq_bits_opcode  (3'h6),	// @[CacheCork.scala:69:37]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_c_bits_size),
    .io_enq_bits_source  (auto_in_c_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_6_ready & (idle_1 ? ~auto_out_d_valid : state_1_1)),	// @[Arbiter.scala:17:61, :89:28, :117:26, :122:24, :124:31, CacheCork.scala:128:34]
    .io_enq_ready        (_q_io_enq_ready),
    .io_deq_valid        (_q_io_deq_valid),
    .io_deq_bits_opcode  (_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_io_deq_bits_param),
    .io_deq_bits_size    (_q_io_deq_bits_size),
    .io_deq_bits_source  (_q_io_deq_bits_source),
    .io_deq_bits_sink    (_q_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_io_deq_bits_denied),
    .io_deq_bits_data    (_q_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_io_deq_bits_corrupt)
  );
  Queue_75 q_1 (	// @[Decoupled.scala:375:21]
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (auto_in_a_valid & toD),	// @[CacheCork.scala:69:97, :85:33]
    .io_enq_bits_opcode  (3'h4),	// @[CacheCork.scala:79:27]
    .io_enq_bits_param   (2'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_sink    (3'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_denied  (1'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_data    (64'h0),	// @[Nodes.scala:1215:84]
    .io_enq_bits_corrupt (1'h0),	// @[Nodes.scala:1215:84]
    .io_deq_ready        (out_6_ready & (idle_1 ? ~_GEN_1 : state_1_2)),	// @[Arbiter.scala:17:61, :89:28, :117:26, :122:24, :124:31, CacheCork.scala:128:34, package.scala:245:43]
    .io_enq_ready        (_q_1_io_enq_ready),
    .io_deq_valid        (_q_1_io_deq_valid),
    .io_deq_bits_opcode  (_q_1_io_deq_bits_opcode),
    .io_deq_bits_param   (_q_1_io_deq_bits_param),
    .io_deq_bits_size    (_q_1_io_deq_bits_size),
    .io_deq_bits_source  (_q_1_io_deq_bits_source),
    .io_deq_bits_sink    (_q_1_io_deq_bits_sink),
    .io_deq_bits_denied  (_q_1_io_deq_bits_denied),
    .io_deq_bits_data    (_q_1_io_deq_bits_data),
    .io_deq_bits_corrupt (_q_1_io_deq_bits_corrupt)
  );
  assign auto_in_a_ready = bundleIn_0_a_ready;	// @[CacheCork.scala:71:26]
  assign auto_in_c_ready = _bundleIn_0_c_ready_T ? _q_io_enq_ready : out_ready;	// @[Arbiter.scala:124:31, CacheCork.scala:105:53, :109:26, Decoupled.scala:375:21]
  assign auto_in_d_valid = bundleIn_0_d_valid;	// @[CacheCork.scala:127:34]
  assign auto_in_d_bits_opcode = out_6_bits_opcode;	// @[Mux.scala:27:73]
  assign auto_in_d_bits_param = (muxStateEarly_1_0 ? (_T_18 ? {1'h0, ~((|d_first_counter) ? dWHeld_r : _GEN_0)} : auto_out_d_bits_param) : 2'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_param : 2'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_param : 2'h0);	// @[Arbiter.scala:118:30, CacheCork.scala:134:13, :143:25, :154:{51,76}, :156:{26,32}, Decoupled.scala:375:21, Edges.scala:229:27, :231:25, Mux.scala:27:73, Nodes.scala:1215:84, Reg.scala:19:16, package.scala:80:42]
  assign auto_in_d_bits_size = out_6_bits_size;	// @[Mux.scala:27:73]
  assign auto_in_d_bits_source = (muxStateEarly_1_0 ? auto_out_d_bits_source[3:1] : 3'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_source : 3'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_source : 3'h0);	// @[Arbiter.scala:118:30, CacheCork.scala:135:46, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_in_d_bits_sink = (|d_first_counter) ? bundleIn_0_d_bits_sink_r : _pool_io_alloc_bits;	// @[CacheCork.scala:119:26, Edges.scala:229:27, :231:25, Reg.scala:19:16, package.scala:80:42]
  assign auto_in_d_bits_denied = muxStateEarly_1_0 & auto_out_d_bits_denied | muxStateEarly_1_1 & _q_io_deq_bits_denied | muxStateEarly_1_2 & _q_1_io_deq_bits_denied;	// @[Arbiter.scala:118:30, Decoupled.scala:375:21, Mux.scala:27:73]
  assign auto_in_d_bits_data = (muxStateEarly_1_0 ? auto_out_d_bits_data : 64'h0) | (muxStateEarly_1_1 ? _q_io_deq_bits_data : 64'h0) | (muxStateEarly_1_2 ? _q_1_io_deq_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Decoupled.scala:375:21, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_in_d_bits_corrupt = muxStateEarly_1_0 & auto_out_d_bits_corrupt | muxStateEarly_1_1 & _q_io_deq_bits_corrupt | muxStateEarly_1_2 & _q_1_io_deq_bits_corrupt;	// @[Arbiter.scala:118:30, Decoupled.scala:375:21, Mux.scala:27:73]
  assign auto_out_a_valid = out_2_valid;	// @[Arbiter.scala:126:29]
  assign auto_out_a_bits_opcode = muxStateEarly_1 ? out_1_bits_opcode : 3'h0;	// @[Arbiter.scala:118:30, CacheCork.scala:74:18, :78:86, :79:27, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_a_bits_param = ~muxStateEarly_1 | _T_2 ? 3'h0 : auto_in_a_bits_param;	// @[Arbiter.scala:118:30, CacheCork.scala:78:49, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_a_bits_size = (muxStateEarly_0 ? auto_in_c_bits_size : 3'h0) | (muxStateEarly_1 ? auto_in_a_bits_size : 3'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_a_bits_source = (muxStateEarly_0 ? {auto_in_c_bits_source, 1'h0} : 4'h0) | (muxStateEarly_1 ? {auto_in_a_bits_source, _T_2 | auto_in_a_bits_opcode == 3'h0 | auto_in_a_bits_opcode == 3'h1} : 4'h0);	// @[Arbiter.scala:118:30, Bundles.scala:259:74, CacheCork.scala:68:{38,74}, :75:25, :78:{49,86}, :81:27, :96:41, :146:40, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_a_bits_address = (muxStateEarly_0 ? auto_in_c_bits_address : 32'h0) | (muxStateEarly_1 ? auto_in_a_bits_address : 32'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_a_bits_mask = (muxStateEarly_0 ? {c_a_bits_a_mask_acc_5 | c_a_bits_a_mask_eq_5 & auto_in_c_bits_address[0], c_a_bits_a_mask_acc_5 | c_a_bits_a_mask_eq_5 & ~(auto_in_c_bits_address[0]), c_a_bits_a_mask_acc_4 | c_a_bits_a_mask_eq_4 & auto_in_c_bits_address[0], c_a_bits_a_mask_acc_4 | c_a_bits_a_mask_eq_4 & ~(auto_in_c_bits_address[0]), c_a_bits_a_mask_acc_3 | c_a_bits_a_mask_eq_3 & auto_in_c_bits_address[0], c_a_bits_a_mask_acc_3 | c_a_bits_a_mask_eq_3 & ~(auto_in_c_bits_address[0]), c_a_bits_a_mask_acc_2 | c_a_bits_a_mask_eq_2 & auto_in_c_bits_address[0], c_a_bits_a_mask_acc_2 | c_a_bits_a_mask_eq_2 & ~(auto_in_c_bits_address[0])} : 8'h0) | (muxStateEarly_1 ? auto_in_a_bits_mask : 8'h0);	// @[Arbiter.scala:118:30, Cat.scala:33:92, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_a_bits_data = (muxStateEarly_0 ? auto_in_c_bits_data : 64'h0) | (muxStateEarly_1 ? auto_in_a_bits_data : 64'h0);	// @[Arbiter.scala:118:30, Mux.scala:27:73, Nodes.scala:1215:84]
  assign auto_out_a_bits_corrupt = muxStateEarly_0 & auto_in_c_bits_corrupt | muxStateEarly_1 & auto_in_a_bits_corrupt;	// @[Arbiter.scala:118:30, Mux.scala:27:73]
  assign auto_out_d_ready = out_6_ready & (idle_1 | state_1_0);	// @[Arbiter.scala:89:28, :117:26, :122:24, :124:31, CacheCork.scala:128:34]
endmodule

