// Seed: 4154903592
module module_0;
  logic id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_2 (
    output wand id_0
    , id_35,
    input wand id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    input wand id_5,
    input tri id_6,
    input supply0 id_7,
    output wand id_8,
    output supply1 id_9,
    input wor id_10,
    output wand id_11,
    input supply0 id_12,
    input tri0 id_13,
    output supply0 id_14,
    output tri0 id_15,
    input wand id_16,
    input supply1 id_17,
    input uwire id_18,
    input tri0 id_19,
    input tri1 id_20,
    output tri id_21,
    input wand id_22,
    output wor id_23,
    output wire id_24,
    input wor id_25,
    output tri0 id_26,
    output uwire id_27,
    input wire id_28,
    input supply0 id_29,
    output wor id_30,
    input tri1 id_31,
    input supply1 id_32,
    input wire id_33
);
  module_0 modCall_1 ();
  assign id_26 = -1;
endmodule
