---
author: kevbroch
comments: false
date: 2012-07-25 23:18:11+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/1990s/hc05/
slug: hc05
title: "\n\t\t\t\tHC05 (1993)\t\t"
wordpress_id: 496
---


				

### General Information


<table style="width: 100%;" >
<tbody >
<tr >
HOT CHIPS 5 (1993)
</tr>
<tr >

<td width="20%" >**Date**
</td>

<td >August 8-10, 1993
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/1_Sun/HC05.schedule.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Organizing and Program Committees [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/1_Sun/HC05-committee.pdf)
</td>
</tr>
</tbody>
</table>


### 




### Tutorials


<table >
<tbody >
<tr >
Tutorials
Sunday, August 8, 1993
</tr>
<tr valign="top" >

<td >**Morning Tutorial**
8:30-12:00
</td>

<td >**Cache Memories Tutorial**
**Chair: **Alan J. Smith
</td>
</tr>
<tr valign="top" >

<td >**Afternoon Tutorial**
13:00-16:30
</td>

<td >**DRAM Choices for the 1990's**
**Chair: **Steven Przybylski
</td>
</tr>
</tbody>
</table>



### Conference Day One


<table >
<tbody >
<tr >
Session
Monday, August 9, 1993
</tr>
<tr valign="top" >

<td >**Opening Remarks**
08:45-9:00
</td>

<td >**General Chair: **John Hennessy [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/1_Sun/HC05.welcome.pdf)
**Program Co-Chairs: **Ruby Lee and Teresa Meng
</td>
</tr>
<tr valign="top" >

<td height="229" >**Session 1**
09:00-11:00
</td>

<td >**High lntegration**
**Chair: **Ruby Lee, Hewlett-Packard Co.
_DECchip 21066 - Alpha AXP Architecture Processor
for Low-Cost Applications_, Mark Rosenbluth, Digital Equipment Corp. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S1/HC05.1.1-Bose-DEC-Alpha.pdf)_ICE: A high-performance MIPS microprocessor for portables_, Barbara Zivkov, MIPS Technologies Inc. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S1/HC05.1.2-Zivkor-MIPS-R4200.pdf)

_Hummingbird: A Low-Cost Superscalar PA-RISC Processor_, Stephen R. Undy, et al, Hewlett-Packard Co. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S1/HC05.1.3-Undy-HP-Hummingbird.pdf)

_Optimized Pentium Processor 82430 PClset for High
Performance Local Bus Designs_, Dale Jorgensen, lntel Corp. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S1/HC05.1.4-Jorgensen-Intel-Pentium-82430.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
11:30-12:30
</td>

<td >**Portable Communications**
**Chair: **Teresa Meng, Stanford University
_An Integrated Solution to CT2 Digital Cordless Telephones_, David Norris, Alan Hendrickson, Advanced Micro Devices [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S2/HC05.2.1-AMD-Am79C410PhoX.pdf)_CDMA Mobile Station Modem ASIC_,Timothy Rueth, Qualcomm Incorporated [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S2/HC05.2.2-Hinderlinq--QUALCOMM-CDMA.pdf)
</td>
</tr>
<tr valign="top" >

<td >****12:30-2:00
</td>

<td >******Lunch**
</td>
</tr>
<tr valign="top" >

<td >**Session 3 **
2:00-3:30
</td>

<td >**Glowing Hot Chips**
**Chair: **John Mashey, Silicon Graphics, Inc._A 300MHz 115W 326 Bipolar ECL Microprocessor with On-chip Caches_, Norman P. Jouppi, et al, Digital Equipment Corp. Western Research Lab. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S3/HC05.3.1-Jouppi-DEC-BipolarECL.pdf)_The Aurora Project_, Mike Upton, Tom Huff, Trevor Mudge, Rich Brown, University of Michigan [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S3/HC05.3.2-Huff-UM-Aurora.pdf)

_MasPar MP-2 PE Chip: A Totally Cool Hot Chip_, Won Kim and Russ Tuck, MasPar Computer Corp. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S3/HC05.3.3-Kim-MasPar-MP2PE.pdf)
</td>
</tr>
<tr valign="top" >

<td height="155" >**Session 4 **
4:00-5:30
</td>

<td >**Graphics Processors**
**Chair: **Robert Garner, Sun Microsystems, Inc._A Single-Chip Workstation Graphics System_, Larry J. Thayer, Hewlett-Packard Co. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S4/HC05.4.1-Thayer-HP-Workstation.pdf)_Compact 30 Graphics Chip Set_, Michael Deering, Sun Microsystems [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S4/HC05.4.2-Deering-SUN-3DGraphics.pdf)

_A 200 Mpixel/sec Graphics Accelerator with
Multimedia Expansion_, Jacques Martinella, Weitek Corporation [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/2_Mon/HC05.S4/HC05.4.3-Chen-Weitek-GraphicsAccelerator.pdf)
</td>
</tr>
<tr >

<td >5:30-7:00
</td>

<td >**Reception Dinner**
</td>
</tr>
<tr >

<td >7:15-9:30
</td>

<td >**Evening Panel Session
Compelling Applications for Computing in the Year 2000
Moderator: David Liddle, Interval Research
Panelists: Paul Allen, Asymetrix;
Richard Rashid, Microsoft;
Forest Baskett, Silicon Graphics;
Wayne Rosing, First Person;
Gordon Bell, Consultant
**
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 10, 1993
</tr>
<tr valign="top" >

<td >**Session 5 **
09:00-10:30
</td>

<td >**Video Processors**
**Chair:  **Peter Ruetz, SiArc_A Single Chip Multistandard Video Codec_, Subroto Bose, Steve Purcell and Tony Chiang, C-Cube Microsystems [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S5/HC05.5.1-Bose-C-Cube-VideoCodec.pdf)

_The Multiprocessor Video Processor, MVP_, Karl Guttag, Texas Instruments [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S5/HC05.5.2-Guttag-TI-MVP.pdf)

_A Family of MPEG Video Encoder and Decoder Chips
Optimized for Consumer Applications_, Martin Bolton, SGS-Thomson Microelectronics, France [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S5/HC05.5.3-Bolton-SGS-Thomson-MPEG.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6**
11:00-12:00
</td>

<td >**Design Validation**
**Chair:  **Donald Alpert, lntel Corp._Pre-Silicon Validation of Pentium CPU_, Azam Barkatullah, Wern-Van Koe, Harish Nayak, Nazar Zaidi, lntel Corp. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S6/HC05.6.1-Koe-Intel-Pentium.pdf)_System Design Verification of the HP735 VLSl_, Gregory Burroughs and Alan Wiemann, Hewlett-Packard Co. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S6/HC05.6.2-Burroughs-HP-735VLSI.pdf)
</td>
</tr>
<tr >

<td >12:00-1:30
</td>

<td >**Lunch**
</td>
</tr>
<tr valign="top" >

<td >**Session 7 **
1:30-3:30
</td>

<td >**New Technology**
**Chair:  **Teresa Meng, Stanford University
_AMULET1 - An Asynchronous ARM Processor_, S. 8. Furber, University of Manchester, UK [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S7/HC05.7.1-Furber-Manchester-AMULET1.pdf)_Pushing The Limits of CMOS Technology: A Wave-Pipelined Multiplier_, Fabian Klass, Michael Flynn, and Ad J. Van de Goor Stanford University and Delft University [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S7/HC05.7.2-Klass-Stanford-WaveMultiplier.pdf)_A 40,000 Patternlsec Classification Coprocessor
with Learning Capability_, Chin Park, et al, lntel Corp. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S7/HC05.7.3-Park-Intel-PatternRecognition.pdf)

_Stanford Ultra Low Power CMOS_, Jim Burr, Stanford University [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S7/HC05.7.4-Burr-Stanford-UltraLowCMOS.pdf)

</td>
</tr>
<tr valign="top" >

<td >**Session 8 **
4:00-5:30
</td>

<td >**High Performance Processors**
**Chair:  **Alan J. Smith, University of California, Berkeley_A 120 MHz BiCMOS Superscalar PA-RlSC Processor_,  Kenji Matsubara, Hitachi, Ltd., Japan [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S8/HC05.8.1-Matsubara-Hitachi-HARP-1.pdf)
_
601 PowerPC Microprocessor_, Keith Diefendorff, Motorola, Inc. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S8/HC05.8.2-Diefendorff-Motorola-PowerPC601.pdf)
_
Silicon Graphics TFP Micro-Supercomputer Chipset_, Peter Yan-Tek Hsu, Silicon Graphics Computer Systems [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S8/HC05.8.3-Hsu-SGI-TFPChipset.pdf)
</td>
</tr>
<tr >

<td >5:30
</td>

<td >**Closing Remarks**
</td>
</tr>
</tbody>
</table>		
