<stg><name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %sext_ln71_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln71

]]></Node>
<StgValue><ssdm name="sext_ln71_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %add_ln62_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="7">
<![CDATA[
newFuncRoot:3 %sext_ln71_cast = sext i7 %sext_ln71_read

]]></Node>
<StgValue><ssdm name="sext_ln71_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %i_25 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln61 = icmp_ult  i5 %i_25, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 20, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln61 = add i5 %i_25, i5 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln61 = br i1 %icmp_ln61, void %.loopexit23.loopexit.exitStub, void %.split39

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="5">
<![CDATA[
.split39:0 %zext_ln62 = zext i5 %i_25

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split39:1 %add_ln62_1 = add i11 %add_ln62_read, i11 %zext_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="11">
<![CDATA[
.split39:2 %zext_ln62_1 = zext i11 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39:3 %dependency_successor_values_addr = getelementptr i8 %dependency_successor_values, i64 0, i64 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="dependency_successor_values_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="11">
<![CDATA[
.split39:5 %dependency_successor_values_load = load i11 %dependency_successor_values_addr

]]></Node>
<StgValue><ssdm name="dependency_successor_values_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:4 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_56

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="11">
<![CDATA[
.split39:5 %dependency_successor_values_load = load i11 %dependency_successor_values_addr

]]></Node>
<StgValue><ssdm name="dependency_successor_values_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split39:6 %icmp_ln62 = icmp_eq  i8 %dependency_successor_values_load, i8 %sext_ln71_cast

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split39:7 %br_ln62 = br i1 %icmp_ln62, void, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln61 = store i5 %add_ln61, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11">
<![CDATA[
.exitStub:0 %write_ln62 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %add_ln62_1_out, i11 %add_ln62_1

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %.loopexit23.loopexit.exitStub, i1 0, void %.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.loopexit23.loopexit.exitStub:0 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="add_ln62" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln62"/></StgValue>
</port>
<port id="47" name="sext_ln71" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln71"/></StgValue>
</port>
<port id="48" name="add_ln62_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln62_1_out"/></StgValue>
</port>
<port id="49" name="dependency_successor_values" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="dependency_successor_values"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="StgValue_50" to="i" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i7" to="sext_ln71_read" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="sext_ln71" to="sext_ln71_read" fromId="47" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i11" to="add_ln62_read" fromId="55" toId="8">
</dataflow>
<dataflow id="57" from="add_ln62" to="add_ln62_read" fromId="46" toId="8">
</dataflow>
<dataflow id="58" from="sext_ln71_read" to="sext_ln71_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="i" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="62" from="i" to="i_25" fromId="6" toId="12">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="63" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="13">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="72" from="p_str" to="specpipeline_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="i_25" to="icmp_ln61" fromId="12" toId="14">
</dataflow>
<dataflow id="75" from="StgValue_74" to="icmp_ln61" fromId="74" toId="14">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="empty" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="i_25" to="add_ln61" fromId="12" toId="16">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln61" fromId="85" toId="16">
</dataflow>
<dataflow id="87" from="icmp_ln61" to="br_ln61" fromId="14" toId="17">
</dataflow>
<dataflow id="88" from="i_25" to="zext_ln62" fromId="12" toId="18">
</dataflow>
<dataflow id="89" from="add_ln62_read" to="add_ln62_1" fromId="8" toId="19">
</dataflow>
<dataflow id="90" from="zext_ln62" to="add_ln62_1" fromId="18" toId="19">
</dataflow>
<dataflow id="91" from="add_ln62_1" to="zext_ln62_1" fromId="19" toId="20">
</dataflow>
<dataflow id="92" from="dependency_successor_values" to="dependency_successor_values_addr" fromId="49" toId="21">
</dataflow>
<dataflow id="94" from="StgValue_93" to="dependency_successor_values_addr" fromId="93" toId="21">
</dataflow>
<dataflow id="95" from="zext_ln62_1" to="dependency_successor_values_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="96" from="dependency_successor_values_addr" to="dependency_successor_values_load" fromId="21" toId="22">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopName" to="specloopname_ln60" fromId="97" toId="23">
</dataflow>
<dataflow id="100" from="empty_56" to="specloopname_ln60" fromId="99" toId="23">
</dataflow>
<dataflow id="101" from="dependency_successor_values_addr" to="dependency_successor_values_load" fromId="21" toId="24">
</dataflow>
<dataflow id="102" from="dependency_successor_values_load" to="icmp_ln62" fromId="24" toId="25">
</dataflow>
<dataflow id="103" from="sext_ln71_cast" to="icmp_ln62" fromId="9" toId="25">
</dataflow>
<dataflow id="104" from="icmp_ln62" to="br_ln62" fromId="25" toId="26">
</dataflow>
<dataflow id="105" from="add_ln61" to="store_ln61" fromId="16" toId="27">
</dataflow>
<dataflow id="106" from="i" to="store_ln61" fromId="6" toId="27">
</dataflow>
<dataflow id="108" from="_ssdm_op_Write.ap_auto.i11P0A" to="write_ln62" fromId="107" toId="29">
</dataflow>
<dataflow id="109" from="add_ln62_1_out" to="write_ln62" fromId="48" toId="29">
</dataflow>
<dataflow id="110" from="add_ln62_1" to="write_ln62" fromId="19" toId="29">
</dataflow>
<dataflow id="112" from="StgValue_111" to="UnifiedRetVal" fromId="111" toId="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln0" to="UnifiedRetVal" fromId="33" toId="31">
</dataflow>
<dataflow id="115" from="StgValue_114" to="UnifiedRetVal" fromId="114" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="br_ln0" to="UnifiedRetVal" fromId="30" toId="31">
</dataflow>
<dataflow id="117" from="UnifiedRetVal" to="ret_ln0" fromId="31" toId="32">
</dataflow>
<dataflow id="118" from="icmp_ln61" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="119" from="icmp_ln61" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="120" from="icmp_ln62" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="121" from="icmp_ln61" to="StgValue_4" fromId="14" toId="4">
</dataflow>
</dataflows>


</stg>
