Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/top_tb_isim_beh.exe -prj /home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/top_tb_beh.prj work.top_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/PWM_generator.v" into library work
Analyzing Verilog file "/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/clk_devider.v" into library work
Analyzing Verilog file "/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/PWM_LED_top.v" into library work
Analyzing Verilog file "/home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/top_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82932 KB
Fuse CPU Usage: 790 ms
Compiling module clk_devider
Compiling module PWM_generator
Compiling module PWM_LED_top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/caillot/Documents/Autres/Projets/FPGA/LED_PWM/top_tb_isim_beh.exe
Fuse Memory Usage: 1691692 KB
Fuse CPU Usage: 800 ms
GCC CPU Usage: 230 ms
