// Seed: 3428155583
module module_0;
  initial begin : LABEL_0
    id_1 <= "";
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  logic id_0,
    input  logic id_1,
    output wor   id_2,
    output logic id_3
);
  always @(1 or posedge id_1 or id_0 or negedge 1 or posedge 1) begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
  wire id_6;
  assign id_3 = id_0;
  id_7(
      1, 1 - 1
  );
endmodule
