// Seed: 2797879774
`define pp_2 0
module module_0 (
    output id_0,
    input logic id_1
);
  always @(posedge 1'h0) begin
    id_0 = #id_2 id_2;
    id_2 = id_2;
  end
  logic id_3;
  type_7(
      {id_1 == "", 1, 1}, 1'b0
  );
  logic id_4;
endmodule
