//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30033411
// Cuda compilation tools, release 11.4, V11.4.48
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_80
.address_size 64

	// .globl	_Z10testKernelPi

.visible .entry _Z10testKernelPi(
	.param .u64 _Z10testKernelPi_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd3, [_Z10testKernelPi_param_0];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32 	%p1, %r1, 0;
	@%p1 bra 	$L__BB0_4;

	add.s64 	%rd8, %rd3, 64;
	// begin inline asm
	ld.global.cg.b32 %r2, [%rd8];
	// end inline asm
	mov.u32 	%r3, -559038737;
	// begin inline asm
	st.global.cg.b32 [%rd8], %r3;
	// end inline asm
	// begin inline asm
	ld.global.cg.b32 %r4, [%rd8];
	// end inline asm
	// begin inline asm
	discard.global.L2 [%rd8], 128; membar.gl;
	// end inline asm
	bar.warp.sync 	-1;
	mov.u32 	%r5, 0;
	mov.u32 	%r11, %r5;
	mov.u32 	%r6, %r11;
	setp.gt.s32 	%p2, %r6, 9999;
	@%p2 bra 	$L__BB0_3;

$L__BB0_2:
	mov.u32 	%r7, %r11;
	add.s32 	%r8, %r7, 1;
	mov.u32 	%r11, %r8;
	mov.u32 	%r9, %r11;
	setp.lt.s32 	%p3, %r9, 10000;
	@%p3 bra 	$L__BB0_2;

$L__BB0_3:
	// begin inline asm
	ld.global.cg.b32 %r10, [%rd8];
	// end inline asm
	cvta.to.global.u64 	%rd10, %rd3;
	st.global.u32 	[%rd10], %r10;

$L__BB0_4:
	ret;

}

