library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use ieee.numeric_std.all;

entity loadRAM is 
port (
		RAM1: std_logic_vector(7 downto 0);
		RAM2: std_logic_vector(7 downto 0);
)