<!DOCTYPE html><html lang="en"><head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    
      
        <title>Laborat√≥rio - Bits e Processadores</title>
      
    
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Fira+Sans+Extra+Condensed:700|Oxygen+Mono|Source+Sans+Pro:700|Source+Serif+Pro&amp;display=swap">
    <link rel="stylesheet" href="../../assets/css/main.css">
    <script>
      // SETUP GLOBAL CONSTANTS
      var base_url = '../..';
      
      var telemetryEnabled = true;
      var backendUrl = "https://devlife-api.insper-comp.com.br/";
      var courseSlug = "26a bits";
      
      
      var dashboardEnabled = false;
      var tagTree = {};
      

      // SETUP PLUGIN
      window.initialized = false;
      if (!window.initializers) window.initializers = [];
      window.registerInitializer = (initialize) => {
        if (window.initialized) initialize();
        else window.initializers.push(initialize);
      };
    </script>
    <script type="text/x-mathjax-config">
      MathJax.Hub.Config({
        tex2jax: {
          inlineMath: [ ['$','$'], ["\\(","\\)"] ],
          processEscapes: true
        }
      });
    </script>
    <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <script src="https://unpkg.com/hyperscript.org"></script>
    <script src="https://unpkg.com/htmx.org@1.8.4"></script>
    <script src="https://cdn.jsdelivr.net/npm/chart.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/chartjs-adapter-date-fns/dist/chartjs-adapter-date-fns.bundle.min.js"></script>
    <script src="../../assets/js/main.js"></script>
    
    
  <link href="../../assets/stylesheets/glightbox.min.css" rel="stylesheet"><script src="../../assets/javascripts/glightbox.min.js"></script><style id="glightbox-style">
            html.glightbox-open { overflow: initial; height: 100%; }
            .gslide-title { margin-top: 0px; user-select: text; }
            .gslide-desc { color: #666; user-select: text; }
            .gslide-image img { background: white; }
        </style></head>
  <body>
    <div class="ah-main-container">
      <header class="ah-header">
        <button class="ah-menu-btn ah-button ah-button--borderless" aria-label="toggle menu">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512">
  <!--! Font Awesome Pro 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license (Commercial License) Copyright 2022 Fonticons, Inc. -->
  <path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"></path>
</svg>
        </button>
        <a href="../.." title="Bits e Processadores" class="ah-logo" aria-label="Bits e Processadores">
          Bits e Processadores
        </a>
        <div class="ah-header--right">
          
          
          
          <button id="resetHandoutButton">
            <span class="icon"><svg xmlns="http://www.w3.org/2000/svg" width="32" height="32" fill="currentColor" class="bi bi-trash3" viewBox="0 0 16 16">
  <path d="M6.5 1h3a.5.5 0 0 1 .5.5v1H6v-1a.5.5 0 0 1 .5-.5ZM11 2.5v-1A1.5 1.5 0 0 0 9.5 0h-3A1.5 1.5 0 0 0 5 1.5v1H2.506a.58.58 0 0 0-.01 0H1.5a.5.5 0 0 0 0 1h.538l.853 10.66A2 2 0 0 0 4.885 16h6.23a2 2 0 0 0 1.994-1.84l.853-10.66h.538a.5.5 0 0 0 0-1h-.995a.59.59 0 0 0-.01 0H11Zm1.958 1-.846 10.58a1 1 0 0 1-.997.92h-6.23a1 1 0 0 1-.997-.92L3.042 3.5h9.916Zm-7.487 1a.5.5 0 0 1 .528.47l.5 8.5a.5.5 0 0 1-.998.06L5 5.03a.5.5 0 0 1 .47-.53Zm5.058 0a.5.5 0 0 1 .47.53l-.5 8.5a.5.5 0 1 1-.998-.06l.5-8.5a.5.5 0 0 1 .528-.47ZM8 4.5a.5.5 0 0 1 .5.5v8.5a.5.5 0 0 1-1 0V5a.5.5 0 0 1 .5-.5Z"></path>
</svg></span>
          </button>
          

          
          <div id="user-menu" hx-get="https://devlife-api.insper-comp.com.br/user-menu" hx-trigger="load"> </div>
          
        </div>
      </header>
      <nav class="ah-navigation preload">
        <div class="ah-nav-container">
          <button class="ah-menu-btn ah-button ah-button--borderless close-menu" aria-label="close menu">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512">
  <!--! Font Awesome Pro 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license (Commercial License) Copyright 2022 Fonticons, Inc. -->
  <path d="M310.6 150.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0L160 210.7 54.6 105.4c-12.5-12.5-32.8-12.5-45.3 0s-12.5 32.8 0 45.3L114.7 256 9.4 361.4c-12.5 12.5-12.5 32.8 0 45.3s32.8 12.5 45.3 0L160 301.3 265.4 406.6c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L205.3 256 310.6 150.6z"></path>
</svg>
          </button>
          <ul class="ah-nav-body">
            
              
  <li class="ah-togglable-item">
    <span class="ah-togglable-handle">Home</span>
    <ul>
      
        
  
    <li>
      <a href="../..">index</a>
    </li>
  

      
    </ul>
  </li>

            
              
  
    <li>
      <a href="../../Sobre-Criterios-de-Avaliacao/">Crit√©rios de Avalia√ß√£o</a>
    </li>
  

            
              
  <li class="ah-togglable-item">
    <span class="ah-togglable-handle">Aula 1 - Vis√£o geral</span>
    <ul>
      
        
  
    <li>
      <a href="../intro-benchmark-lab/">Laborat√≥rio</a>
    </li>
  

      
    </ul>
  </li>

            
              
  <li class="ah-togglable-item">
    <span class="ah-togglable-handle">Aula 2 - √Ålgebra Booleana</span>
    <ul>
      
        
  
    <li>
      <a href="../../commum-content/teoria/Teoria-Algebra-Booleana/">Teoria</a>
    </li>
  

      
        
  
    <li>
      <a href="https://us.prairielearn.com/pl/course_instance/209305">Exerc√≠cios</a>
    </li>
  

      
    </ul>
  </li>

            
              
  <li class="ah-togglable-item">
    <span class="ah-togglable-handle">Aula 3 - Dados Digitais</span>
    <ul>
      
        
  
    <li>
      <a href="../../commum-content/teoria/Teoria-Dados/">Teoria</a>
    </li>
  

      
        
  
    <li>
      <a href="https://us.prairielearn.com/pl/course_instance/209305">Exerc√≠cios</a>
    </li>
  

      
        
  
    <li>
      <a href="../../commum-content/exercicios/Exercicio-Dados-2/">Exerc√≠cios Extra</a>
    </li>
  

      
    </ul>
  </li>

            
              
  <li class="ah-togglable-item">
    <span class="ah-togglable-handle">Aula 4 - Transistores</span>
    <ul>
      
        
  
    <li>
      <a href="../../commum-content/teoria/Teoria-RTL/">Teoria</a>
    </li>
  

      
        
  
    <li>
      <a href="../transistores-lab-1/">ƒπaborat√≥rio</a>
    </li>
  

      
        
  
    <li>
      <a href="https://us.prairielearn.com/pl/course_instance/209305">Exerc√≠cios</a>
    </li>
  

      
    </ul>
  </li>

            
              
  <li class="ah-togglable-item">
    <span class="ah-togglable-handle">Aula 5 - Aritm√©tica Bin√°ria</span>
    <ul>
      
        
  
    <li>
      <a href="../../commum-content/teoria/Teoria-Aritmetica-Binaria/">Teoria</a>
    </li>
  

      
        
  
    <li>
      <a href="https://us.prairielearn.com/pl/course_instance/209305">Exerc√≠cios</a>
    </li>
  

      
        
  
    <li>
      <a href="../../commum-content/exercicios/Exercicios-Aritmetica-Booleana/">Exerc√≠cios Extra</a>
    </li>
  

      
    </ul>
  </li>

            
              
  <li class="ah-togglable-item opened">
    <span class="ah-togglable-handle">Aula 6 - FPGA</span>
    <ul>
      
        
  
    <li>
      <a href="../../myhdl/basico/">Teoria</a>
    </li>
  

      
        
  

    <li class="active ah-togglable-item opened">
      <span class="ah-togglable-handle">Laborat√≥rio</span>
      <ul>
        
          
            
            
              <li class="ah-toc-item">
                <a href="#infra">Infra</a>
              </li>
            
              <li class="ah-toc-item">
                <a href="#praticando">Praticando</a>
              </li>
            
              <li class="ah-toc-item">
                <a href="#testando-no-hardware">Testando no hardware</a>
              </li>
            
              <li class="ah-toc-item">
                <a href="#praticando-parte-2">Praticando - parte 2</a>
              </li>
            
        
      </ul>
    </li>
  

      
    </ul>
  </li>

            
          </ul>
        </div>
      </nav>
      <main class="ah-content ah-typeset">
        
          <div class="ah-title-box">
            <ul class="ah-breadcrumbs">
              
                
                  
                    <li>Aula 6 - FPGA</li>
                  
                
                <li></li>
            </ul>
            
            
          </div>
          
            <section class="progress-section show">
<h1 id="lab-myhdl">Lab MyHDL</h1>
<table>
<thead>
<tr>
<th>Descritivo</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pontos: Pontos de HW!</td>
</tr>
<tr>
<td>Fazer em dupla!</td>
</tr>
<tr>
<td>Accessar pelo: <a class="ah-button" href="https://classroom.github.com/a/6CfJSQBq">Classroom</a></td>
</tr>
</tbody>
</table>
<div class="admonition info">
<p class="admonition-title">üí∞ Laborat√≥rio com pontos</p>
<p><mark>Realizar em dupla!</mark>. Para os dois ganharem os pontos todos devem acessar o classroom com a sua respectiva conta do github! Mesmo sendo em dupla, sugerimos para todos fazerem, pois esse tipo de exerc√≠cio vai ser cobrado em quiz.</p>
</div>
<div class="admonition exercise self-progress" data-slug="class/comb-lab-1/exercise_1" id="exercise_1_0">
<p class="admonition-title">Exercise</p>
<form class="exercise-form">
<p>Antes de seguir, leia a teoria desta aula.</p>
<div class="form-elements">
<input type="hidden" name="data" value="OK">
<input class="ah-button ah-button--primary" type="submit" name="Submit" value="Mark as done">
</div>
</form>
</div>
<p>Este laborat√≥rio √© introdut√≥rio para o desenvolvimento do projeto (<a href="/bits-e-proc/class/logiComb-Projeto"><code>L√≥gica-Combinacional</code></a>), onde iremos criar componentes de hardware que ser√£o os alicerces do nosso computador. Primeiro precisamos praticar um pouco de <code>MyHDL</code> e entender a ferramenta e o fluxo de compila√ß√£o, teste e como conseguimos executar o hardware em uma FPGA.</p>
<p><mark>Os laborat√≥rios s√£o individuais e possuem nota (atualizado para a nova vers√£o do curso)</mark>, cada laborat√≥rio contribui com um pouco dos pontos da avalia√ß√£o individual. Todos os laborat√≥rios devem ser realizados localmente e finalizados at√© o t√©rmino da aula.</p>
<h2 id="infra">Infra</h2>
<p>Agora iremos fazer todo o desenvolvimento da disciplina usando o codespaces:</p>
<ol>
<li>Crie o reposit√≥rio pelo link do <a href="https://classroom.github.com/a/6CfJSQBq">Classroom</a></li>
<li>Com o reposit√≥rio criado, clique em  <a href="">Code -&gt; Codespace</a><sup id="fnref:1"><a class="footnote-ref" href="#fn:1">1</a></sup></li>
<li>Aguarde carregar e abrir o <code>vscode</code> online</li>
<li>Trabalhe online</li>
</ol>
<div>
<iframe height="500" src="https://www.youtube.com/embed/u03nflB7V6o?autoplay=0" type="text/html" width="100%"></iframe>
</div>
<h3 id="pytest">pytest</h3>
<p>Bits e Processadores utiliza uma metodologia de desenvolvimento de projeto chamada de <strong>test driven development (TDD)</strong>, ou seja, para cada etapa do projeto teremos um teste associado a ele. Os testes podem ser do tipo unit√°rio e de integraƒá√£o. Para realizarmos os testes em python utilizaremos o m√≥dulo <code>pytest</code> e o plugin de dev-life (para fazer o report do progresso de voc√™s para o servidor).</p>
<p>Cada exerc√≠cio possui um arquivo com o prefixo <code>test_</code> que excita o componente que voc√™s ir√£o desenvolver e valida a sa√≠da esperada.</p>
<p>A seguir um exemplo do teste falhando e ent√£o solucionado e testado novamente:</p>
<script id="asciicast-DL3cuBQSgSgIyXdZK2LVBolgr" src="https://asciinema.org/a/DL3cuBQSgSgIyXdZK2LVBolgr.js" async></script>

<div class="admonition exercise self-progress" data-slug="class/comb-lab-1/exercise_2" id="exercise_2_0">
<p class="admonition-title">Exercise</p>
<form class="exercise-form">
<p>Execute no terminal <code>pytest -s -k exe1</code></p>
<p>O teste deve falhar pois n√£o foi implementado ainda.</p>
<p>Edite o arquivo <code>comb_modules.py</code> com a l√≥gica a seguir:</p>
<div class="highlight"><pre><span></span><code>def exe1():
<span class="gd">-    pass</span>
<span class="gi">+    q.next = a or (not b)</span>
</code></pre></div>
<p>Execute o <code>pytest -k exe1</code> novamente e note que o c√≥digo passa no teste.</p>
<div class="form-elements">
<input type="hidden" name="data" value="OK">
<input class="ah-button ah-button--primary" type="submit" name="Submit" value="Mark as done">
</div>
</form>
</div>
<div>
<div class="ah-progress-container"><button class="ah-button ah-button--primary progress" id="prog-0"> Progress </button></div>
</div>
</section>
<section class="progress-section">
<h2 id="praticando">Praticando</h2>
<p>Agora √© por sua conta, voc√™ deve descrever alguns circuitos l√≥gicos combinacionais bem simples em MyHDL. </p>
<div class="admonition exercise self-progress" data-slug="class/comb-lab-1/exercise_3" id="exercise_3_0">
<p class="admonition-title">üí∞ 1 ponto - at√© o final da aula</p>
<form class="exercise-form">
<p>Para cada exerc√≠cio implemente a solu√ß√£o no arquivo <code>comb_modules.py</code> e teste com <code>pytest</code>. A descri√ß√£o do exerc√≠cio est√° no pr√≥prio m√≥dulo.</p>
<ul>
<li><code>pytest -s -k exe2</code></li>
<li><code>pytest -s -k exe3</code></li>
</ul>
<div class="form-elements">
<input type="hidden" name="data" value="OK">
<input class="ah-button ah-button--primary" type="submit" name="Submit" value="Mark as done">
</div>
</form>
</div>
<h2 id="testando-no-hardware">Testando no hardware</h2>
<p>Faƒáa o download do programa que facilita a programac√£o da FPGA (desenvolvido internamente pelo Eduardo Marossi):</p>
<ul>
<li><a href="https://github.com/Insper/fpgaloader/releases">https://github.com/Insper/fpgaloader/releases</a></li>
</ul>
<p>E com a FPGA plugada no computador execute o programa.</p>
<div class="admonition warning">
<p class="admonition-title">Usu√°rios Windows</p>
<p>Voc√™s v√£o precisar baixar tamb√©m o programa Zadig (est√° tamb√©m no github, em releases). Executem o Zadig, e pluguem a placa, dever√° aparecer "USB Blaster II", escolha o driver "libusb-K" conforme a imagem e clique em "Install Driver". Em seguida pode prosseguir abrindo o programa "fpgaloader"</p>
</div>
<p><a class="glightbox" data-type="image" data-width="auto" data-height="auto" href="figs/windowsZadig.png" data-desc-position="bottom"><img alt="" src="figs/windowsZadig.png"></a></p>
<div class="admonition warning">
<p class="admonition-title">Usu√°rios macOS (M1/M2 ou Intel)</p>
<p>Baixem a vers√£o apropriada para o seu macOS, se voc√™ tem M1 ou M2 baixe a vers√£o aarch64. Caso seja Intel baixe a vers√£o x86_64. Descompacte e arraste o aplicativo fpgaloader para pasta Applications no seu macOS. Para abrir a primeira vez, ser√° necess√°rio clicar com o bot√£o direito do mouse em cima do execut√°vel, e clicar em "Abrir".</p>
</div>
<p><a class="glightbox" data-type="image" data-width="auto" data-height="auto" href="figs/macosOpen.png" data-desc-position="bottom"><img alt="" src="figs/macosOpen.png"></a></p>
<div class="admonition warning">
<p class="admonition-title">Usu√°rios Linux</p>
<p>Executem o comando com <code>sudo</code> por conta do acesso ao USB.</p>
</div>
<h3 id="executando-na-fpga">Executando na FPGA</h3>
<div>
<iframe height="500" src="https://www.youtube.com/embed/KVWXYP08llg?autoplay=0" type="text/html" width="100%"></iframe>
</div>
<p>Agora vamos entender como conseguimos usar o nosso hardware descrito em <code>MyHDL</code> em um hardware real (FPGA), para isso temos que primeiro converter o <code>MyHDL</code> para <code>VHDL</code> e ent√£o usar a ferramenta da Intel (Quartus) para <strong>sinterizar</strong> o nosso hardware. Depois disso temos que programar a FPGA, a seguir temos uma vis√£o simplificada do fluxo:</p>
<div class="highlight"><pre><span></span><code>   toplevel.py   ---&gt; toplevel.v ---&gt; yosys ---&gt; .rbf ---&gt; FPGA
       ^                                  
       |                                   
    componente.py                        
</code></pre></div>
<p>Notem que agora o nosso m√≥dulo precisa ler e acionar pinos (interface com o mundo externo), normalmente a √∫ltima camada de um projeto de hardware (aquela que realmente acessa os pinos) √© chamada de toplevel. Os pinos dessa camada possuem nomes fixos, por isso temos que mapear os pinos do HW para os sinais do nosso m√≥dulo. Nessa primeira etapa iremos utilizar os seguintes componentes da nossa placa:</p>
<p><a class="glightbox" data-type="image" data-width="auto" data-height="auto" href="../figs/logComb-new/toplevel.png" data-desc-position="bottom"><img alt="" src="../figs/logComb-new/toplevel.png"></a></p>
<p>Onde:</p>
<ul>
<li><code>LED</code>: 10 leds que acendem com l√≥gica <code>1</code></li>
<li><code>Push Buttons</code>: 4 bot√µes que quando apertados fornecem l√≥gica <code>0</code></li>
<li><code>Slide Switchs</code>: 10 Slides que quando acionados forcem l√≥gica <code>1</code></li>
<li><code>HEX Displays</code>: 6 displays de 7 segmentos (anodo comum)</li>
</ul>
<h3 id="gerando-toplevelvhd">Gerando <code>toplevel.vhd</code></h3>
<p>O programa <code>toplevel.py</code> faz o mapeamento do componente para os pinos da FPGA e gera o arquivo <code>toplevel.vhd</code> que ser√° utilizado pelo Quartus para gerar o arquivo bin√°rio que ir√° ser programado na FPGA, a ideia desse m√≥dulo √© mapear os sinais do componente para nomes e tamanhos fixos que ser√£o utilizados pelo programa.</p>
<div class="highlight"><span class="filename">toplevel.py</span><pre><span></span><code><span class="nd">@block</span>
<span class="k">def</span> <span class="nf">toplevel</span><span class="p">(</span><span class="n">LEDR</span><span class="p">,</span> <span class="n">SW</span><span class="p">,</span> <span class="n">KEY</span><span class="p">,</span> <span class="n">HEX0</span><span class="p">,</span> <span class="n">HEX1</span><span class="p">,</span> <span class="n">HEX2</span><span class="p">,</span> <span class="n">HEX3</span><span class="p">,</span> <span class="n">HEX4</span><span class="p">,</span> <span class="n">HEX5</span><span class="p">,</span> <span class="n">CLOCK_50</span><span class="p">,</span> <span class="n">RESET_N</span><span class="p">):</span>
    <span class="o">...</span>

    <span class="n">ic1</span> <span class="o">=</span> <span class="n">exe4</span><span class="p">(</span><span class="n">ledr_s</span><span class="p">,</span> <span class="n">SW</span><span class="p">)</span>

    <span class="o">...</span>

<span class="c1"># pinos</span>
<span class="n">LEDR</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">10</span><span class="p">:])</span> <span class="c1"># (1)</span>
<span class="n">SW</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">10</span><span class="p">:])</span>
<span class="n">KEY</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">4</span><span class="p">:])</span>
<span class="n">HEX0</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">1</span><span class="p">)[</span><span class="mi">7</span><span class="p">:])</span>
<span class="n">HEX1</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">1</span><span class="p">)[</span><span class="mi">7</span><span class="p">:])</span>
<span class="n">HEX2</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">1</span><span class="p">)[</span><span class="mi">7</span><span class="p">:])</span>
<span class="n">HEX3</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">1</span><span class="p">)[</span><span class="mi">7</span><span class="p">:])</span>
<span class="n">HEX4</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">1</span><span class="p">)[</span><span class="mi">7</span><span class="p">:])</span>
<span class="n">HEX5</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">1</span><span class="p">)[</span><span class="mi">7</span><span class="p">:])</span>

<span class="c1"># instance e generate vhd</span>
<span class="n">top</span> <span class="o">=</span> <span class="n">toplevel</span><span class="p">(</span><span class="n">LEDR</span><span class="p">,</span> <span class="n">SW</span><span class="p">,</span> <span class="n">KEY</span><span class="p">,</span> <span class="n">HEX0</span><span class="p">,</span> <span class="n">HEX1</span><span class="p">,</span> <span class="n">HEX2</span><span class="p">,</span> <span class="n">HEX3</span><span class="p">,</span> <span class="n">HEX4</span><span class="p">,</span> <span class="n">HEX5</span><span class="p">)</span>
<span class="n">top</span><span class="o">.</span><span class="n">convert</span><span class="p">(</span><span class="n">hdl</span><span class="o">=</span><span class="s2">"verilog"</span><span class="p">)</span> <span class="c1">#</span>
</code></pre></div>
<p>Notem que os sinais criados s√£o do tipo <code>Signal(intbv(0)[X:])</code>, isso indica que estamos manipulando um vetor de bits de tamanho <strong>X</strong>, no caso do LED, indicamos que o vetor √© do tamanho 10, e no caso das KEY de tamanho 4. Com isso, podemos dentro do componente acessar individualmente cada um dos elementos do vetor:</p>
<div class="highlight"><span class="filename">comb_modules.py</span><pre><span></span><code><span class="nd">@block</span>
<span class="k">def</span> <span class="nf">exe4</span><span class="p">(</span><span class="n">led</span><span class="p">,</span> <span class="n">sw</span><span class="p">):</span>
   <span class="nd">@always_comb</span>
   <span class="k">def</span> <span class="nf">comb</span><span class="p">():</span>
       <span class="n">led</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">sw</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="ow">and</span> <span class="p">(</span><span class="ow">not</span> <span class="n">sw</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>

<span class="k">return</span> <span class="n">instances</span><span class="p">()</span>
</code></pre></div>
<div class="admonition info">
<p class="admonition-title">Info</p>
<p>Notem que o <code>componente</code> recebe como argumentos os <code>ledr_s</code> e as chaves <code>SW</code> da FPGA e implementa a l√≥gica <code>sw[0] and (not sw[1])</code>.</p>
</div>
<h3 id="gerando-rbf">Gerando <code>.rbf</code></h3>
<p>O processo de gerar um hardware que posso ser executado na FPGA √© complexo e at√© pouco tempo n√£o existiam ferramentas opensource que fazem isso. Iremos utilizar uma s√©rie de softwares opensource que realizam a s√≠ntese do nosso projeto para algo que possa ser programado na FPGA.</p>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<p>O processo √© demorado para quem est√° acostumado a apenas programar em python, a gerac√£o do arquivo pode demorar um pouco mais.</p>
</div>
<div class="admonition exercise self-progress" data-slug="class/comb-lab-1/exercise_4" id="exercise_4_0">
<p class="admonition-title">Exercise</p>
<form class="exercise-form">
<p>Na raiz do reposit√≥rio execute:</p>
<ol>
<li><code>make toplevel.rbf</code></li>
<li>Aguardem compilar</li>
<li>Verifiquem que um novo arquivo <code>toplevel.rbf</code> foi gerado</li>
</ol>
<div class="form-elements">
<input type="hidden" name="data" value="OK">
<input class="ah-button ah-button--primary" type="submit" name="Submit" value="Mark as done">
</div>
</form>
</div>
<h3 id="programando-fpga">Programando FPGA</h3>
<p>Agora com a FPGA plugada no computador podemos programar, para isso basta abrir o programa <code>fpgaloader</code> e arrastar o arquivo <code>toplevel.rbf</code> para o programa. </p>
<div class="admonition exercise self-progress" data-slug="class/comb-lab-1/exercise_5" id="exercise_5_0">
<p class="admonition-title">Exercise</p>
<form class="exercise-form">
<ol>
<li>Gere o <code>toplevel.rbf</code></li>
<li>Faƒáa o download do arquivo</li>
<li>Usando o <code>fpgaLoader</code> programe a FPGA</li>
<li>Mexa nas chaves 0 e 1 e notem o LED 0 obedece a equacao <code>sw0 and (not sw1)</code></li>
</ol>
<div class="form-elements">
<input type="hidden" name="data" value="OK">
<input class="ah-button ah-button--primary" type="submit" name="Submit" value="Mark as done">
</div>
</form>
</div>
<h2 id="praticando-parte-2">Praticando - parte 2</h2>
<p>Vamos praticar um pouco mais, agora usando a FPGA. Para cada um dos m√≥dulos a seguir, implemente o MyHDL e ent√£o execute na FPGA.</p>
<div class="admonition exercise self-progress" data-slug="class/comb-lab-1/exercise_6" id="exercise_6_0">
<p class="admonition-title">Exercise</p>
<form class="exercise-form">
<ul>
<li>Modulo: <code>exe5</code></li>
</ul>
<p>Tarefa: </p>
<ol>
<li>Implementar o m√≥dulo</li>
<li>Edite o <code>toplevel</code> para incluir o <code>exe5</code></li>
<li>Compile o verilog<ul>
<li><code>make toplevel.rbf</code></li>
</ul>
</li>
<li>Programe a FPGA </li>
<li>Valide </li>
</ol>
<p>Dica: </p>
<p>Voc√™ n√£o pode ler uma sa√≠da <code>led[1].next = not led[0]</code>, para isso criei uma vari√°vel auxiliar:</p>
<div class="highlight"><pre><span></span><code><span class="n">led0</span> <span class="o">=</span> <span class="n">sw</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
<span class="n">leds</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">led0</span>
<span class="n">leds</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="ow">not</span> <span class="n">led0</span>
</code></pre></div>
<div class="form-elements">
<input type="hidden" name="data" value="OK">
<input class="ah-button ah-button--primary" type="submit" name="Submit" value="Mark as done">
</div>
</form>
</div>
<div class="admonition exercise self-progress" data-slug="class/comb-lab-1/exercise_7" id="exercise_7_0">
<p class="admonition-title">üí∞ 2 pontos</p>
<form class="exercise-form">
<ul>
<li>Modulo: <code>sw2hex</code></li>
</ul>
<p>Modifique o <code>toplevel.py</code> adicionando o m√≥dulo novo para acionar o <code>HEX0</code> controlado pelo <code>sw2hex</code>:</p>
<div class="highlight"><pre><span></span><code>ic1 = exe5(ledr_s, SW)
<span class="gi">+ic2 = sw2hex(HEX0, SW)</span>
</code></pre></div>
<p>Isso far√° com que o m√≥dulo <code>sw2hex</code> controle os pinos do display de 7 segmentos que temos na FPGA, voc√™ deve mudar o valor das chaves e observar se o display exibe o valor correto (as chaves da FPGA v√£o ser tratadas como um valor bin√°rio).</p>
<ol>
<li>Valide na FPGA, seguindo todos os passo anteriores.</li>
<li>Agora termine de implementar o m√≥dulo</li>
</ol>
<div class="form-elements">
<input type="hidden" name="data" value="OK">
<input class="ah-button ah-button--primary" type="submit" name="Submit" value="Mark as done">
</div>
</form>
</div>


<div class="footnote">
<hr>
<ol>
<li id="fn:1">
<p><a class="glightbox" data-type="image" data-width="auto" data-height="auto" href="../figs/codespace.png" data-desc-position="bottom"><img alt="" src="../figs/codespace.png"></a>&nbsp;<a class="footnote-backref" href="#fnref:1" title="Jump back to footnote 1 in the text">‚Ü©</a></p>
</li>
</ol>
</div>
</section>
          
        
      </main>
      <footer class="ah-footer ah-typeset">
        <div class="ah-footer-nav">
          
            <a href="../../myhdl/basico/" class="ah-prev" title="Teoria">
              <span class="nav-label">Previous</span>
              <span class="nav-title">Teoria</span>
            </a>
          
          
        </div>
      </footer>
    </div>
    
      <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    
  
<script id="init-glightbox">const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});
</script></body></html>