{"auto_keywords": [{"score": 0.04028465982960715, "phrase": "pcm"}, {"score": 0.00481495049065317, "phrase": "phase-change_technology"}, {"score": 0.004440277230269978, "phrase": "main_memory._phase-change_memory"}, {"score": 0.004028796143006953, "phrase": "main_memories"}, {"score": 0.0037150687722055727, "phrase": "higher_access_latencies"}, {"score": 0.0035386420095120706, "phrase": "higher_power_costs"}, {"score": 0.0026423134393535265, "phrase": "buffer_sizing"}, {"score": 0.0021049977753042253, "phrase": "pcm_a_viable_dram_alternative"}], "paper_keywords": [""], "paper_abstract": "Phase-change memory may enable continued scaling of main memories, but PCM has higher access latencies, incurs higher power costs, and wears out more quickly than dram this article discusses how to mitigate these limitations through buffer sizing, row caching. Write reduction, and wear leveling, to make PCM a viable dram alternative for scalable main memories.", "paper_title": "PHASE-CHANGE TECHNOLOGY AND THE FUTURE OF MAIN MEMORY", "paper_id": "WOS:000275020900015"}