--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98846 paths analyzed, 943 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.310ns.
--------------------------------------------------------------------------------
Slack:                  8.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:          alu/result/ram_0_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.149ns (Levels of Logic = 13)
  Clock Path Skew:      -0.126ns (0.590 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd3_3
                                                       alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B5      net (fanout=3)        1.401   alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.DMUX    Tcind                 0.320   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.C5      net (fanout=1)        0.966   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data71
                                                       alu/result/ram_0_15
    -------------------------------------------------  ---------------------------
    Total                                     11.149ns (3.736ns logic, 7.413ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  8.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.066ns (Levels of Logic = 10)
  Clock Path Skew:      -0.118ns (0.598 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd3_3
                                                       alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B5      net (fanout=3)        1.401   alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.CMUX    Topac                 0.633   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X17Y35.B2      net (fanout=1)        1.284   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[2]
    SLICE_X17Y35.CLK     Tas                   0.373   alu/result/ram_0[3]
                                                       alu/Mmux_M_result_write_data91
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     11.066ns (3.423ns logic, 7.643ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  8.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd2_1 (FF)
  Destination:          alu/result/ram_0_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.006ns (Levels of Logic = 13)
  Clock Path Skew:      -0.096ns (0.590 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd2_1 to alu/result/ram_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd2_3
                                                       alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B4      net (fanout=3)        1.163   alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.DMUX    Tcind                 0.320   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.C5      net (fanout=1)        0.966   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data71
                                                       alu/result/ram_0_15
    -------------------------------------------------  ---------------------------
    Total                                     11.006ns (3.831ns logic, 7.175ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  8.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd1 (FF)
  Destination:          alu/result/ram_0_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.041ns (Levels of Logic = 12)
  Clock Path Skew:      -0.059ns (0.590 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd1 to alu/result/ram_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C3      net (fanout=60)       2.136   alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.DMUX    Tcind                 0.320   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.C5      net (fanout=1)        0.966   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data71
                                                       alu/result/ram_0_15
    -------------------------------------------------  ---------------------------
    Total                                     11.041ns (3.547ns logic, 7.494ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  8.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:          alu/result/ram_0_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.969ns (Levels of Logic = 12)
  Clock Path Skew:      -0.122ns (0.594 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd3_3
                                                       alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B5      net (fanout=3)        1.401   alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.AMUX    Tcina                 0.220   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y37.B1      net (fanout=1)        0.982   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[8]
    SLICE_X16Y37.CLK     Tas                   0.339   alu/result/ram_0[9]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_8
    -------------------------------------------------  ---------------------------
    Total                                     10.969ns (3.543ns logic, 7.426ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  8.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:          alu/result/ram_0_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.946ns (Levels of Logic = 13)
  Clock Path Skew:      -0.126ns (0.590 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd3_3
                                                       alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B5      net (fanout=3)        1.401   alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.CMUX    Tcinc                 0.279   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.A2      net (fanout=1)        0.804   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[14]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data61
                                                       alu/result/ram_0_14
    -------------------------------------------------  ---------------------------
    Total                                     10.946ns (3.695ns logic, 7.251ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  8.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd2_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.923ns (Levels of Logic = 10)
  Clock Path Skew:      -0.088ns (0.598 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd2_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd2_3
                                                       alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B4      net (fanout=3)        1.163   alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.CMUX    Topac                 0.633   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X17Y35.B2      net (fanout=1)        1.284   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[2]
    SLICE_X17Y35.CLK     Tas                   0.373   alu/result/ram_0[3]
                                                       alu/Mmux_M_result_write_data91
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.923ns (3.518ns logic, 7.405ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  8.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.958ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.598 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C3      net (fanout=60)       2.136   alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.CMUX    Topac                 0.633   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X17Y35.B2      net (fanout=1)        1.284   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[2]
    SLICE_X17Y35.CLK     Tas                   0.373   alu/result/ram_0[3]
                                                       alu/Mmux_M_result_write_data91
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.958ns (3.234ns logic, 7.724ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  8.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:          alu/result/ram_0_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.846ns (Levels of Logic = 13)
  Clock Path Skew:      -0.125ns (0.591 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd3_3
                                                       alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B5      net (fanout=3)        1.401   alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.AMUX    Tcina                 0.220   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X17Y41.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[12]
    SLICE_X17Y41.CLK     Tas                   0.373   alu/result/ram_0[13]
                                                       alu/Mmux_M_result_write_data41
                                                       alu/result/ram_0_12
    -------------------------------------------------  ---------------------------
    Total                                     10.846ns (3.670ns logic, 7.176ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  9.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:          alu/result/ram_0_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.834ns (Levels of Logic = 12)
  Clock Path Skew:      -0.122ns (0.594 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd3_3
                                                       alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B5      net (fanout=3)        1.401   alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.BMUX    Tcinb                 0.310   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y37.D4      net (fanout=1)        0.757   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[9]
    SLICE_X16Y37.CLK     Tas                   0.339   alu/result/ram_0[9]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_9
    -------------------------------------------------  ---------------------------
    Total                                     10.834ns (3.633ns logic, 7.201ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  9.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd2_1 (FF)
  Destination:          alu/result/ram_0_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.826ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (0.594 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd2_1 to alu/result/ram_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd2_3
                                                       alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B4      net (fanout=3)        1.163   alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.AMUX    Tcina                 0.220   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y37.B1      net (fanout=1)        0.982   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[8]
    SLICE_X16Y37.CLK     Tas                   0.339   alu/result/ram_0[9]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_8
    -------------------------------------------------  ---------------------------
    Total                                     10.826ns (3.638ns logic, 7.188ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  9.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd1 (FF)
  Destination:          alu/result/ram_0_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.861ns (Levels of Logic = 11)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd1 to alu/result/ram_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C3      net (fanout=60)       2.136   alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.AMUX    Tcina                 0.220   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y37.B1      net (fanout=1)        0.982   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[8]
    SLICE_X16Y37.CLK     Tas                   0.339   alu/result/ram_0[9]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_8
    -------------------------------------------------  ---------------------------
    Total                                     10.861ns (3.354ns logic, 7.507ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  9.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.810ns (Levels of Logic = 13)
  Clock Path Skew:      -0.096ns (0.590 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_3
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y48.B1      net (fanout=3)        1.062   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.DMUX    Tcind                 0.320   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.C5      net (fanout=1)        0.966   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data71
                                                       alu/result/ram_0_15
    -------------------------------------------------  ---------------------------
    Total                                     10.810ns (3.736ns logic, 7.074ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  9.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd2_1 (FF)
  Destination:          alu/result/ram_0_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.803ns (Levels of Logic = 13)
  Clock Path Skew:      -0.096ns (0.590 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd2_1 to alu/result/ram_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd2_3
                                                       alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B4      net (fanout=3)        1.163   alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.CMUX    Tcinc                 0.279   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.A2      net (fanout=1)        0.804   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[14]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data61
                                                       alu/result/ram_0_14
    -------------------------------------------------  ---------------------------
    Total                                     10.803ns (3.790ns logic, 7.013ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  9.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd1 (FF)
  Destination:          alu/result/ram_0_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.838ns (Levels of Logic = 12)
  Clock Path Skew:      -0.059ns (0.590 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd1 to alu/result/ram_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C3      net (fanout=60)       2.136   alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.CMUX    Tcinc                 0.279   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.A2      net (fanout=1)        0.804   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[14]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data61
                                                       alu/result/ram_0_14
    -------------------------------------------------  ---------------------------
    Total                                     10.838ns (3.506ns logic, 7.332ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  9.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:          alu/result/ram_0_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.766ns (Levels of Logic = 10)
  Clock Path Skew:      -0.118ns (0.598 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd3_3
                                                       alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B5      net (fanout=3)        1.401   alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.DMUX    Topad                 0.667   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X17Y35.D2      net (fanout=1)        0.950   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[3]
    SLICE_X17Y35.CLK     Tas                   0.373   alu/result/ram_0[3]
                                                       alu/Mmux_M_result_write_data101
                                                       alu/result/ram_0_3
    -------------------------------------------------  ---------------------------
    Total                                     10.766ns (3.457ns logic, 7.309ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  9.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd3 (FF)
  Destination:          alu/result/ram_0_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.789ns (Levels of Logic = 12)
  Clock Path Skew:      -0.059ns (0.590 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd3 to alu/result/ram_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.DQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd3
    SLICE_X17Y50.C6      net (fanout=58)       1.884   alu/M_autostate_q_FSM_FFd3
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.DMUX    Tcind                 0.320   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.C5      net (fanout=1)        0.966   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data71
                                                       alu/result/ram_0_15
    -------------------------------------------------  ---------------------------
    Total                                     10.789ns (3.547ns logic, 7.242ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  9.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.727ns (Levels of Logic = 10)
  Clock Path Skew:      -0.088ns (0.598 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_3
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y48.B1      net (fanout=3)        1.062   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.CMUX    Topac                 0.633   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X17Y35.B2      net (fanout=1)        1.284   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[2]
    SLICE_X17Y35.CLK     Tas                   0.373   alu/result/ram_0[3]
                                                       alu/Mmux_M_result_write_data91
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.727ns (3.423ns logic, 7.304ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  9.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd2_1 (FF)
  Destination:          alu/result/ram_0_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.703ns (Levels of Logic = 13)
  Clock Path Skew:      -0.095ns (0.591 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd2_1 to alu/result/ram_0_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd2_3
                                                       alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B4      net (fanout=3)        1.163   alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.AMUX    Tcina                 0.220   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X17Y41.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[12]
    SLICE_X17Y41.CLK     Tas                   0.373   alu/result/ram_0[13]
                                                       alu/Mmux_M_result_write_data41
                                                       alu/result/ram_0_12
    -------------------------------------------------  ---------------------------
    Total                                     10.703ns (3.765ns logic, 6.938ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  9.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd1 (FF)
  Destination:          alu/result/ram_0_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.738ns (Levels of Logic = 12)
  Clock Path Skew:      -0.058ns (0.591 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd1 to alu/result/ram_0_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C3      net (fanout=60)       2.136   alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.AMUX    Tcina                 0.220   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X17Y41.B1      net (fanout=1)        0.729   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[12]
    SLICE_X17Y41.CLK     Tas                   0.373   alu/result/ram_0[13]
                                                       alu/Mmux_M_result_write_data41
                                                       alu/result/ram_0_12
    -------------------------------------------------  ---------------------------
    Total                                     10.738ns (3.481ns logic, 7.257ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  9.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:          alu/result/ram_0_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.666ns (Levels of Logic = 12)
  Clock Path Skew:      -0.126ns (0.590 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd3_3
                                                       alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B5      net (fanout=3)        1.401   alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.DMUX    Tcind                 0.320   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X17Y44.B1      net (fanout=2)        1.682   alu/M_adder_out[11]
    SLICE_X17Y44.B       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>5
    SLICE_X17Y44.A6      net (fanout=1)        0.414   alu/M_fsm_controller_q_M_alu_out<0>4
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.DMUX    Tcind                 0.320   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.C5      net (fanout=1)        0.966   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data71
                                                       alu/result/ram_0_15
    -------------------------------------------------  ---------------------------
    Total                                     10.666ns (3.648ns logic, 7.018ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  9.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd2_1 (FF)
  Destination:          alu/result/ram_0_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.691ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (0.594 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd2_1 to alu/result/ram_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd2_3
                                                       alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B4      net (fanout=3)        1.163   alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.BMUX    Tcinb                 0.310   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y37.D4      net (fanout=1)        0.757   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[9]
    SLICE_X16Y37.CLK     Tas                   0.339   alu/result/ram_0[9]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_9
    -------------------------------------------------  ---------------------------
    Total                                     10.691ns (3.728ns logic, 6.963ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  9.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd1 (FF)
  Destination:          alu/result/ram_0_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.726ns (Levels of Logic = 11)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd1 to alu/result/ram_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C3      net (fanout=60)       2.136   alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.BMUX    Tcinb                 0.310   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y37.D4      net (fanout=1)        0.757   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[9]
    SLICE_X16Y37.CLK     Tas                   0.339   alu/result/ram_0[9]
                                                       alu/Mmux_M_result_write_data161
                                                       alu/result/ram_0_9
    -------------------------------------------------  ---------------------------
    Total                                     10.726ns (3.444ns logic, 7.282ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  9.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd3 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.706ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.598 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd3 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.DQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd3
    SLICE_X17Y50.C6      net (fanout=58)       1.884   alu/M_autostate_q_FSM_FFd3
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.CMUX    Topac                 0.633   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X17Y35.B2      net (fanout=1)        1.284   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[2]
    SLICE_X17Y35.CLK     Tas                   0.373   alu/result/ram_0[3]
                                                       alu/Mmux_M_result_write_data91
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.706ns (3.234ns logic, 7.472ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  9.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.630ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (0.594 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_3
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y48.B1      net (fanout=3)        1.062   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.AMUX    Tcina                 0.220   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y37.B1      net (fanout=1)        0.982   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[8]
    SLICE_X16Y37.CLK     Tas                   0.339   alu/result/ram_0[9]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_8
    -------------------------------------------------  ---------------------------
    Total                                     10.630ns (3.543ns logic, 7.087ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  9.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd2_1 (FF)
  Destination:          alu/result/ram_0_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.623ns (Levels of Logic = 10)
  Clock Path Skew:      -0.088ns (0.598 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd2_1 to alu/result/ram_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd2_3
                                                       alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B4      net (fanout=3)        1.163   alu/M_fsm_controller_q_FSM_FFd2_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.DMUX    Topad                 0.667   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X17Y35.D2      net (fanout=1)        0.950   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[3]
    SLICE_X17Y35.CLK     Tas                   0.373   alu/result/ram_0[3]
                                                       alu/Mmux_M_result_write_data101
                                                       alu/result/ram_0_3
    -------------------------------------------------  ---------------------------
    Total                                     10.623ns (3.552ns logic, 7.071ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  9.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd1 (FF)
  Destination:          alu/result/ram_0_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.658ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.598 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd1 to alu/result/ram_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C3      net (fanout=60)       2.136   alu/M_autostate_q_FSM_FFd1
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.DMUX    Topad                 0.667   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X17Y35.D2      net (fanout=1)        0.950   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[3]
    SLICE_X17Y35.CLK     Tas                   0.373   alu/result/ram_0[3]
                                                       alu/Mmux_M_result_write_data101
                                                       alu/result/ram_0_3
    -------------------------------------------------  ---------------------------
    Total                                     10.658ns (3.268ns logic, 7.390ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  9.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.607ns (Levels of Logic = 13)
  Clock Path Skew:      -0.096ns (0.590 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_3
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y48.B1      net (fanout=3)        1.062   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y41.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
    SLICE_X16Y41.CMUX    Tcinc                 0.279   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[15]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15>
    SLICE_X12Y41.A2      net (fanout=1)        0.804   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[14]
    SLICE_X12Y41.CLK     Tas                   0.339   alu/result/ram_0[15]
                                                       alu/Mmux_M_result_write_data61
                                                       alu/result/ram_0_14
    -------------------------------------------------  ---------------------------
    Total                                     10.607ns (3.695ns logic, 6.912ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  9.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:          alu/result/ram_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.583ns (Levels of Logic = 9)
  Clock Path Skew:      -0.118ns (0.598 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd3_3
                                                       alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B5      net (fanout=3)        1.401   alu/M_fsm_controller_q_FSM_FFd3_1
    SLICE_X18Y48.B       Tilo                  0.235   alu/Sh1271
                                                       alu/M_fsm_controller_q_M_fsm_controller_q<2>1_2
    SLICE_X17Y50.C5      net (fanout=8)        0.654   alu/M_fsm_controller_q_M_fsm_controller_q<2>11
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.DMUX    Tcind                 0.320   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X17Y44.B1      net (fanout=2)        1.682   alu/M_adder_out[11]
    SLICE_X17Y44.B       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>5
    SLICE_X17Y44.A6      net (fanout=1)        0.414   alu/M_fsm_controller_q_M_alu_out<0>4
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.CMUX    Topac                 0.633   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X17Y35.B2      net (fanout=1)        1.284   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[2]
    SLICE_X17Y35.CLK     Tas                   0.373   alu/result/ram_0[3]
                                                       alu/Mmux_M_result_write_data91
                                                       alu/result/ram_0_2
    -------------------------------------------------  ---------------------------
    Total                                     10.583ns (3.335ns logic, 7.248ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  9.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd3 (FF)
  Destination:          alu/result/ram_0_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.609ns (Levels of Logic = 11)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd3 to alu/result/ram_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.DQ      Tcko                  0.476   alu/M_autostate_q_FSM_FFd3
                                                       alu/M_autostate_q_FSM_FFd3
    SLICE_X17Y50.C6      net (fanout=58)       1.884   alu/M_autostate_q_FSM_FFd3
    SLICE_X17Y50.C       Tilo                  0.259   alu/ram2/ram_0[3]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X16Y44.A4      net (fanout=1)        1.183   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X16Y44.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X16Y45.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X16Y46.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X16Y47.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X16Y48.B5      net (fanout=5)        1.003   alu/M_adder_n
    SLICE_X16Y48.B       Tilo                  0.254   alu/alu/boolean/a[15]_b[15]_xor_7_OUT[0]
                                                       alu/alu/adder/v11
    SLICE_X17Y44.A1      net (fanout=1)        1.485   alu/M_adder_v
    SLICE_X17Y44.A       Tilo                  0.259   alu/M_fsm_controller_q_M_alu_out<0>5
                                                       alu/M_fsm_controller_q_M_alu_out<0>7
    SLICE_X16Y38.A6      net (fanout=2)        0.624   alu/M_fsm_controller_q_M_alu_out<0>6
    SLICE_X16Y38.COUT    Topcya                0.474   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
                                                       alu/M_fsm_controller_q_M_alu_out<0>121
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[3]
    SLICE_X16Y39.COUT    Tbyp                  0.093   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[7]
    SLICE_X16Y40.AMUX    Tcina                 0.220   alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy[11]
                                                       alu/Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>
    SLICE_X16Y37.B1      net (fanout=1)        0.982   alu/M_alu_out[15]_GND_6_o_sub_96_OUT[8]
    SLICE_X16Y37.CLK     Tas                   0.339   alu/result/ram_0[9]
                                                       alu/Mmux_M_result_write_data151
                                                       alu/result/ram_0_8
    -------------------------------------------------  ---------------------------
    Total                                     10.609ns (3.354ns logic, 7.255ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: toggle_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: start_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 98846 paths, 0 nets, and 2480 connections

Design statistics:
   Minimum period:  11.310ns{1}   (Maximum frequency:  88.417MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 13:31:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



