<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed May  7 11:29:50 2025" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="RCA_Test" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="7" NAME="A_H" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A_H">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RCA_H" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="B_H" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B_H">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RCA_H" PORT="B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="A_L" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A_L">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RCA_L" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="B_L" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B_L">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RCA_L" PORT="B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="9" NAME="Sum_16" RIGHT="0" SIGIS="undef" SIGNAME="RCA_16_Sum">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RCA_16" PORT="Sum"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/RCA_16" HWVERSION="1.0" INSTANCE="RCA_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RCA" VLNV="xilinx.com:user:RCA:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="RCA_Test_RCA_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="RCA_H_Sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RCA_H" PORT="Sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="RCA_L_Sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RCA_L" PORT="Sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Sum" RIGHT="0" SIGIS="undef" SIGNAME="RCA_16_Sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Sum_16"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/RCA_H" HWVERSION="1.0" INSTANCE="RCA_H" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RCA" VLNV="xilinx.com:user:RCA:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="RCA_Test_RCA_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A_H">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A_H"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B_H">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B_H"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="Sum" RIGHT="0" SIGIS="undef" SIGNAME="RCA_H_Sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RCA_16" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/RCA_L" HWVERSION="1.0" INSTANCE="RCA_L" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RCA" VLNV="xilinx.com:user:RCA:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="RCA_Test_RCA_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A_L">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A_L"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B_L">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B_L"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="Sum" RIGHT="0" SIGIS="undef" SIGNAME="RCA_L_Sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RCA_16" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
