module shiftreg(input [3:0]i,input clk,input[1:0]r,l,output reg[3:0]q);
always @(posedge clk)
begin
if(r>=1)
begin 
q=i>>r;
end
else if(l>=1)
begin
q=i<<l;
end
else
q=i;
end
endmodule
