<profile>

<section name = "Vitis HLS Report for 'true_table_4_Pipeline_TRUE_TABLE_READ'" level="0">
<item name = "Date">Mon Feb  3 14:21:56 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">filter_dut</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.314 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TRUE_TABLE_READ">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 14, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 77, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_203">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_208">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="addr_strm_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_e_1_phi_fu_92_p4">14, 3, 1, 3</column>
<column name="b_strm_blk_n">9, 2, 1, 2</column>
<column name="e_1_reg_89">9, 2, 1, 2</column>
<column name="e_addr_strm_blk_n">9, 2, 1, 2</column>
<column name="e_b_strm_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="e_1_reg_89">1, 0, 1, 0</column>
<column name="e_1_reg_89_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="e_2_reg_105">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, true_table&lt;4&gt;_Pipeline_TRUE_TABLE_READ, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, true_table&lt;4&gt;_Pipeline_TRUE_TABLE_READ, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, true_table&lt;4&gt;_Pipeline_TRUE_TABLE_READ, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, true_table&lt;4&gt;_Pipeline_TRUE_TABLE_READ, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, true_table&lt;4&gt;_Pipeline_TRUE_TABLE_READ, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, true_table&lt;4&gt;_Pipeline_TRUE_TABLE_READ, return value</column>
<column name="e_addr_strm_dout">in, 1, ap_fifo, e_addr_strm, pointer</column>
<column name="e_addr_strm_num_data_valid">in, 4, ap_fifo, e_addr_strm, pointer</column>
<column name="e_addr_strm_fifo_cap">in, 4, ap_fifo, e_addr_strm, pointer</column>
<column name="e_addr_strm_empty_n">in, 1, ap_fifo, e_addr_strm, pointer</column>
<column name="e_addr_strm_read">out, 1, ap_fifo, e_addr_strm, pointer</column>
<column name="addr_strm_dout">in, 10, ap_fifo, addr_strm, pointer</column>
<column name="addr_strm_num_data_valid">in, 4, ap_fifo, addr_strm, pointer</column>
<column name="addr_strm_fifo_cap">in, 4, ap_fifo, addr_strm, pointer</column>
<column name="addr_strm_empty_n">in, 1, ap_fifo, addr_strm, pointer</column>
<column name="addr_strm_read">out, 1, ap_fifo, addr_strm, pointer</column>
<column name="b_strm_din">out, 1, ap_fifo, b_strm, pointer</column>
<column name="b_strm_num_data_valid">in, 4, ap_fifo, b_strm, pointer</column>
<column name="b_strm_fifo_cap">in, 4, ap_fifo, b_strm, pointer</column>
<column name="b_strm_full_n">in, 1, ap_fifo, b_strm, pointer</column>
<column name="b_strm_write">out, 1, ap_fifo, b_strm, pointer</column>
<column name="e_b_strm_din">out, 1, ap_fifo, e_b_strm, pointer</column>
<column name="e_b_strm_num_data_valid">in, 4, ap_fifo, e_b_strm, pointer</column>
<column name="e_b_strm_fifo_cap">in, 4, ap_fifo, e_b_strm, pointer</column>
<column name="e_b_strm_full_n">in, 1, ap_fifo, e_b_strm, pointer</column>
<column name="e_b_strm_write">out, 1, ap_fifo, e_b_strm, pointer</column>
<column name="e">in, 1, ap_none, e, scalar</column>
<column name="truetable_address0">out, 10, ap_memory, truetable, array</column>
<column name="truetable_ce0">out, 1, ap_memory, truetable, array</column>
<column name="truetable_q0">in, 1, ap_memory, truetable, array</column>
</table>
</item>
</section>
</profile>
