[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   4152       tick       3028908       1406116       1353833       3028908 
      2   4152       tick       4357815       2132080       2112558       4357815 
      3   4152       tick       4356854       2131862       2112267       4356854 
      4   4152       tick       4366516       2135822       2116821       4366516 
      5   4152       tick       4366055       2136180       2117911       4366055 
      6   4152       tick       4356644       2131541       2115731       4356644 
      7   4152       tick       4353410       2129742       2114381       4353410 
      8   4152       tick       4357259       2131570       2115857       4357259 
      9   4152       tick       4370126       2138492       2103661       4370126 
     10   4152       tick       4377096       2141810       2095571       4377096 
     11   4152       tick       4357031       2132180       2114837       4357031 
     12   4152       tick       4362589       2134138       2117831       4362589 
     13   4152       tick       4353985       2130930       2111010       4353985 
     14   4152       tick       4352506       2130682       2114373       4352506 
     15   4152       tick       4356639       2132132       2113820       4356639 
     16   4152       tick       4353508       2130373       2113673       4353508 
     17   4152       tick       4353209       2130923       2113265       4353209 
     18   4152       tick       4356608       2131621       2115891       4356608 
     19   4152       tick       4363564       2134397       2115669       4363564 
     20   4152       exit        249971        122118        118735        249971 
