Warning (10268): Verilog HDL information at axi4_memory.v(149): always construct contains both blocking and non-blocking assignments File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/axi4_memory.v Line: 149
Warning (10273): Verilog HDL warning at picorv32.v(283): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 283
Warning (10273): Verilog HDL warning at picorv32.v(303): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 303
Warning (10273): Verilog HDL warning at picorv32.v(310): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 310
Warning (10273): Verilog HDL warning at picorv32.v(369): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 369
Warning (10273): Verilog HDL warning at picorv32.v(371): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 371
Warning (10273): Verilog HDL warning at picorv32.v(1019): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1019
Warning (10273): Verilog HDL warning at picorv32.v(1228): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1228
Warning (10273): Verilog HDL warning at picorv32.v(1245): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1245
Warning (10273): Verilog HDL warning at picorv32.v(1289): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1289
Warning (10273): Verilog HDL warning at picorv32.v(1321): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1321
Warning (10273): Verilog HDL warning at picorv32.v(1376): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1376
Warning (10273): Verilog HDL warning at picorv32.v(1377): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1377
Warning (10273): Verilog HDL warning at picorv32.v(1389): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1389
Warning (10273): Verilog HDL warning at picorv32.v(1390): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1390
Warning (10273): Verilog HDL warning at picorv32.v(1408): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1408
Warning (10273): Verilog HDL warning at picorv32.v(1409): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1409
Warning (10273): Verilog HDL warning at picorv32.v(1412): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1412
Warning (10273): Verilog HDL warning at picorv32.v(1433): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1433
Warning (10273): Verilog HDL warning at picorv32.v(1558): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1558
Warning (10273): Verilog HDL warning at picorv32.v(1559): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1559
Warning (10273): Verilog HDL warning at picorv32.v(1945): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1945
Warning (10268): Verilog HDL information at picorv32.v(1374): always construct contains both blocking and non-blocking assignments File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 1374
Warning (10273): Verilog HDL warning at picorv32.v(2395): extended using "x" or "z" File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/src/picorv32_0/picorv32.v Line: 2395
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/bld-quartus/qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/bld-quartus/qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/bld-quartus/qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/bld-quartus/qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/bld-quartus/qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/antony/de10-nano-bus-spider/riscv-soc-cores/build/de10-nano-bus-spider_0/bld-quartus/qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
