<stg><name>tensor_weight_x</name>


<trans_list>

<trans id="187" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %r_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %r_V_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %r_V_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %r_V_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %r_V_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %r_V_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="32">
<![CDATA[
entry:6 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="19" op_0_bw="32">
<![CDATA[
entry:7 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %r_V_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %r_V_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %r_V_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %r_V_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %r_V_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %r_V_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:22 %store_ln316 = store i19 0, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:23 %store_ln316 = store i11 0, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:24 %br_ln316 = br void %for.body5.i.i

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.body5.i.i:0 %indvar_flatten_load = load i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body5.i.i:7 %icmp_ln316 = icmp_eq  i19 %indvar_flatten_load, i19 446900

]]></Node>
<StgValue><ssdm name="icmp_ln316"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body5.i.i:8 %add_ln316 = add i19 %indvar_flatten_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln316"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5.i.i:9 %br_ln316 = br i1 %icmp_ln316, void %for.inc65.i, void %tensor_weight_x.exit

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc65.i:0 %c_load = load i11 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc65.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc65.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 446900, i64 446900, i64 446900

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc65.i:3 %icmp_ln318 = icmp_eq  i11 %c_load, i11 1025

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc65.i:4 %select_ln316 = select i1 %icmp_ln318, i11 0, i11 %c_load

]]></Node>
<StgValue><ssdm name="select_ln316"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc65.i:5 %specpipeline_ln320 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln320"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc65.i:6 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc65.i:7 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %select_ln316, i32 10

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc65.i:8 %xor_ln323 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc65.i:9 %br_ln323 = br i1 %tmp_25, void %if.then.i, void %for.body18.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:12 %tmp_26 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %select_ln316, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body18.i_ifconv:13 %icmp_ln337 = icmp_ne  i10 %tmp_26, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body18.i_ifconv:14 %and_ln337 = and i1 %icmp_ln337, i1 %xor_ln323

]]></Node>
<StgValue><ssdm name="and_ln337"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body18.i_ifconv:99 %icmp_ln348 = icmp_eq  i11 %select_ln316, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body18.i_ifconv:100 %br_ln348 = br i1 %icmp_ln348, void %if.then56.i, void %for.inc62.i

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc62.i:0 %add_ln318 = add i11 %select_ln316, i11 1

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc62.i:7 %store_ln318 = store i19 %add_ln316, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc62.i:8 %store_ln318 = store i11 %add_ln318, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:1 %tmp_val_V_65 = load i32 %r_V_47

]]></Node>
<StgValue><ssdm name="tmp_val_V_65"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:2 %tmp_val_V_66 = load i32 %r_V_49

]]></Node>
<StgValue><ssdm name="tmp_val_V_66"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:3 %tmp_val_V_67 = load i32 %r_V_51

]]></Node>
<StgValue><ssdm name="tmp_val_V_67"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:4 %tmp_val_V_68 = load i32 %r_V_53

]]></Node>
<StgValue><ssdm name="tmp_val_V_68"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:5 %tmp_val_V_69 = load i32 %r_V_55

]]></Node>
<StgValue><ssdm name="tmp_val_V_69"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.body5.i.i:6 %tmp_val_V_70 = load i32 %r_V_57

]]></Node>
<StgValue><ssdm name="tmp_val_V_70"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
if.then.i:0 %tensor_y_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %tensor_y

]]></Node>
<StgValue><ssdm name="tensor_y_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="192">
<![CDATA[
if.then.i:1 %tmp_val_V = trunc i192 %tensor_y_read

]]></Node>
<StgValue><ssdm name="tmp_val_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:2 %tmp_val_V_42 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_val_V_42"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:3 %tmp_val_V_43 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_val_V_43"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:4 %tmp_val_V_44 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_val_V_44"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:5 %tmp_val_V_45 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_val_V_45"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:6 %tmp_val_V_46 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_val_V_46"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:7 %br_ln326 = br void %for.body18.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:0 %tmp_val_V_64 = phi i32 %tmp_val_V_46, void %if.then.i, i32 0, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_64"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:1 %tmp_val_V_63 = phi i32 %tmp_val_V_45, void %if.then.i, i32 0, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_63"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:2 %tmp_val_V_62 = phi i32 %tmp_val_V_44, void %if.then.i, i32 0, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_62"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:3 %tmp_val_V_61 = phi i32 %tmp_val_V_43, void %if.then.i, i32 0, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_61"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:4 %tmp_val_V_60 = phi i32 %tmp_val_V_42, void %if.then.i, i32 0, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_60"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:5 %tmp_val_V_59 = phi i32 %tmp_val_V, void %if.then.i, i32 0, void %for.inc65.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_59"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:6 %r_V_load = load i32 %r_V

]]></Node>
<StgValue><ssdm name="r_V_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:7 %r_V_37_load = load i32 %r_V_37

]]></Node>
<StgValue><ssdm name="r_V_37_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:8 %r_V_39_load = load i32 %r_V_39

]]></Node>
<StgValue><ssdm name="r_V_39_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:9 %r_V_41_load = load i32 %r_V_41

]]></Node>
<StgValue><ssdm name="r_V_41_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:10 %r_V_43_load = load i32 %r_V_43

]]></Node>
<StgValue><ssdm name="r_V_43_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:11 %r_V_45_load = load i32 %r_V_45

]]></Node>
<StgValue><ssdm name="r_V_45_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:15 %sext_ln1270 = sext i32 %r_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:16 %r_V_59 = mul i51 %sext_ln1270, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:17 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_59, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:18 %lhs = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp, i19 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:19 %sext_ln1270_18 = sext i32 %r_V_37_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_18"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:20 %r_V_61 = mul i51 %sext_ln1270_18, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:21 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_61, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:22 %lhs_16 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_s, i19 0

]]></Node>
<StgValue><ssdm name="lhs_16"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:23 %sext_ln1270_19 = sext i32 %r_V_39_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_19"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:24 %r_V_63 = mul i51 %sext_ln1270_19, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:25 %tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_63, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:26 %lhs_11 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_13, i19 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:27 %sext_ln1270_20 = sext i32 %r_V_41_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_20"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:28 %r_V_65 = mul i51 %sext_ln1270_20, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:29 %tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_65, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:30 %lhs_12 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_14, i19 0

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:31 %sext_ln1270_21 = sext i32 %r_V_43_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_21"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:32 %r_V_67 = mul i51 %sext_ln1270_21, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:33 %tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_67, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:34 %lhs_13 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_15, i19 0

]]></Node>
<StgValue><ssdm name="lhs_13"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:35 %sext_ln1270_22 = sext i32 %r_V_45_load

]]></Node>
<StgValue><ssdm name="sext_ln1270_22"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:36 %r_V_69 = mul i51 %sext_ln1270_22, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_69"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:37 %tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_69, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:38 %lhs_14 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_16, i19 0

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:39 %sext_ln1270_23 = sext i32 %tmp_val_V_65

]]></Node>
<StgValue><ssdm name="sext_ln1270_23"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:40 %r_V_72 = mul i51 %sext_ln1270_23, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_72"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:41 %ret_V = add i51 %lhs, i51 %r_V_72

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:42 %tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:43 %lhs_15 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_17, i19 0

]]></Node>
<StgValue><ssdm name="lhs_15"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:44 %sext_ln1270_24 = sext i32 %tmp_val_V_66

]]></Node>
<StgValue><ssdm name="sext_ln1270_24"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:45 %r_V_74 = mul i51 %sext_ln1270_24, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_74"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:46 %ret_V_12 = add i51 %lhs_16, i51 %r_V_74

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:47 %tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_12, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:48 %lhs_21 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_18, i19 0

]]></Node>
<StgValue><ssdm name="lhs_21"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:49 %sext_ln1270_25 = sext i32 %tmp_val_V_67

]]></Node>
<StgValue><ssdm name="sext_ln1270_25"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:50 %r_V_76 = mul i51 %sext_ln1270_25, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_76"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:51 %ret_V_13 = add i51 %lhs_11, i51 %r_V_76

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:52 %tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_13, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:53 %lhs_17 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_19, i19 0

]]></Node>
<StgValue><ssdm name="lhs_17"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:54 %sext_ln1270_26 = sext i32 %tmp_val_V_68

]]></Node>
<StgValue><ssdm name="sext_ln1270_26"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:55 %r_V_78 = mul i51 %sext_ln1270_26, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:56 %ret_V_14 = add i51 %lhs_12, i51 %r_V_78

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:57 %tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_14, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:58 %lhs_18 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_20, i19 0

]]></Node>
<StgValue><ssdm name="lhs_18"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:59 %sext_ln1270_27 = sext i32 %tmp_val_V_69

]]></Node>
<StgValue><ssdm name="sext_ln1270_27"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:60 %r_V_80 = mul i51 %sext_ln1270_27, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:61 %ret_V_15 = add i51 %lhs_13, i51 %r_V_80

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:62 %tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_15, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:63 %lhs_19 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_21, i19 0

]]></Node>
<StgValue><ssdm name="lhs_19"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:64 %sext_ln1270_28 = sext i32 %tmp_val_V_70

]]></Node>
<StgValue><ssdm name="sext_ln1270_28"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:65 %r_V_82 = mul i51 %sext_ln1270_28, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:66 %ret_V_16 = add i51 %lhs_14, i51 %r_V_82

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:67 %tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_16, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:68 %lhs_20 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_22, i19 0

]]></Node>
<StgValue><ssdm name="lhs_20"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:69 %sext_ln1270_29 = sext i32 %tmp_val_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1270_29"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:70 %r_V_84 = mul i51 %sext_ln1270_29, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:71 %ret_V_17 = add i51 %r_V_84, i51 %lhs_15

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:72 %acc_val_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_17, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:73 %sext_ln1270_30 = sext i32 %tmp_val_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1270_30"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:74 %r_V_86 = mul i51 %sext_ln1270_30, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_86"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:75 %ret_V_18 = add i51 %r_V_86, i51 %lhs_21

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:76 %acc_val_V_12 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_18, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_12"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:77 %sext_ln1270_31 = sext i32 %tmp_val_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1270_31"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:78 %r_V_88 = mul i51 %sext_ln1270_31, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_88"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:79 %ret_V_19 = add i51 %r_V_88, i51 %lhs_17

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:80 %acc_val_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_19, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_13"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:81 %sext_ln1270_32 = sext i32 %tmp_val_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1270_32"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:82 %r_V_90 = mul i51 %sext_ln1270_32, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:83 %ret_V_20 = add i51 %r_V_90, i51 %lhs_18

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:84 %acc_val_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_20, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_14"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:85 %sext_ln1270_33 = sext i32 %tmp_val_V_63

]]></Node>
<StgValue><ssdm name="sext_ln1270_33"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:86 %r_V_92 = mul i51 %sext_ln1270_33, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:87 %ret_V_21 = add i51 %r_V_92, i51 %lhs_19

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:88 %acc_val_V_15 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_21, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_15"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:89 %sext_ln1270_34 = sext i32 %tmp_val_V_64

]]></Node>
<StgValue><ssdm name="sext_ln1270_34"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:90 %r_V_94 = mul i51 %sext_ln1270_34, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_94"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:91 %ret_V_22 = add i51 %r_V_94, i51 %lhs_20

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="and_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:92 %acc_val_V_16 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_22, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_16"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:93 %acc_val_V_22 = select i1 %and_ln337, i32 %acc_val_V_16, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_22"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:94 %acc_val_V_21 = select i1 %and_ln337, i32 %acc_val_V_15, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_21"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:95 %acc_val_V_20 = select i1 %and_ln337, i32 %acc_val_V_14, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_20"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:96 %acc_val_V_19 = select i1 %and_ln337, i32 %acc_val_V_13, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_19"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:97 %acc_val_V_18 = select i1 %and_ln337, i32 %acc_val_V_12, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_18"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:98 %acc_val_V_17 = select i1 %and_ln337, i32 %acc_val_V, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_17"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
if.then56.i:0 %or_ln350_4_i = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %acc_val_V_22, i32 %acc_val_V_21, i32 %acc_val_V_20, i32 %acc_val_V_19, i32 %acc_val_V_18, i32 %acc_val_V_17

]]></Node>
<StgValue><ssdm name="or_ln350_4_i"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
if.then56.i:1 %write_ln350 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tensor, i192 %or_ln350_4_i

]]></Node>
<StgValue><ssdm name="write_ln350"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
if.then56.i:2 %br_ln351 = br void %for.inc62.i

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:1 %store_ln318 = store i32 %tmp_val_V_64, i32 %r_V_57

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:2 %store_ln318 = store i32 %tmp_val_V_63, i32 %r_V_55

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:3 %store_ln318 = store i32 %tmp_val_V_62, i32 %r_V_53

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:4 %store_ln318 = store i32 %tmp_val_V_61, i32 %r_V_51

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:5 %store_ln318 = store i32 %tmp_val_V_60, i32 %r_V_49

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:6 %store_ln318 = store i32 %tmp_val_V_59, i32 %r_V_47

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:9 %store_ln318 = store i32 %tmp_val_V_70, i32 %r_V_45

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:10 %store_ln318 = store i32 %tmp_val_V_69, i32 %r_V_43

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:11 %store_ln318 = store i32 %tmp_val_V_68, i32 %r_V_41

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:12 %store_ln318 = store i32 %tmp_val_V_67, i32 %r_V_39

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:13 %store_ln318 = store i32 %tmp_val_V_66, i32 %r_V_37

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc62.i:14 %store_ln318 = store i32 %tmp_val_V_65, i32 %r_V

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
for.inc62.i:15 %br_ln318 = br void %for.body5.i.i

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
tensor_weight_x.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
