$date
	Sat Oct 22 19:46:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#532520
b1010 !
1"
#532522
b1010 &
b1010 %
1$
#532523
0"
#532526
b101 &
b101 %
#532530
b10000 &
b10000 %
#532534
b1000 &
b1000 %
#532538
b100 &
b100 %
#532542
b10 &
b10 %
#532546
b1 &
b1 %
1#
#532550
b0 &
0#
b0 %
0$
#1495561
b1100 !
1"
#1495562
b1100 &
b1100 %
1$
#1495563
0"
#1495566
b110 &
b110 %
#1495570
b11 &
b11 %
#1495574
b1010 &
b1010 %
#1495578
b101 &
b101 %
#1495582
b10000 &
b10000 %
#1495586
b1000 &
b1000 %
#1495590
b100 &
b100 %
#1495594
b10 &
b10 %
#1495598
b1 &
1#
b1 %
#1495602
b0 &
b0 %
0#
0$
#2518027
1"
#2518030
b1100 &
b1100 %
1$
#2518031
0"
#2518034
b110 &
b110 %
#2518038
b11 &
b11 %
#2518042
b1010 &
b1010 %
#2518046
b101 &
b101 %
#2518050
b10000 &
b10000 %
#2518054
b1000 &
b1000 %
#2518058
b100 &
b100 %
#2518062
b10 &
b10 %
#2518066
b1 &
b1 %
1#
#2518070
b0 &
0#
b0 %
0$
#4500012
