

================================================================
== Vitis HLS Report for 'runLayer'
================================================================
* Date:           Thu Mar  3 10:55:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.884 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|        ?|  1.470 us|         ?|  148|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_runLayer_Pipeline_1_fu_123                |runLayer_Pipeline_1                |      130|      130|   1.300 us|  1.300 us|  130|    130|       no|
        |grp_runLayer_Pipeline_2_fu_131                |runLayer_Pipeline_2                |        4|        ?|  40.000 ns|         ?|    4|      ?|       no|
        |grp_runLayer_Pipeline_VITIS_LOOP_29_2_fu_140  |runLayer_Pipeline_VITIS_LOOP_29_2  |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |       15|        ?|     5 ~ ?|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    1|     659|    745|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|      87|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    1|     746|    965|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                               |control_s_axi                      |        2|   0|  385|  354|    0|
    |mul_2ns_9s_9_1_1_U14                          |mul_2ns_9s_9_1_1                   |        0|   0|    0|   51|    0|
    |grp_runLayer_Pipeline_1_fu_123                |runLayer_Pipeline_1                |        0|   0|   19|   64|    0|
    |grp_runLayer_Pipeline_2_fu_131                |runLayer_Pipeline_2                |        0|   0|  149|  152|    0|
    |grp_runLayer_Pipeline_VITIS_LOOP_29_2_fu_140  |runLayer_Pipeline_VITIS_LOOP_29_2  |        0|   1|  106|  124|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        2|   1|  659|  745|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmp_weights_U  |tmp_weights_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |tmp_bias_U     |tmp_weights_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   16|     1|         2048|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        2|  0|   0|    0|   256|   32|     2|         4096|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_175_p2               |         +|   0|  0|  10|           2|           1|
    |add_ln33_fu_203_p2               |         +|   0|  0|  23|          16|          16|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |empty_fu_160_p2                  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln25_fu_169_p2              |      icmp|   0|  0|   8|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  56|          37|          21|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         10|    1|         10|
    |outNeurons_fu_76      |   9|          2|    2|          4|
    |output_r_address0     |  14|          3|    2|          6|
    |output_r_d0           |  14|          3|   16|         48|
    |tmp_bias_address0     |  14|          3|    7|         21|
    |tmp_bias_ce0          |  14|          3|    1|          3|
    |tmp_bias_we0          |   9|          2|    1|          2|
    |tmp_weights_address0  |  14|          3|    7|         21|
    |tmp_weights_ce0       |  14|          3|    1|          3|
    |tmp_weights_we0       |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 164|         34|   39|        120|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln25_reg_240                                           |   2|   0|    2|          0|
    |ap_CS_fsm                                                  |   9|   0|    9|          0|
    |empty_reg_233                                              |   1|   0|    1|          0|
    |grp_runLayer_Pipeline_1_fu_123_ap_start_reg                |   1|   0|    1|          0|
    |grp_runLayer_Pipeline_2_fu_131_ap_start_reg                |   1|   0|    1|          0|
    |grp_runLayer_Pipeline_VITIS_LOOP_29_2_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln27_reg_251                                           |   9|   0|    9|          0|
    |numOfInNeurons_read_reg_222                                |  16|   0|   16|          0|
    |outNeurons_fu_76                                           |   2|   0|    2|          0|
    |output_r_addr_reg_256                                      |   2|   0|    2|          0|
    |output_r_load_reg_261                                      |  16|   0|   16|          0|
    |tmp_bias_load_reg_271                                      |  16|   0|   16|          0|
    |trunc_ln27_reg_228                                         |   9|   0|    9|          0|
    |zext_ln25_reg_245                                          |   2|   0|   64|         62|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |  87|   0|  149|         62|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|   11|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|   11|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|      runLayer|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      runLayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      runLayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      runLayer|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outNeurons = alloca i32 1"   --->   Operation 10 'alloca' 'outNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv205_loc = alloca i64 1"   --->   Operation 11 'alloca' 'conv205_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%tmp_weights = alloca i64 1" [Neuron_1/neural_layer.cpp:19]   --->   Operation 12 'alloca' 'tmp_weights' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%tmp_bias = alloca i64 1" [Neuron_1/neural_layer.cpp:20]   --->   Operation 13 'alloca' 'tmp_bias' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runLayer_Pipeline_1, i16 %bias, i16 %tmp_bias"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln25 = store i2 0, i2 %outNeurons" [Neuron_1/neural_layer.cpp:25]   --->   Operation 15 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 16 [1/1] (1.00ns)   --->   "%numOfInNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInNeurons"   --->   Operation 16 'read' 'numOfInNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInNeurons"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @runLayer_Pipeline_1, i16 %bias, i16 %tmp_bias"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:27]   --->   Operation 39 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.42ns)   --->   "%empty = icmp_eq  i16 %numOfInNeurons_read, i16 0"   --->   Operation 40 'icmp' 'empty' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [Neuron_1/neural_layer.cpp:25]   --->   Operation 41 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%outNeurons_1 = load i2 %outNeurons" [Neuron_1/neural_layer.cpp:25]   --->   Operation 42 'load' 'outNeurons_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.95ns)   --->   "%icmp_ln25 = icmp_eq  i2 %outNeurons_1, i2 3" [Neuron_1/neural_layer.cpp:25]   --->   Operation 43 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 44 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.56ns)   --->   "%add_ln25 = add i2 %outNeurons_1, i2 1" [Neuron_1/neural_layer.cpp:25]   --->   Operation 45 'add' 'add_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split4, void" [Neuron_1/neural_layer.cpp:25]   --->   Operation 46 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i2 %outNeurons_1" [Neuron_1/neural_layer.cpp:25]   --->   Operation 47 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Neuron_1/neural_layer.cpp:16]   --->   Operation 48 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i2 %outNeurons_1" [Neuron_1/neural_layer.cpp:27]   --->   Operation 49 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (4.35ns)   --->   "%mul_ln27 = mul i9 %zext_ln27, i9 %trunc_ln27" [Neuron_1/neural_layer.cpp:27]   --->   Operation 50 'mul' 'mul_ln27' <Predicate = (!icmp_ln25)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %empty, void %loop-memcpy-expansion.preheader, void %loop-memcpy-residual-header" [Neuron_1/neural_layer.cpp:27]   --->   Operation 51 'br' 'br_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln27 = call void @runLayer_Pipeline_2, i9 %mul_ln27, i16 %weights, i16 %tmp_weights, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:27]   --->   Operation 52 'call' 'call_ln27' <Predicate = (!icmp_ln25 & !empty)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [Neuron_1/neural_layer.cpp:35]   --->   Operation 53 'ret' 'ret_ln35' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln27 = call void @runLayer_Pipeline_2, i9 %mul_ln27, i16 %weights, i16 %tmp_weights, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:27]   --->   Operation 54 'call' 'call_ln27' <Predicate = (!empty)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!empty)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln25" [Neuron_1/neural_layer.cpp:33]   --->   Operation 56 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %empty, void %.lr.ph, void %._crit_edge" [Neuron_1/neural_layer.cpp:29]   --->   Operation 57 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%output_r_load = load i2 %output_r_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 58 'load' 'output_r_load' <Predicate = (!empty)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>

State 5 <SV = 4> <Delay = 6.33>
ST_5 : Operation 59 [1/2] (2.32ns)   --->   "%output_r_load = load i2 %output_r_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 59 'load' 'output_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_5 : Operation 60 [2/2] (4.01ns)   --->   "%call_ln31 = call void @runLayer_Pipeline_VITIS_LOOP_29_2, i16 %output_r_load, i16 %numOfInNeurons_read, i16 %tmp_weights, i16 %input_r, i16 %conv205_loc" [Neuron_1/neural_layer.cpp:31]   --->   Operation 60 'call' 'call_ln31' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln31 = call void @runLayer_Pipeline_VITIS_LOOP_29_2, i16 %output_r_load, i16 %numOfInNeurons_read, i16 %tmp_weights, i16 %input_r, i16 %conv205_loc" [Neuron_1/neural_layer.cpp:31]   --->   Operation 61 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%conv205_loc_load = load i16 %conv205_loc"   --->   Operation 62 'load' 'conv205_loc_load' <Predicate = (!empty)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln31 = store i16 %conv205_loc_load, i2 %output_r_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 63 'store' 'store_ln31' <Predicate = (!empty)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge" [Neuron_1/neural_layer.cpp:33]   --->   Operation 64 'br' 'br_ln33' <Predicate = (!empty)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_bias_addr = getelementptr i16 %tmp_bias, i64 0, i64 %zext_ln25" [Neuron_1/neural_layer.cpp:33]   --->   Operation 65 'getelementptr' 'tmp_bias_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (3.25ns)   --->   "%tmp_bias_load = load i7 %tmp_bias_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 66 'load' 'tmp_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln25 = store i2 %add_ln25, i2 %outNeurons" [Neuron_1/neural_layer.cpp:25]   --->   Operation 67 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 68 [1/2] (3.25ns)   --->   "%tmp_bias_load = load i7 %tmp_bias_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 68 'load' 'tmp_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_8 : Operation 69 [2/2] (2.32ns)   --->   "%output_r_load_1 = load i2 %output_r_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 69 'load' 'output_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>

State 9 <SV = 8> <Delay = 6.72>
ST_9 : Operation 70 [1/2] (2.32ns)   --->   "%output_r_load_1 = load i2 %output_r_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 70 'load' 'output_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_9 : Operation 71 [1/1] (2.07ns)   --->   "%add_ln33 = add i16 %output_r_load_1, i16 %tmp_bias_load" [Neuron_1/neural_layer.cpp:33]   --->   Operation 71 'add' 'add_ln33' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln33 = store i16 %add_ln33, i2 %output_r_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 72 'store' 'store_ln33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ numOfInNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outNeurons          (alloca           ) [ 0111111111]
conv205_loc         (alloca           ) [ 0011111111]
tmp_weights         (alloca           ) [ 0011111111]
tmp_bias            (alloca           ) [ 0011111111]
store_ln25          (store            ) [ 0000000000]
numOfInNeurons_read (read             ) [ 0001111111]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specmemcore_ln0     (specmemcore      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specmemcore_ln0     (specmemcore      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specmemcore_ln0     (specmemcore      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specmemcore_ln0     (specmemcore      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
call_ln0            (call             ) [ 0000000000]
trunc_ln27          (trunc            ) [ 0001111111]
empty               (icmp             ) [ 0001111111]
br_ln25             (br               ) [ 0000000000]
outNeurons_1        (load             ) [ 0000000000]
icmp_ln25           (icmp             ) [ 0001111111]
empty_18            (speclooptripcount) [ 0000000000]
add_ln25            (add              ) [ 0000111100]
br_ln25             (br               ) [ 0000000000]
zext_ln25           (zext             ) [ 0000111100]
specloopname_ln16   (specloopname     ) [ 0000000000]
zext_ln27           (zext             ) [ 0000000000]
mul_ln27            (mul              ) [ 0000100000]
br_ln27             (br               ) [ 0000000000]
ret_ln35            (ret              ) [ 0000000000]
call_ln27           (call             ) [ 0000000000]
br_ln0              (br               ) [ 0000000000]
output_r_addr       (getelementptr    ) [ 0000011111]
br_ln29             (br               ) [ 0000000000]
output_r_load       (load             ) [ 0000001000]
call_ln31           (call             ) [ 0000000000]
conv205_loc_load    (load             ) [ 0000000000]
store_ln31          (store            ) [ 0000000000]
br_ln33             (br               ) [ 0000000000]
tmp_bias_addr       (getelementptr    ) [ 0000000010]
store_ln25          (store            ) [ 0000000000]
tmp_bias_load       (load             ) [ 0000000001]
output_r_load_1     (load             ) [ 0000000000]
add_ln33            (add              ) [ 0000000000]
store_ln33          (store            ) [ 0000000000]
br_ln0              (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numOfInNeurons">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfInNeurons"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runLayer_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runLayer_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runLayer_Pipeline_VITIS_LOOP_29_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="outNeurons_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outNeurons/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv205_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv205_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_weights_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_weights/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_bias_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_bias/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="numOfInNeurons_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfInNeurons_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_r_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="1"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_r_load/4 store_ln31/7 output_r_load_1/8 store_ln33/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_bias_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="2" slack="4"/>
<pin id="115" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_bias_addr/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_bias_load/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_runLayer_Pipeline_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_runLayer_Pipeline_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="0" index="2" bw="16" slack="0"/>
<pin id="135" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="136" dir="0" index="4" bw="16" slack="1"/>
<pin id="137" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_runLayer_Pipeline_VITIS_LOOP_29_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="16" slack="3"/>
<pin id="144" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="4" bw="16" slack="0"/>
<pin id="146" dir="0" index="5" bw="16" slack="4"/>
<pin id="147" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln25_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln27_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="empty_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="outNeurons_1_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="2"/>
<pin id="168" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outNeurons_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln25_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln25_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln25_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln27_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="mul_ln27_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="9" slack="1"/>
<pin id="192" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="conv205_loc_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="6"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv205_loc_load/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln25_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="4"/>
<pin id="201" dir="0" index="1" bw="2" slack="6"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln33_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="1"/>
<pin id="206" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/9 "/>
</bind>
</comp>

<comp id="209" class="1005" name="outNeurons_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="outNeurons "/>
</bind>
</comp>

<comp id="216" class="1005" name="conv205_loc_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="4"/>
<pin id="218" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv205_loc "/>
</bind>
</comp>

<comp id="222" class="1005" name="numOfInNeurons_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="1"/>
<pin id="224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="numOfInNeurons_read "/>
</bind>
</comp>

<comp id="228" class="1005" name="trunc_ln27_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="1"/>
<pin id="230" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="233" class="1005" name="empty_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="240" class="1005" name="add_ln25_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="4"/>
<pin id="242" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="245" class="1005" name="zext_ln25_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="251" class="1005" name="mul_ln27_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="1"/>
<pin id="253" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="256" class="1005" name="output_r_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="1"/>
<pin id="258" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="output_r_load_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="1"/>
<pin id="263" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_r_load "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_bias_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="1"/>
<pin id="268" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_bias_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_bias_load_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="72" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="72" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="88" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="138"><net_src comp="70" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="148"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="105" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="92" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="92" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="166" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="166" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="189" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="207"><net_src comp="105" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="203" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="212"><net_src comp="76" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="219"><net_src comp="80" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="140" pin=5"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="225"><net_src comp="92" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="231"><net_src comp="156" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="236"><net_src comp="160" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="175" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="248"><net_src comp="181" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="254"><net_src comp="189" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="259"><net_src comp="98" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="264"><net_src comp="105" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="269"><net_src comp="111" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="274"><net_src comp="117" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="203" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 9 }
 - Input state : 
	Port: runLayer : input_r | {5 6 }
	Port: runLayer : output_r | {4 5 8 9 }
	Port: runLayer : weights | {3 4 }
	Port: runLayer : bias | {1 2 }
	Port: runLayer : numOfInNeurons | {2 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln25 : 1
	State 2
	State 3
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		zext_ln25 : 1
		zext_ln27 : 1
		mul_ln27 : 2
		call_ln27 : 3
	State 4
		output_r_load : 1
	State 5
		call_ln31 : 1
	State 6
	State 7
		store_ln31 : 1
		tmp_bias_load : 1
	State 8
	State 9
		add_ln33 : 1
		store_ln33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |        grp_runLayer_Pipeline_1_fu_123        |    0    |  1.588  |    74   |    35   |
|   call   |        grp_runLayer_Pipeline_2_fu_131        |    0    |  1.588  |   211   |   123   |
|          | grp_runLayer_Pipeline_VITIS_LOOP_29_2_fu_140 |    1    |  6.4713 |    95   |    77   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    mul   |                mul_ln27_fu_189               |    0    |    0    |    0    |    51   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    add   |                add_ln25_fu_175               |    0    |    0    |    0    |    10   |
|          |                add_ln33_fu_203               |    0    |    0    |    0    |    23   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   icmp   |                 empty_fu_160                 |    0    |    0    |    0    |    13   |
|          |               icmp_ln25_fu_169               |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   read   |        numOfInNeurons_read_read_fu_92        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln27_fu_156              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   zext   |               zext_ln25_fu_181               |    0    |    0    |    0    |    0    |
|          |               zext_ln27_fu_185               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    1    |  9.6473 |   380   |   340   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  tmp_bias |    1   |    0   |    0   |    0   |
|tmp_weights|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln25_reg_240     |    2   |
|    conv205_loc_reg_216    |   16   |
|       empty_reg_233       |    1   |
|      mul_ln27_reg_251     |    9   |
|numOfInNeurons_read_reg_222|   16   |
|     outNeurons_reg_209    |    2   |
|   output_r_addr_reg_256   |    2   |
|   output_r_load_reg_261   |   16   |
|   tmp_bias_addr_reg_266   |    7   |
|   tmp_bias_load_reg_271   |   16   |
|     trunc_ln27_reg_228    |    9   |
|     zext_ln25_reg_245     |   64   |
+---------------------------+--------+
|           Total           |   160  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_105              |  p0  |   2  |   2  |    4   ||    9    |
|               grp_access_fu_105              |  p1  |   2  |  16  |   32   ||    9    |
|               grp_access_fu_117              |  p0  |   2  |   7  |   14   ||    9    |
|        grp_runLayer_Pipeline_2_fu_131        |  p1  |   2  |   9  |   18   ||    9    |
| grp_runLayer_Pipeline_VITIS_LOOP_29_2_fu_140 |  p1  |   2  |  16  |   32   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   100  ||   7.94  ||    45   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    9   |   380  |   340  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   160  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   17   |   540  |   385  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
