Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun  1 09:27:24 2023
| Host         : BELSPC0014 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    53 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   166 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    53 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    51 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              73 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             257 |          114 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------+------------------+------------------+----------------+
|         Clock Signal         |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------------+------------------+------------------+----------------+
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_45/CEO         |                  |                3 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_40/CEO         |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | score2/count1/Up0                       |                  |                1 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_38/I_36_31_n_0 |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_39/CEO         |                  |                2 |              4 |
|  not_so_slow/slowclk/clk_out | p1Coord/backCount/count2/CE             |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p1Coord/GOtimer/count1/CE               |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p1Coord/GOtimer/count2/CE               |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p1Coord/backCount/count1/CE             |                  |                3 |              5 |
|  not_so_slow/slowclk/clk_out | p1Coord/backCount/count1/CE_2           |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p1Coord/backCount/count1/led_OBUF[0]    |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slug/bruh/count2/CE                     |                  |                3 |              5 |
|  not_so_slow/slowclk/clk_out | p1Coord/twosec/count1/CE_0              |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p1Coord/twosec/count2/CE                |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p1Coord/twosec/count2/incScore          |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slug/bruh/count1/CE                     |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Vcount/count1/CE_8          |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slug/bruh/count2/CE_0                   |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slug/subber/count1/Up0_0                |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slug/subber/count2/Up01_out             |                  |                1 |              5 |
|  not_so_slow/slowclk/clk_out | p3Coord/backCount/count2/CE             |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p3Coord/backCount/count2/led_OBUF[0]    |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p2Coord/GOtimer/count2/CE               |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p2Coord/backCount/count1/CE             |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p2Coord/backCount/count1/CE_2           |                  |                3 |              5 |
|  not_so_slow/slowclk/clk_out | p2Coord/backCount/count1/led_OBUF[0]    |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p2Coord/backCount/count2/CE             |                  |                3 |              5 |
|  not_so_slow/slowclk/clk_out | p2Coord/twosec/count1/CE_0              |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p2Coord/twosec/count2/CE                |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p3Coord/GOtimer/count1/CE               |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p3Coord/twosec/count1/CE_0              |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | p3Coord/GOtimer/count2/CE               |                  |                3 |              5 |
|  not_so_slow/slowclk/clk_out | p3Coord/backCount/count1/CE             |                  |                3 |              5 |
|  not_so_slow/slowclk/clk_out | p3Coord/backCount/count1/CE_1           |                  |                4 |              5 |
|  not_so_slow/slowclk/clk_out | p3Coord/twosec/count2/CE                |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | bugs/Hcount/count1/CE_0                 |                  |                3 |              5 |
|  not_so_slow/slowclk/clk_out | bugs/Hcount/count2/CE                   |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count3/FF3_1         |                  |                1 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count1/CE            |                  |                3 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count2/CE_2          |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count2/CE_0          |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count2/CE_6          |                  |                1 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count2/CE            |                  |                1 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count2/CE_5          |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count2/CE_1          |                  |                1 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count2/CE_4          |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Hcount/count2/CE_3          |                  |                4 |              5 |
|  not_so_slow/slowclk/clk_out | p2Coord/GOtimer/count1/CE               |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Vcount/count1/Up0           |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Vcount/count1/CE_1          |                  |                2 |              5 |
|  not_so_slow/slowclk/clk_out | DispAddress/Vcount/count1/CE_0          |                  |                3 |              5 |
|  not_so_slow/slowclk/clk_out | bugs/Hcount/count2/decFF                |                  |                4 |              7 |
|  not_so_slow/slowclk/clk_out |                                         |                  |               28 |             73 |
+------------------------------+-----------------------------------------+------------------+------------------+----------------+


