Search.setIndex({"alltitles":{"Abbreviations":[[14,"abbreviations"],[14,"tab-abbreviations"]],"Abstract Command Autoexec Register (abstractauto)":[[7,"abstract-command-autoexec-register-abstractauto"]],"Abstract Command Autoexec Register (abstractauto, at Debug Module Offset 0x18)":[[7,"tab-abstractauto"]],"Abstract Command Register (command)":[[7,"abstract-command-register-command"]],"Abstract Command Register (command, at Debug Module Offset 0x17)":[[7,"tab-command"]],"Abstract Control and Status Register (abstractcs)":[[7,"abstract-control-and-status-register-abstractcs"]],"Abstract Control and Status Register (abstractcs, at Debug Module Offset 0x16)":[[7,"tab-abstractcs"]],"Abstract Data 0 / 1 Register (data0/1, at Debug Module Offset 0x04 / 0x05)":[[7,"tab-data-0-1"]],"Abstract Data 0 / 1 Registers (data0/1)":[[7,"abstract-data-0-1-registers-data0-1"]],"Access":[[15,"access"]],"Access Properties":[[15,"access-properties"]],"Access Properties for each Memory Type":[[15,"tab-access-properites-memory-type"]],"Accessed via System Bus":[[15,"accessed-via-system-bus"]],"Accesses with No Side Effects (i.e., Idempotent)":[[15,"accesses-with-no-side-effects-i-e-idempotent"]],"Accesses with Potential Side Effects (i.e., Non-Idempotent)":[[15,"accesses-with-potential-side-effects-i-e-non-idempotent"]],"Adaptation of VeeR simulation and testbench to RISCOF":[[25,"adaptation-of-veer-simulation-and-testbench-to-riscof"]],"Address Map Naming":[[13,"address-map-naming"]],"Address Regions":[[15,"address-regions"]],"Address Registers (pmpaddrX)":[[18,"address-registers-pmpaddrx"]],"Asynchronous Signals":[[3,"asynchronous-signals"]],"Automation":[[20,"automation"]],"BYPASS Register (BYPASS)":[[7,"bypass-register-bypass"]],"BYPASS Register (BYPASS, at JTAG 0x1F)":[[7,"tab-bypass"]],"Back-To-Back Write Transactions Not Supported on AHB-Lite Bus":[[9,"back-to-back-write-transactions-not-supported-on-ahb-lite-bus"]],"Behavior of Loads to Side-Effect Addresses":[[15,"behavior-of-loads-to-side-effect-addresses"]],"Breakpoint":[[21,"breakpoint"]],"Build Arguments":[[1,null],[13,"build-arguments"]],"Building Tock":[[23,"building-tock"]],"Building an application":[[23,"building-an-application"]],"CSR Address Map":[[6,null]],"CSR configurations for RV-32":[[18,"tab-riscv-pmp-csr-configuration-table"]],"Cache Control":[[2,null]],"Cache Flushing":[[2,"cache-flushing"]],"Clock And Reset":[[3,null]],"Clock Gating Control Register (mcgc)":[[5,"clock-gating-control-register-mcgc"]],"Clock Gating Control Register (mcgc, at CSR 0x7F8). Field Bits Description":[[5,"tab-clock-gating-cr"]],"Clocking":[[3,"clocking"]],"Cocotb tests":[[25,"cocotb-tests"]],"Complex Port List":[[4,null]],"Compliance Test Suite Failures":[[21,null]],"Configurability":[[13,"configurability"]],"Configuration":[[8,"configuration"]],"Configuration Registers (pmpcfgX)":[[18,"configuration-registers-pmpcfgx"]],"Control/Status Registers":[[5,"control-status-registers"],[7,"control-status-registers"],[15,"control-status-registers"],[17,"control-status-registers"],[19,"control-status-registers"],[22,"control-status-registers"]],"Control/Status Registers in Debug Module Interface Address Space":[[7,"control-status-registers-in-debug-module-interface-address-space"]],"Control/Status Registers in JTAG Address Space":[[7,"control-status-registers-in-jtag-address-space"]],"Control/Status Registers in RISC-V CSR Address Space":[[7,"control-status-registers-in-risc-v-csr-address-space"]],"Core":[[16,"core"]],"Core Activity States":[[19,"tab-core-activity-states"]],"Core Complex":[[16,"core-complex"]],"Core Complex Asynchronous Signals":[[3,"tab-core-complex-async-signals"]],"Core Complex Reset (rst_l)":[[3,"core-complex-reset-rst-l"]],"Core Complex Reset to Debug Mode":[[3,"core-complex-reset-to-debug-mode"]],"Core Complex Signals":[[4,"tab-core-complex-signals"]],"Core Complex signals tracked by the Shadow Core":[[8,"tab-shadow-core-tracked-signals"]],"Core Control Interfaces":[[19,"core-control-interfaces"]],"Core Error Counter/Threshold Registers":[[10,"core-error-counter-threshold-registers"]],"Core Firmware-Initiated Halt":[[19,"core-firmware-initiated-halt"]],"Core Local":[[15,"core-local"]],"Core Memories and Memory-Mapped Register Blocks Alignment Rules":[[1,"core-memories-and-memory-mapped-register-blocks-alignment-rules"]],"Core Memory-Related Build Arguments":[[1,"core-memory-related-build-arguments"]],"Core Overview":[[16,null]],"Core Pause Control Register (mcpc)":[[19,"core-pause-control-register-mcpc"]],"Core Pause Control Register (mcpc, at CSR 0x7C2)":[[19,"tab-core-pause-ctrl-register"]],"Core Power and Multi-Core Debug Control and Status Signals":[[19,"core-power-and-multi-core-debug-control-and-status-signals"]],"Core Wake-Up Events":[[19,"core-wake-up-events"]],"Core-Local / D-Bus Access Prediction":[[15,"core-local-d-bus-access-prediction"]],"Correctable Ecc/Parity Errors":[[15,"correctable-ecc-parity-errors"]],"Correctable Error Local Interrupt":[[15,"correctable-error-local-interrupt"]],"Count-Impacting Conditions":[[17,"count-impacting-conditions"]],"Counters":[[17,"counters"]],"Coverage analysis":[[25,"coverage-analysis"]],"Coverage analysis with open source tools":[[25,"coverage-analysis-with-open-source-tools"]],"Current implementation":[[25,"current-implementation"]],"D-Bus Error Address Unlock Register (mdeau)":[[15,"d-bus-error-address-unlock-register-mdeau"]],"D-Bus Error Address Unlock Register (mdeau, at CSR 0xBC0)":[[15,"tab-d-bus-error-address-unlock-register"]],"D-Bus First Error Address Capture Register (mdseac)":[[15,"d-bus-first-error-address-capture-register-mdseac"]],"D-Bus First Error Address Capture Register (mdseac, at CSR 0xFC0)":[[15,"tab-d-bus-first-error-address-capture-register"]],"DCCM Correctable Error Counter/Threshold Register (mdccmect)":[[10,"dccm-correctable-error-counter-threshold-register-mdccmect"]],"DCCM Correctable Error Counter/Threshold Register (mdccmect, at CSR 0x7F2)":[[10,"tab-mdccmect"]],"DMA Operations While Halted":[[19,"dma-operations-while-halted"]],"DMA Slave Port":[[15,"dma-slave-port"]],"DTM Control and Status Register (dtmcs)":[[7,"dtm-control-and-status-register-dtmcs"]],"DTM Control and Status Register (dtmcs, at JTAG 0x10)":[[7,"tab-dtmcs"]],"Data":[[15,"data"],[15,"id27"]],"Debug Abstract Command Register May Return Non-Zero Value On Read":[[9,"debug-abstract-command-register-may-return-non-zero-value-on-read"]],"Debug Control and Status Register (dcsr)":[[7,"debug-control-and-status-register-dcsr"]],"Debug Control and Status Register (dcsr, at CSR 0x7B0)":[[7,"tab-dcsr"]],"Debug Mode":[[19,"debug-mode"]],"Debug Module Control Register (dmcontrol)":[[7,"debug-module-control-register-dmcontrol"]],"Debug Module Control Register (dmcontrol, at Debug Module Offset 0x10)":[[7,"tab-dmcontrol"]],"Debug Module Interface Access Register (dmi)":[[7,"debug-module-interface-access-register-dmi"]],"Debug Module Interface Access Register (dmi, at JTAG 0x11)":[[7,"tab-dmi"]],"Debug Module Reset (dbg_rst_l)":[[3,"debug-module-reset-dbg-rst-l"]],"Debug Module Status Register (dmstatus)":[[7,"debug-module-status-register-dmstatus"]],"Debug Module Status Register (dmstatus, at Debug Module Offset 0x11)":[[7,"tab-dmstatus"]],"Debug PC Register (dpc)":[[7,"debug-pc-register-dpc"]],"Debug PC Register (dpc, at CSR 0x7B1)":[[7,"tab-dpc"]],"Debug Resume Requests":[[19,"tab-debug-resume-requests"]],"Debug Scenarios":[[19,"debug-scenarios"]],"Debug Support":[[7,null]],"Debugger Initiating Reset via JTAG Interface":[[3,"debugger-initiating-reset-via-jtag-interface"]],"Decoding of the pmpcfgX register":[[18,"tab-riscv-pmpcfgx-register"]],"Description":[[22,"description"]],"Diagnostic Access":[[2,"diagnostic-access"]],"Document Revision History":[[14,"document-revision-history"]],"Dual-Core Lockstep (DCLS)":[[8,null]],"Enabling/Disabling I-Cache":[[2,"enabling-disabling-i-cache"]],"Errata":[[9,null]],"Error Correcting Code (ECC)":[[10,"error-correcting-code-ecc"]],"Error Detection and Handling":[[10,"error-detection-and-handling"]],"Error Detection, Recovery, and Logging":[[10,"tab-error-detection-recovery-logging"]],"Error Policy":[[8,"error-policy"]],"Events":[[17,"events"]],"Example Interrupt Flows":[[13,"example-interrupt-flows"]],"Example Interrupt Macros":[[13,"example-interrupt-macros"]],"Exception Handling":[[15,"exception-handling"]],"Exceptions":[[18,"exceptions"]],"Expected SoC Behavior for Accesses":[[15,"expected-soc-behavior-for-accesses"]],"External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct)":[[13,"external-interrupt-claim-id-priority-level-capture-trigger-register-meicpct"]],"External Interrupt Claim ID / Priority Level Capture Trigger Register (meicpct, at CSR 0xBCA)":[[13,"tab-external-interrupt-claim-id"]],"External Interrupt Claim ID\u2019s Priority Level Register (meicidpl)":[[13,"external-interrupt-claim-id-s-priority-level-register-meicidpl"]],"External Interrupt Claim ID\u2019s Priority Level Register (meicidpl, at CSR 0xBCB)":[[13,"tab-external-interrupt-claim-id-priority-level-register"]],"External Interrupt Current Priority Level Register (meicurpl)":[[13,"external-interrupt-current-priority-level-register-meicurpl"]],"External Interrupt Current Priority Level Register (meicurpl, at CSR 0xBCC)":[[13,"tab-external-interrupt-current-priority-level-register"]],"External Interrupt Enable Register S=1..255 (meieS, at PIC_base_addr+0x2000+S*4)":[[13,"tab-external-interrupt-enable-register"]],"External Interrupt Enable Registers (meieS)":[[13,"external-interrupt-enable-registers-meies"]],"External Interrupt Gateway Clear Register S=1..255 (meigwclrS, at PIC_base_addr+0x5000+S*4)":[[13,"tab-external-interrupt-gateway-clear-register"]],"External Interrupt Gateway Clear Registers (meigwclrS)":[[13,"external-interrupt-gateway-clear-registers-meigwclrs"]],"External Interrupt Gateway Configuration Register S=1..255 (meigwctrlS, at PIC_base_addr+0x4000+S*4)":[[13,"tab-external-interrupt-gateway-configuration-register"]],"External Interrupt Gateway Configuration Registers (meigwctrlS)":[[13,"external-interrupt-gateway-configuration-registers-meigwctrls"]],"External Interrupt Handler Address Pointer Register (meihap)":[[13,"external-interrupt-handler-address-pointer-register-meihap"]],"External Interrupt Handler Address Pointer Register (meihap, at CSR 0xFC8)":[[13,"tab-external-interrupt-handler-address-pointer-register"]],"External Interrupt Pending Register X=0..7 (meipX, at PIC_base_addr+0x1000+X*4)":[[13,"tab-external-interrupt-pending-register"]],"External Interrupt Pending Registers (meipX)":[[13,"external-interrupt-pending-registers-meipx"]],"External Interrupt Priority Level Register S=1..255 (meiplS, at PIC_base_addr+S*4)":[[13,"tab-external-interrupt-priority-level-register"]],"External Interrupt Priority Level Registers (meiplS)":[[13,"external-interrupt-priority-level-registers-meipls"]],"External Interrupt Priority Threshold Register (meipt)":[[13,"external-interrupt-priority-threshold-register-meipt"]],"External Interrupt Priority Threshold Register (meipt, at CSR 0xBC9)":[[13,"tab-external-interrupt-priority-threshold-register"]],"External Interrupt Source":[[13,"external-interrupt-source"]],"External Interrupt Sources":[[13,"external-interrupt-sources"]],"External Interrupt Vector Table Register (meivt)":[[13,"external-interrupt-vector-table-register-meivt"]],"External Interrupt Vector Table Register (meivt, at CSR 0xBC8)":[[13,"tab-external-interrupt-vector-table-register"]],"External Interrupts":[[13,null]],"External Interrupts While Halted":[[19,"external-interrupts-while-halted"]],"Fast Interrupt Redirect":[[13,"fast-interrupt-redirect"]],"Feature Descriptions":[[2,"feature-descriptions"]],"Feature Disable Control Register (mfdc)":[[5,"feature-disable-control-register-mfdc"]],"Feature Disable Control Register (mfdc, at CSR 0x7F9). Field Bits Description":[[5,"tab-feature-disable-cr"]],"Features":[[2,"features"],[3,"features"],[13,"features"],[16,"features"],[17,"features"],[19,"features"],[22,"features"]],"Fencing":[[15,"fencing"]],"Fetching sources":[[23,"fetching-sources"]],"Forced Debug Halt":[[19,"forced-debug-halt"]],"Forced Debug Halt Status Register (mfdhs)":[[19,"forced-debug-halt-status-register-mfdhs"]],"Forced Debug Halt Status Register (mfdhs, at CSR 0x7CF)":[[19,"tab-forced-debug-halt-status-register"]],"Forced Debug Halt Threshold Register (mfdht)":[[19,"forced-debug-halt-threshold-register-mfdht"]],"Forced Debug Halt Threshold Register (mfdht, at CSR 0x7CE)":[[19,"tab-forced-debug-halt-thld-register"]],"Functional Blocks":[[16,"functional-blocks"]],"Further Optimizations":[[13,"further-optimizations"]],"Gateway":[[13,"gateway"]],"General Description":[[10,"general-description"]],"Halt Summary 0 Register (haltsum0)":[[7,"halt-summary-0-register-haltsum0"]],"Halt Summary 0 Register (haltsum0, at Debug Module Offset 0x40)":[[7,"tab-haltsum0"]],"Handling of Correctable ECC/Parity Errors Access Core/Bus Side Effect Action":[[15,"tab-handling-correctable-ecc-errors"]],"Handling of Misaligned Accesses":[[15,"tab-handling-misaligned-addresses"]],"Handling of Uncorrectable ECC Errors":[[15,"tab-handling-uncorrectable-ecc-errors"]],"Handling of Unmapped Addresses":[[15,"tab-handling-unmapped-addresses"]],"I-Cache Array Data 0 High Register (dicad0h)":[[2,"i-cache-array-data-0-high-register-dicad0h"]],"I-Cache Array Data 0 High Register (dicad0h, at CSR 0x7CC)":[[2,"tab-cache-array-dicad0h"]],"I-Cache Array Data 0 Register (dicad0)":[[2,"i-cache-array-data-0-register-dicad0"]],"I-Cache Array Data 0 Register (dicad0, at CSR 0x7C9)":[[2,"tab-cache-array-dicad0"]],"I-Cache Array Data 1 Register (dicad1)":[[2,"i-cache-array-data-1-register-dicad1"]],"I-Cache Array Data 1 Register (dicad1, at CSR 0x7CA).":[[2,"tab-cache-array-dicad1"]],"I-Cache Array Go Register (dicago)":[[2,"i-cache-array-go-register-dicago"]],"I-Cache Array Go Register (dicago, at CSR 0x7CB)":[[2,"tab-cache-array-dicago"]],"I-Cache Array/Way/Index Selection Register (dicawics)":[[2,"i-cache-array-way-index-selection-register-dicawics"]],"I-Cache Array/Way/Index Selection Register (dicawics, at CSR 0x7C8)":[[2,"tab-cache-array-dicawics"]],"I-Cache Control/Status Registers":[[2,"i-cache-control-status-registers"]],"I-Cache Error Counter/Threshold Register (micect)":[[10,"i-cache-error-counter-threshold-register-micect"]],"I-Cache Error Counter/Threshold Register (micect, at CSR 0x7F0)":[[10,"tab-i-cache-error-counter-threshold-register"]],"I-FENCE.I-01 and fence_i":[[21,"i-fence-i-01-and-fence-i"]],"I-MISALIGN_JMP-01":[[21,"i-misalign-jmp-01"]],"I-MISALIGN_LDST-01":[[21,"i-misalign-ldst-01"]],"ICCM Correctable Error Counter/Threshold Register (miccmect)":[[10,"iccm-correctable-error-counter-threshold-register-miccmect"]],"ICCM Correctable Error Counter/Threshold Register (miccmect, at CSR 0x7F1)":[[10,"tab-iccm-correctable-error-counter-threshold-register"]],"ICCM and DCCM":[[15,"iccm-and-dccm"]],"IDCODE Register (IDCODE)":[[7,"idcode-register-idcode"]],"IDCODE Register (IDCODE, at JTAG 0x01)":[[7,"tab-idcode-registers"]],"Identification of signals without coverage":[[25,"identification-of-signals-without-coverage"]],"Impact on Generated Code":[[13,"impact-on-generated-code"]],"Imprecise Bus Error Non-Maskable Interrupt":[[15,"imprecise-bus-error-non-maskable-interrupt"]],"Imprecise Data Bus Errors":[[15,"imprecise-data-bus-errors"]],"Initialization":[[13,"initialization"]],"Instructions":[[15,"instructions"],[15,"id26"]],"Interactive Debugging in Simulation":[[20,null]],"Internal Timer Bound 0 / 1 Register (mitb0/1)":[[22,"internal-timer-bound-0-1-register-mitb0-1"]],"Internal Timer Bound 0 / 1 Register (mitb0/1, at CSR 0x7D3 / 0x7D6)":[[22,"tab-internal-timer-bound-register"]],"Internal Timer Control 0 / 1 Register (mitctl0/1)":[[22,"internal-timer-control-0-1-register-mitctl0-1"]],"Internal Timer Control 0 / 1 Register (mitctl0/1, at CSR 0x7D4 / 0x7D7)":[[22,"tab-internal-timer-control-register"]],"Internal Timer Counter 0 / 1 Register (mitcnt0/1)":[[22,"internal-timer-counter-0-1-register-mitcnt0-1"]],"Internal Timer Counter 0 / 1 Register (mitcnt0/1, at CSR 0x7D2 / 0x7D5)":[[22,"tab-internal-timer-counter-register"]],"Internal Timer Local Interrupts":[[22,"internal-timer-local-interrupts"]],"Internal Timers":[[22,null]],"Interrupt Chaining":[[13,"interrupt-chaining"]],"Interrupt Enable/Disable Code Samples":[[13,"interrupt-enable-disable-code-samples"]],"Interrupt Nesting":[[13,"interrupt-nesting"]],"Interrupt Priorities":[[12,null]],"Interrupt Target":[[13,"interrupt-target"]],"List of Countable Events":[[17,"tab-list-of-countable-events"]],"Load-To-Load and Store-To-Store Ordering":[[15,"load-to-load-and-store-to-store-ordering"]],"Load/Store Ordering":[[15,"load-store-ordering"]],"Local Memory-Mapped Control/Status Registers":[[15,"local-memory-mapped-control-status-registers"]],"Low-Level Core Control":[[5,null]],"Machine Cause Register (mcause)":[[0,"machine-cause-register-mcause"]],"Machine Cause Register (mcause, at CSR 0x342)":[[0,"tab-machine-cause-register"]],"Machine Counter-Enable Register (mcounteren)":[[24,"machine-counter-enable-register-mcounteren"]],"Machine Environment Configuration Registers (menvcfg,menvcfgh)":[[24,"machine-environment-configuration-registers-menvcfg-menvcfgh"]],"Machine Hardware Thread ID Register (mhartid)":[[0,"machine-hardware-thread-id-register-mhartid"]],"Machine Hardware Thread ID Register (mhartid, at CSR 0xF14)":[[0,"tab-machine-hw-thread-id-register"]],"Machine ISA Register (misa)":[[24,"machine-isa-register-misa"]],"Machine Interrupt Enable (mie) and Machine Interrupt Pending (mip) Registers":[[0,"machine-interrupt-enable-mie-and-machine-interrupt-pending-mip-registers"]],"Machine Interrupt Enable Register (mie, at CSR 0x304)":[[0,"tab-machine-interrupt-enable-register"]],"Machine Interrupt Pending Register (mip, at CSR 0x344)":[[0,"tab-machine-interrupt-pending-register"]],"Machine Secondary Cause Register (mscause)":[[15,"machine-secondary-cause-register-mscause"]],"Machine Secondary Cause Register (mscause, at CSR 0x7FF)":[[15,"tab-machine-secondary-cause-register"]],"Machine Security Configuration Register (mseccfg, mseccfgh)":[[24,"machine-security-configuration-register-mseccfg-mseccfgh"]],"Machine Status Register (mstatus)":[[24,"machine-status-register-mstatus"]],"Mapping Restrictions":[[15,"mapping-restrictions"]],"Match Control Register (mcontrol)":[[7,"match-control-register-mcontrol"]],"Match Control Register (mcontrol, at CSR 0x7A1)":[[7,"tab-mcontrol"]],"Memory Access Ordering":[[15,"memory-access-ordering"]],"Memory Address Map":[[15,"memory-address-map"]],"Memory Error Protection":[[10,null]],"Memory Hierarchy":[[10,"memory-hierarchy"]],"Memory Hierarchy Components and Protection":[[10,"tab-memory-hierarchy-components-and-protection"]],"Memory Map":[[15,null]],"Memory Protection":[[15,"memory-protection"]],"Memory Protection Build Argument Rules":[[1,"memory-protection-build-argument-rules"]],"Memory Protection Build Arguments":[[1,"memory-protection-build-arguments"],[1,"id1"]],"Memory Synchronization Trigger Register (dmst)":[[15,"memory-synchronization-trigger-register-dmst"]],"Memory Synchronization Trigger Register (dmst, at CSR 0x7C4)":[[15,"tab-memory-synchronization-trigger-register"]],"Memory Type Access Properties":[[15,"memory-type-access-properties"]],"Memory Types":[[15,"memory-types"]],"Memory-Related Build Arguments":[[1,"memory-related-build-arguments"]],"Misaligned Accesses":[[15,"misaligned-accesses"]],"Monitored IOs":[[8,"monitored-ios"]],"Monitored Registers":[[8,"monitored-registers"]],"Monitored VeeR EL2 Registers":[[8,"tab-dcls-monitored-veer-el2-registers"]],"Multi-Core Debug Control":[[19,"multi-core-debug-control"]],"Multi-Core Debug Control and Status Signals":[[19,"multi-core-debug-control-and-status-signals"]],"Naming Convention":[[13,"naming-convention"]],"Non-Maskable Interrupt (NMI) Signal and Vector":[[15,"non-maskable-interrupt-nmi-signal-and-vector"]],"Non-Standard RISC-V CSRs":[[6,"non-standard-risc-v-csrs"]],"Ordering Of Core and DMA Accesses":[[15,"ordering-of-core-and-dma-accesses"]],"Ordering of Store - Load with No Side Effects (i.e., Idempotent)":[[15,"ordering-of-store-load-with-no-side-effects-i-e-idempotent"]],"Overview of Major Functional Units":[[13,"overview-of-major-functional-units"]],"PIC Block Diagram":[[13,"pic-block-diagram"]],"PIC CSR Address Map":[[13,"pic-csr-address-map"]],"PIC Configuration Register (mpiccfg)":[[13,"pic-configuration-register-mpiccfg"]],"PIC Configuration Register (mpiccfg, at PIC_base_addr+0x3000)":[[13,"tab-pic-configuration-register"]],"PIC Control/Status Registers":[[13,"pic-control-status-registers"]],"PIC Core":[[13,"pic-core"]],"PIC Memory-Mapped Register Address Map":[[13,"pic-memory-mapped-register-address-map"]],"PIC Memory-mapped Register Address Map":[[13,"tab-pic-memory-mapped-register-address-map"]],"PIC Non-standard RISC-V CSR Address Map":[[13,"tab-pic-non-standard-risc-v-csr-address-map"]],"PMP Enhancements for Memory Access and Execution Prevention on Machine Mode":[[24,"pmp-enhancements-for-memory-access-and-execution-prevention-on-machine-mode"]],"PMP check example":[[18,"pmp-check-example"]],"PMP module":[[18,"pmp-module"]],"PMP related exception codes":[[18,"tab-riscv-pmp-exceptions"]],"Parity":[[10,"parity"]],"Partial Writes":[[15,"partial-writes"]],"Performance Monitoring":[[17,null]],"Performance Targets":[[13,"performance-targets"]],"Physical Memory Protection":[[18,null]],"Physical Memory Protection CSRs":[[18,"physical-memory-protection-csrs"]],"Power Control":[[19,"power-control"]],"Power Control and Status Signals":[[19,"power-control-and-status-signals"]],"Power Management":[[19,"power-management"]],"Power Management Control Register (mpmc)":[[19,"power-management-control-register-mpmc"]],"Power Management Control Register (mpmc, at CSR 0x7C6)":[[19,"tab-power-mgmt-ctrl-register"]],"Power Management and Multi-Core Debug Control":[[19,null]],"Power Reduction":[[13,"power-reduction"]],"Power States":[[19,"power-states"]],"Prerequisites":[[23,"prerequisites"]],"Privilege Mode Transitions and Exception Handling":[[24,"privilege-mode-transitions-and-exception-handling"]],"Providing a verilog file for simulation":[[23,"providing-a-verilog-file-for-simulation"]],"Quality Of Service":[[15,"quality-of-service"]],"RISC-V VeeR EL2 Programmer\u2019s Reference Manual":[[11,null],[14,null]],"RISCOF Verification":[[25,"riscof-verification"]],"RISCOF model plugin":[[25,"riscof-model-plugin"]],"RISCV-DV Test flow":[[25,"riscv-dv-test-flow"]],"RISCV-DV verification":[[25,"riscv-dv-verification"]],"RTL-level tests":[[25,"rtl-level-tests"]],"Read a Chunk of an I-cache Cache Line":[[2,"read-a-chunk-of-an-i-cache-cache-line"]],"Read a Tag and Status Information of an I-cache Cache Line":[[2,"read-a-tag-and-status-information-of-an-i-cache-cache-line"]],"Read or Write a Full I-Cache Cache Line":[[2,"read-or-write-a-full-i-cache-cache-line"]],"Reference Documents":[[14,"reference-documents"],[14,"tab-reference-documents"]],"Region Access Control Register (mrac)":[[15,"region-access-control-register-mrac"]],"Region Access Control Register (mrac, at CSR 0x7C0)":[[15,"tab-region-access-control-register"]],"Registers in Debug Module Interface Address Space":[[7,"tab-registers-dmi"]],"Registers in JTAG Debug Transport Module Address Space":[[7,"tab-registers-jtag"]],"Regression tests":[[25,"regression-tests"]],"Regular Operation":[[3,"regular-operation"],[13,"regular-operation"]],"Renode integration":[[25,"renode-integration"]],"Renode tests":[[25,"renode-tests"]],"Reset":[[3,"reset"]],"Reset Signal and Vector":[[15,"reset-signal-and-vector"]],"Revision History":[[14,"tab-revision-history"]],"Rules":[[13,"rules"]],"Rules for Core-Local Memory Accesses":[[15,"rules-for-core-local-memory-accesses"]],"Running Tock OS":[[23,null]],"Running simulation in Verilator":[[23,"running-simulation-in-verilator"]],"Running simulation in Verilator with applications":[[23,"running-simulation-in-verilator-with-applications"]],"Scenario 1: Core Halt \u2192 MPC Halt \u2192 MPC Run \u2192 Core Resume":[[19,"scenario-1-core-halt-mpc-halt-mpc-run-core-resume"]],"Scenario 2: Core Halt \u2192 MPC Halt \u2192 Core Resume \u2192 MPC Run":[[19,"scenario-2-core-halt-mpc-halt-core-resume-mpc-run"]],"Scenario 3: Mpc Halt \u2192 Core Halt \u2192 Core Resume \u2192 Mpc Run":[[19,"scenario-3-mpc-halt-core-halt-core-resume-mpc-run"]],"Scenario 4: MPC Halt \u2192 Core Halt \u2192 MPC Run \u2192 Core Resume":[[19,"scenario-4-mpc-halt-core-halt-mpc-run-core-resume"]],"Selecting the Proper Error Protection Level":[[10,"selecting-the-proper-error-protection-level"]],"Shadow Core Control":[[8,"shadow-core-control"]],"Shadow Core Control Signals":[[8,"tab-shadow-core-control-signals"]],"Single Stepping":[[19,"single-stepping"]],"Software Interrupts":[[15,"software-interrupts"]],"Software execution tests":[[25,"software-execution-tests"]],"Speculative Bus Accesses":[[15,"speculative-bus-accesses"]],"Standard Extensions":[[16,"standard-extensions"]],"Standard RISC-V CSRs":[[6,"standard-risc-v-csrs"]],"Standard RISC-V CSRs with Core-Specific Adaptations":[[0,null]],"Standard RISC-V Registers":[[17,"standard-risc-v-registers"]],"Starting simulation in Verilator":[[23,"starting-simulation-in-verilator"]],"Summary":[[19,"summary"]],"Summary of NMI mcause Values":[[15,"tab-summary-nmi-mcause-values"]],"Support for Vectored External Interrupts":[[13,"support-for-vectored-external-interrupts"]],"System Bus Access Control and Status Register (sbcs)":[[7,"system-bus-access-control-and-status-register-sbcs"]],"System Bus Access Control and Status Register (sbcs, at Debug Module Offset 0x38)":[[7,"tab-sbcs"]],"System Bus Address 31:0 Register (sbaddress0)":[[7,"system-bus-address-31-0-register-sbaddress0"]],"System Bus Address 31:0 Register (sbaddress0, at Debug Module Offset 0x39)":[[7,"tab-sbaddress0"]],"System Bus Data 31:0 Register (sbdata0)":[[7,"system-bus-data-31-0-register-sbdata0"]],"System Bus Data 31:0 Register (sbdata0, at Debug Module Offset 0x3C)":[[7,"tab-sbdata0"]],"System Bus Data 63:32 Register (sbdata1)":[[7,"system-bus-data-63-32-register-sbdata1"]],"System Bus Data 63:32 Register (sbdata1, at Debug Module Offset 0x3D)":[[7,"tab-sbdata1"]],"System Bus-to-Core Clock Ratios":[[3,"system-bus-to-core-clock-ratios"]],"System Memory-Mapped I/O":[[15,"system-memory-mapped-i-o"]],"System ROMs":[[15,"system-roms"]],"System SRAMs":[[15,"system-srams"]],"Theory Of Operation":[[2,"theory-of-operation"],[13,"theory-of-operation"]],"Theory of Operation":[[18,"theory-of-operation"]],"Trigger Data 1 Register (tdata1)":[[7,"trigger-data-1-register-tdata1"]],"Trigger Data 1 Register (tdata1, at CSR 0x7A1)":[[7,"tab-tdata1"]],"Trigger Data 2 Register (tdata2)":[[7,"trigger-data-2-register-tdata2"]],"Trigger Data 2 Register (tdata2, at CSR 0x7A2)":[[7,"tab-tdata2"]],"Trigger Select Register (tselect)":[[7,"trigger-select-register-tselect"]],"Trigger Select Register (tselect, at CSR 0x7A0)":[[7,"tab-tselect"]],"UVM verification":[[25,"uvm-verification"]],"Uncorrectable Ecc Errors":[[15,"uncorrectable-ecc-errors"]],"Unit, Signal, and Register Naming":[[13,"unit-signal-and-register-naming"]],"Unmapped Addresses":[[15,"unmapped-addresses"]],"Use Cases":[[2,"use-cases"]],"User Mode":[[24,null]],"User Mode Performance Counters (cycle, cycleh, instret, instreth)":[[24,"user-mode-performance-counters-cycle-cycleh-instret-instreth"]],"Validation Plan":[[8,"validation-plan"],[8,"vp-block-name-list-table"]],"VeeR EL2 Core-Specific Standard RISC-V Machine Information CSRs":[[6,"tab-veer-el2-core-specific-std-rv-machine-information-csrs"]],"VeeR EL2 DCLS Overview":[[8,"veer-el2-dcls-overview"]],"VeeR EL2 Memory Address Map (Example)":[[15,"tab-veer-el2-memory-address-map"]],"VeeR EL2 Multi-Core Debug Control and Status Signals":[[19,"tab-veer-el2-multi-core-debug-ctrl-status-signals"]],"VeeR EL2 Non-Standard RISC-V CSR Address Map":[[6,"tab-veer-el2-non-std-risc-v-csr-address-map"]],"VeeR EL2 Platform-specific and Standard RISC-V Interrupt Priorities. Table is sorted from highest Interrupt priority to lowest Interrupt priority":[[12,"tab-veer-el2-platform-specific-and-std-risc-v-interrupt-priorities"]],"VeeR EL2 Power Control and Status Signals":[[19,"tab-veer-el2-power-ctrl-status-signals"]],"VeeR EL2 Standard RISC-V CSR Address Map":[[6,"tab-veer-el2-std-risc-v-csr-address-map"]],"VeeR EL2\u2019s RISC-V Standard Extensions":[[16,"tab-riscv-std-ext"]],"Verification":[[18,"verification"],[25,null]],"Verification coverage":[[25,"verification-coverage"]],"Write Alignment Rules":[[15,"write-alignment-rules"]],"Write a Chunk of an I-Cache Cache Line":[[2,"write-a-chunk-of-an-i-cache-cache-line"]],"Write a Tag and Status Information of an I-Cache Cache Line":[[2,"write-a-tag-and-status-information-of-an-i-cache-cache-line"]]},"docurls":["adaptations.html","build-args.html","cache.html","clocks.html","complex-ports.html","core-control.html","csrs.html","debugging.html","dual-core-lock-step.html","errata.html","error-protection.html","index.html","interrupt-priority.html","interrupts.html","intro.html","memory-map.html","overview.html","performance.html","physical-memory-protection.html","power.html","simulation-debugging.html","tests.html","timers.html","tock.html","user-mode.html","verification.html"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.todo":2},"indexentries":{},"objects":{},"objnames":{},"objtypes":{},"terms":{"":[0,1,2,3,4,6,7,8,9,10,15,18,19,21,22,23,24,25],"0":[0,1,4,5,6,8,10,12,14,15,17,18,19,21],"00":[2,13,18],"000":2,"000000":25,"00000000":23,"01":[11,18],"0b000":[4,8],"0b0000":[4,8],"0b00001000":18,"0b00001111":18,"0b0000_0000":[4,8],"0b01":[4,8,18],"0b011":[4,8],"0b100":[4,8],"0b1111":[4,8],"0h":2,"0x0":[0,15],"0x00":7,"0x0000":[7,13],"0x00000000":18,"0x00000400":18,"0x00000800":18,"0x00000fff":18,"0x00001000":18,"0x00001fff":18,"0x00002000":18,"0x0000_0000":[0,1,15],"0x0000_0001":[0,3],"0x0000_0002":0,"0x0000_0003":[0,3],"0x0000_0004":[0,6],"0x0000_0005":0,"0x0000_0006":0,"0x0000_0007":0,"0x0000_000b":0,"0x0000_0010":6,"0x0000_003f":1,"0x0000_0045":6,"0x0000_2000":1,"0x0000_4000":1,"0x0000_6000":1,"0x0001_0000":1,"0x0002_0000":1,"0x0003":13,"0x0003_0000":1,"0x0003_ffff":15,"0x0004":13,"0x0004_0000":15,"0x0005_ffff":15,"0x0006_0000":15,"0x0007_ffff":15,"0x0008_0000":15,"0x0009_ffff":15,"0x000a_0000":15,"0x03":18,"0x0f":15,"0x0fff":[7,13],"0x0fff_ffff":15,"0x1":15,"0x1000":7,"0x1000_0000":15,"0x101f":7,"0x1020":7,"0x1fff":13,"0x1fff_ffff":15,"0x2":15,"0x20000000":23,"0x2000_0000":15,"0x2003":13,"0x2004":13,"0x2fff":13,"0x2fff_ffff":15,"0x3":15,"0x300":6,"0x3000_0000":15,"0x3003":13,"0x3004":13,"0x301":6,"0x304":6,"0x305":6,"0x320":6,"0x323":6,"0x324":6,"0x325":6,"0x326":6,"0x340":6,"0x341":6,"0x342":[6,18],"0x343":6,"0x344":6,"0x3fff":13,"0x3fff_ffff":15,"0x4":15,"0x4000":15,"0x4000_0000":15,"0x4000_1104":6,"0x4003":13,"0x4004":13,"0x4fff":13,"0x4fff_ffff":15,"0x5":15,"0x5000_0000":15,"0x5003":13,"0x5004":13,"0x5fff_ffff":15,"0x6":15,"0x6000_0000":15,"0x6fff_ffff":15,"0x7":15,"0x7000_0000":15,"0x7a0":6,"0x7a1":6,"0x7a2":6,"0x7b0":6,"0x7b1":6,"0x7c0":6,"0x7c2":6,"0x7c4":6,"0x7c6":6,"0x7c8":6,"0x7c9":6,"0x7ca":6,"0x7cb":6,"0x7cc":6,"0x7ce":6,"0x7cf":6,"0x7d2":6,"0x7d3":6,"0x7d4":6,"0x7d5":6,"0x7d6":6,"0x7d7":6,"0x7f0":6,"0x7f1":6,"0x7f2":6,"0x7f8":6,"0x7f9":6,"0x7ff":6,"0x7fff":13,"0x7fff_ffff":15,"0x8":[15,24],"0x8000":15,"0x8000_0000":15,"0x8000_0001":3,"0x8000_0003":[0,3,15],"0x8000_0007":[0,15],"0x8000_000b":[0,15],"0x8000_001c":[0,15,22],"0x8000_001d":[0,15,22],"0x8000_001e":[0,15],"0x8fff_ffff":15,"0x9":15,"0x9000_0000":15,"0x9fff_ffff":15,"0xa":15,"0xa000_0000":15,"0xafff_ffff":15,"0xb":[15,24],"0xb00":6,"0xb000_0000":15,"0xb02":6,"0xb03":6,"0xb04":6,"0xb05":6,"0xb06":6,"0xb80":6,"0xb82":6,"0xb83":6,"0xb84":6,"0xb85":6,"0xb86":6,"0xbc0":6,"0xbc8":6,"0xbc9":6,"0xbca":6,"0xbcb":6,"0xbcc":6,"0xbfff_ffff":15,"0xc":15,"0xc000_0000":15,"0xcfff_ffff":15,"0xd":15,"0xd000_0000":15,"0xdfff_ffff":15,"0xe":15,"0xe000_0000":15,"0xefff_ffff":15,"0xf":[0,15],"0xf0":15,"0xf000_0000":[0,15],"0xf000_0001":[0,15],"0xf000_1000":[0,13,15],"0xf000_1001":[0,13,15],"0xf000_1002":[0,13,15],"0xf11":6,"0xf12":6,"0xf13":6,"0xf14":6,"0xfc0":6,"0xfc8":6,"0xff":15,"0xffff":7,"0xffff_ffc0":1,"0xffff_ffff":[1,15,22],"1":[0,1,3,4,5,6,8,10,12,14,15,16,17,18,20,21,23,24,25],"10":[0,2,3,5,7,13,14,15,17,18],"10_000_000":23,"11":[0,2,5,7,13,14,15,17,18,24],"111":7,"1149":7,"12":[0,5,7,13,14,15,17],"128":[1,7,15],"128kb":15,"13":[0,5,7,13,14,15,17,19,21,22],"14":[6,7,9,13,14,15,17,19],"15":[1,2,5,7,12,13,15,17,18,22],"153724":25,"153888":25,"16":[1,2,3,5,7,10,14,15,16,17,18,21],"16b":[15,17],"16nm":16,"17":[0,2,4,7,8,14,15,17],"18":[5,7,17],"19":[2,5,7,14,17],"1ghz":19,"2":[0,2,3,4,5,6,8,10,13,14,15,16,17,18,21,22,23,24],"20":[2,7,14,15,16,17,24],"2013":7,"2018":14,"20190608":14,"2020":14,"2021":14,"20211203":14,"2022":14,"2025":14,"21":[2,7,14,16,17],"211":20,"22":[2,7,13,14,17,21],"23":[2,7,14,17,25],"24":[2,7,17,20],"25":[2,7,17],"255":16,"256":[1,15],"256kb":2,"256mb":15,"26":[7,10,17],"2636790":25,"27":[0,7,10,17],"28":[0,1,7,17,22],"29":[0,7,14,17,22],"2_000_000":23,"3":[0,2,3,4,5,6,7,8,9,10,13,14,15,16,17,18,21,22],"30":[0,7,15,17],"31":[0,2,4,5,8,10,13,15,17,19,22],"32":[1,2,6,10,13,15,16,17,22,24],"32b":17,"32kb":13,"33":[7,17,18],"34":[7,17],"35":17,"36":17,"37":17,"38":17,"39":[10,17],"4":[0,1,2,3,4,5,6,7,8,10,14,15,16,17,18,22],"40":[7,17],"41":17,"42":17,"43":17,"44":17,"45":17,"46":17,"47":17,"48":[1,15,17],"48kb":1,"49":17,"5":[0,2,3,5,6,7,10,13,14,15,16,17,18,19,21],"50":17,"51":17,"511":17,"512":[1,17],"512kb":15,"513":17,"514":17,"515":17,"516":17,"53":17,"54":17,"55":17,"56":17,"57":17,"5bit":7,"6":[0,1,2,3,5,6,7,10,13,14,15,16,17,18,19,24],"600mhz":16,"63":[4,8],"64":[1,2,7,10,15,16,17,18,22],"64b":[1,15],"64kb":1,"7":[0,1,2,3,4,5,7,8,9,10,14,15,16,17,18,19],"8":[0,1,2,3,5,7,13,15,16,17,18,24],"8kb":[1,2],"8th":15,"9":[3,5,7,13,14,15,16,17],"94":14,"A":[0,1,2,3,5,7,9,10,13,15,17,18,19,22,25],"AS":14,"And":11,"As":[2,3,25],"At":13,"Be":14,"But":13,"By":24,"For":[1,2,4,7,10,13,15,16,18,19,22,23,25],"If":[0,2,3,7,8,10,13,15,17,19,22,25],"In":[0,2,3,4,7,8,10,13,15,17,18,19,20,23,24,25],"It":[2,7,8,10,13,15,17,18,19,20,24,25],"Its":25,"No":[1,7,8,10,13,17,19],"Not":[4,7,11,13,15],"OF":14,"OR":[8,14],"Of":[5,11,17],"On":[7,11,14,18],"One":[2,13,19],"That":13,"The":[0,1,2,3,4,5,7,8,9,10,13,14,15,16,17,18,19,20,21,22,23,24,25],"Their":15,"Then":20,"There":[2,8,13,15,16,19,25],"These":[7,9,10,13,15,19,20,22,24,25],"To":[2,7,8,11,13,14,18,19,20,23,25],"With":[13,18,24],"_bus_clk_en":3,"a0":[8,13],"a1":8,"a2":8,"aampostincr":7,"aamsiz":7,"aamvirtu":7,"aarpostincr":7,"aarsiz":7,"abbrevi":[10,11],"abil":[3,8],"abit":7,"abl":[3,15,19],"abort":7,"about":[7,15,19,24,25],"abov":[1,13,15,20,22,25],"abstract":[11,14,19],"accept":[7,19,25],"access":[0,1,3,5,6,8,10,11,13,14,16,17,18,19,20,21,22,25],"accommod":7,"accomplish":15,"accord":[15,18],"accordingli":19,"account":[8,15],"achiev":[3,9,13],"ack":[7,19],"ackhavereset":7,"acknowledg":[4,7,8,14,15,19],"across":15,"action":[7,8,10,14,19,20,25],"activ":[3,4,7,8,13,14,15,17,20,22,25],"active_l2clk":8,"actual":[10,15,20],"ad":[7,8,14,15,17,20,24],"adapt":[7,11,20],"add":[18,24,25],"adder":16,"addit":[0,2,7,10,13,14,15,16,18,19,20],"addition":8,"address":[0,1,2,4,5,8,10,11,14,16,19,21,22,23,25],"adequ":[3,10],"adjust":13,"advanc":14,"advantag":2,"affect":[7,13,15],"after":[3,5,7,8,10,13,14,15,17,18,19,22,24],"again":[7,10,13,15,17,19],"against":[7,8,25],"agre":[7,14],"agu":16,"ahb":[4,5,8,11,14,16,17],"algorithm":10,"align":[2,7,9,10,13,16,17,18,21],"all":[0,1,2,3,4,5,7,8,10,13,15,16,17,18,19,22,24,25],"allhalt":7,"allhavereset":7,"allianc":[14,25],"allnonexist":7,"alloc":16,"allow":[0,3,7,13,15,17,18,19,20,24,25],"allowlist":18,"allresumeack":7,"allrun":7,"allunavail":7,"almost":16,"along":23,"alreadi":[14,19,20,25],"also":[0,1,2,3,7,8,10,13,15,16,17,19,22,25],"altern":[8,13,21],"although":8,"alu":17,"alwai":[7,8,9,13,14,15,18,25],"amba":14,"amend":14,"amo":[0,10,13,15],"amount":13,"an":[1,3,7,8,9,10,13,14,15,17,18,19,20,22,24,25],"analysi":[3,10],"andn":16,"androut":3,"ani":[0,1,2,3,5,7,8,10,13,14,15,19,20,22,25],"annot":25,"anoth":[8,13,15,19],"antmicro":25,"anyhalt":7,"anyhavereset":7,"anynonexist":7,"anyresumeack":7,"anyrun":7,"anyunavail":7,"apach":14,"apart":10,"appear":13,"appli":[7,8,15,25],"applic":[8,10,11,14,24],"appropri":[7,13,20],"approxim":13,"apr":14,"apt":23,"ar":[0,1,2,3,4,5,7,8,10,13,14,15,16,17,18,19,20,21,22,24,25],"arch":23,"architectur":[6,7,8,10,14,15,16,21,25],"area":10,"argument":[2,5,8,10,11,15,25],"arm":[14,25],"around":7,"arrai":[6,10,13,15],"arriv":15,"artiffici":8,"asic":[13,14],"assembli":25,"assert":[0,3,8,13,15,18,19],"asset":25,"assign":1,"assist":15,"associ":[2,7,10,13,15,16],"assum":[20,25],"assumpt":7,"assur":25,"async":[4,8],"asynchron":[4,13,15,19],"atom":[13,15,18,19],"attach":[7,15,19],"attempt":[2,7,9,15,19],"authbusi":7,"authent":7,"auto":7,"autoexecdata0":7,"autoexecdata1":7,"autom":[11,25],"automat":[7,13,25],"automot":10,"autonom":[13,15],"avail":[7,8,10,14,15,20,25],"avoid":[3,7,9,10,13,15,19],"axi":14,"axi4":[4,5,8,15,16,17,23],"b":16,"b11":24,"back":[2,10,11,15,19,22,25],"backend":3,"background":[0,13],"backto":9,"bad":[6,7,8,10],"bank":2,"bare":25,"base":[1,6,7,8,10,13,14,15,16,17,19],"basi":14,"basic":[7,25],"batch":7,"bclr":16,"bclri":16,"bcompress":16,"bdecompress":16,"becaus":[7,9,10,13,15,19],"been":[7,13,15,16,18,19,20,25],"befor":[3,5,7,10,13,15,17,18,19,21,25],"begin":[10,16,25],"behav":7,"behavior":[0,2,3,5,7,8,10,11,13,14,17,19,21,22,24,25],"behind":15,"being":[7,10,13,15,22],"below":[0,2,7,8,10,13,15,19,25],"benchmark":25,"benefici":8,"benign":15,"better":10,"between":[3,7,8,13,15,19,21,25],"bext":16,"bexti":16,"bfp":16,"bigger":1,"bin":23,"binari":[20,23,25],"binv":16,"binvi":16,"bit":[0,1,2,3,4,6,7,8,10,13,14,15,16,17,18,19,21,22,24,25],"bitmanip":[14,17],"blob":21,"block":[0,5,10,11,14,15,19,24,25],"board":23,"bold":15,"boot":15,"border":13,"both":[7,8,10,13,15,18,19,20,22,25],"bound":[6,8],"boundari":[1,10,14,15,18,25],"bpd":[5,15],"branch":[5,7,15,16,17,21,25],"breakpoint":[0,4,7,8,11,15,19],"bring":19,"broadli":2,"bset":16,"bseti":16,"bu":[0,4,5,6,8,10,11,13,14,16,17,19,21],"bubbl":[13,15],"buffer":[3,5,7,15,19],"bug":2,"build":[2,3,5,10,11,15,20,25],"buildargu":15,"built":[10,20],"burst":[4,7,8],"buse":21,"busi":[7,17,19],"buss":4,"bypass":13,"byte":[1,2,7,9,15,16,18],"c":[16,20,21,23,25],"c0":[17,19],"c3":[17,19],"c6":19,"c_hello":23,"cach":[1,3,6,8,11,14,15,16,17,19],"cacheabl":[2,15],"cacheablei":15,"calcul":[2,13,15,16,18],"caliptra":[8,24,25],"call":[0,15,23,25],"came":19,"can":[2,3,4,7,8,10,13,15,18,19,20,22,23,24,25],"cancel":7,"candid":19,"cannot":[7,9,10,13,15,18,21],"capabl":[2,8,10,14,19,25],"captur":[6,7,10,14],"care":3,"carefulli":19,"carri":[13,16],"cascad":22,"case":[0,5,7,10,11,13,15,18,19,22,25],"categori":[2,10],"caus":[2,4,6,7,8,10,11,13,14,18,19,24,25],"ccm":14,"cd":[20,23],"cecd":5,"cell":10,"central":14,"certain":[0,15,25],"cfg":20,"chain":[7,11,25],"chainabl":7,"challeng":3,"chang":[7,10,13,14,16,18,19,23,24,25],"channel":[4,8,18],"chapter":[2,3,5,7,8,13,14,15,16,17,19,22,23,25],"character":15,"cheap":10,"check":[2,3,5,7,8,10,11,13,15],"checker":8,"chip":[10,13,14,19,25],"chipsalli":23,"choic":25,"choos":10,"chosen":13,"chunk":10,"ci":[20,25],"circuit":[3,13,14,15],"ck":25,"claim":6,"claimid":13,"clarif":13,"clarifi":14,"class":[13,15],"clear":[3,7,10,14,15,19,21,22],"clear_gatewai":13,"clear_gateway_":13,"clidpri":13,"clk":[3,4,7,8],"clmul":16,"clmulh":16,"clmulr":16,"clock":[4,6,7,8,10,11,13,15,17,19,22],"clone":23,"close":[3,8,10,14,16,25],"clrresethaltreq":7,"clz":16,"cmderr":7,"cmdtype":7,"co":25,"coalesc":[5,15],"code":[0,2,7,11,14,15,24,25],"codeword":10,"coincid":14,"collect":25,"column":[2,4,15,19],"com":[21,23],"combin":[2,15,16,22,23,25],"come":18,"command":[11,14,19,23,25],"comment":[8,10,14,15,17,19,25],"commit":[7,15,16,17,22],"common":[13,22],"commonli":10,"commun":[7,20,25],"compar":[8,13,18,25],"comparison":[8,25],"compat":13,"compil":[23,25],"complement":25,"complet":[7,15,19,23,25],"complex":[7,10,11,14,19],"complianc":[11,14],"compliant":[9,13,16,18,19,21],"compon":15,"compress":[16,21],"compris":10,"comput":2,"concept":13,"conceptu":[3,10,13,19],"concern":15,"condit":[0,7,10,11,13,14,15,19,22],"condition":13,"conf_param":[20,23],"config":[20,24],"configur":[3,7,11,15,16,20,21],"conform":[7,19],"confstrptrvalid":7,"congest":19,"conjunct":[15,25],"connect":[3,8,13,15,18,19,20],"consecut":[2,10],"consequ":13,"conserv":15,"consid":[7,8,15,17],"consider":[13,14],"consist":[13,19,20],"consolid":13,"constant":8,"constantli":13,"construct":13,"consum":13,"consumpt":[13,19],"contain":[7,8,13,15,16,18,20,24,25],"content":[2,7,10,13,14,15],"context":[13,25],"contigu":[0,13,15],"continu":[13,15,19,20,25],"control":[0,1,3,4,6,10,11,14,16,24],"convent":11,"convert":[13,25],"coordin":19,"copi":[2,7,8,10,14,24,25],"copyright":14,"core":[2,7,11,14,17,18,20,21,22,23,24,25],"core_id":[0,4,8],"coreid":0,"coremark":25,"corner":13,"correct":[0,2,6,12,14,25],"correctli":[7,8,25],"correspond":[1,7,13,15,17,18,19,22,25],"corrupt":[8,10],"corruption_detected_o":8,"cosmic":10,"cost":10,"could":[10,15,21],"couldn":7,"count":[10,11,14,15,22,25],"counter":[4,6,7,8,11,14,15,16,19],"coupl":[8,10,14,15,16],"cover":[2,8,10,13,19,25],"coverag":[8,11],"coverage_test":25,"coverage_test_":25,"coveragep":25,"cp":23,"cpop":16,"cpu":[8,14,15,16,20,25],"cpu_halt_ack":19,"cpu_halt_req":19,"cpu_halt_statu":19,"cpu_run_ack":19,"cpu_run_req":19,"crc":16,"crc32":16,"crc32c":16,"creat":[10,13,18,23,25],"critic":19,"cross":[1,7,13,14,15,19],"csr":[8,11,14,16,17,24,25],"csrdecode_m":18,"csrdecode_mu":18,"csrr":13,"csrrc":13,"csrwi":13,"csv":25,"ctl":20,"ctz":16,"cumul":13,"curl":23,"current":[6,7,10,19,20,23],"currpri":13,"custom":20,"cycl":[3,4,6,7,8,9,10,11,13,15,16,17,19,22,23],"cycleh":11,"cycles25":15,"d":[0,6,14,16,17,19],"d0580000":23,"d2":20,"da1042557":23,"dark":0,"dashboard":25,"dat":25,"data":[1,3,4,6,8,9,10,14,16,18,19,21,25],"data1":7,"data_access_addrx":1,"data_access_enablex":1,"data_access_maskx":1,"datacount":7,"date":[13,14],"db":[3,7,10,17,19,22],"dbg_bus_clk_en":[4,8],"dbg_rst_l":[4,7,8,14],"dc1":16,"dc3":16,"dc4":16,"dccm":[0,1,3,5,6,7,8,13,14,16,17,25],"dccm_clk_overrid":8,"dccm_ecc_double_error":8,"dccm_ecc_single_error":8,"dccm_rd_addr_hi":8,"dccm_rd_addr_lo":8,"dccm_rd_data_hi":8,"dccm_rd_data_lo":8,"dccm_rden":8,"dccm_wr_addr_hi":8,"dccm_wr_addr_lo":8,"dccm_wr_data_hi":8,"dccm_wr_data_lo":8,"dccm_wren":8,"dcl":11,"dcsr":[6,17,19],"deal":15,"deassert":[3,7,8,13,15,19],"debug":[2,4,6,8,10,11,14,15,16,17,21,22,25],"debug_brkpt_statu":[4,8,19],"debug_mode_statu":[14,19],"debugg":[2,7,9,13,15,19],"dec":[5,14],"dec_tlu_core_ecc_dis":8,"dec_tlu_perfcnt0":[4,8],"dec_tlu_perfcnt1":[4,8],"dec_tlu_perfcnt2":[4,8],"dec_tlu_perfcnt3":[4,8],"decemb":14,"decis":15,"decod":[10,13,14,16,17,20],"decompress":16,"decrement":[18,19],"dedic":[13,15,22,25],"deem":10,"deep":15,"default":[5,8,13,15,19,20,22,24,25],"defin":[7,8,13,18,24,25],"definit":[7,17,20,25],"degre":15,"delai":[3,7,8,14,19],"deliv":4,"deliveri":13,"deni":[18,24],"depend":[3,5,7,8,10,13,15,18,19,23],"depict":[3,10,13,16,19],"describ":[1,2,3,5,7,8,10,13,15,16,17,19,22,23,25],"descript":[0,3,4,6,7,8,9,11,13,14,15,16,17,18,19],"design":[7,8,10,14,16,24,25],"desir":19,"destin":[7,15],"destroi":[10,15],"destruct":10,"detach":23,"detail":[2,7,15,16,21,23,25],"detect":[0,3,7,8,11,13,14,15,19,22],"determin":[0,7,8,10,13,14,15,17,18,25],"determinist":[13,25],"develop":25,"devic":[15,19,25],"dhryston":25,"diagnos":2,"diagnosi":15,"diagram":[8,10,11,16,19],"dicad0":6,"dicad0h":6,"dicad1":6,"dicago":6,"dicaw":6,"did":17,"die":10,"differ":[0,2,3,7,8,10,13,15,21,25],"differenti":[15,22],"dir":[3,4,8],"direct":[2,8,13,14,15],"directli":[7,13,15,19],"directori":[20,23,25],"disabl":[1,4,6,7,8,11,14,15,17,18,19,21,22],"disable_corruption_detection_i":8,"disable_ext_int":13,"disable_ext_int_":13,"disambigu":15,"discov":13,"discoveri":9,"discrep":8,"disregard":19,"dissip":10,"distinguish":18,"distribut":[3,14],"div":17,"divid":[2,10,16],"divis":[13,16,17],"dm":7,"dma":[3,4,5,8,10,11,14,16,17],"dma_axi_araddr":[4,8],"dma_axi_arburst":[4,8],"dma_axi_arid":[4,8],"dma_axi_arlen":[4,8],"dma_axi_arprot":[4,8],"dma_axi_arreadi":[4,8],"dma_axi_ars":[4,8],"dma_axi_arvalid":[4,8],"dma_axi_awaddr":[4,8],"dma_axi_awburst":[4,8],"dma_axi_awid":[4,8],"dma_axi_awlen":[4,8],"dma_axi_awprot":[4,8],"dma_axi_awreadi":[4,8],"dma_axi_aws":[4,8],"dma_axi_awvalid":[4,8],"dma_axi_bid":[4,8],"dma_axi_breadi":[4,8],"dma_axi_bresp":[4,8],"dma_axi_bvalid":[4,8],"dma_axi_rdata":[4,8],"dma_axi_rid":[4,8],"dma_axi_rlast":[4,8],"dma_axi_rreadi":[4,8],"dma_axi_rresp":[4,8],"dma_axi_rvalid":[4,8],"dma_axi_wdata":[4,8],"dma_axi_wlast":[4,8],"dma_axi_wreadi":[4,8],"dma_axi_wstrb":[4,8],"dma_axi_wvalid":[4,8],"dma_bus_clk_en":[4,8],"dma_bus_tag":[4,8],"dma_dccm_stall_ani":17,"dma_haddr":[4,8],"dma_hburst":[4,8],"dma_hmastlock":[4,8],"dma_hprot":[4,8],"dma_hrdata":[4,8],"dma_hreadyin":[4,8],"dma_hreadyout":[4,8],"dma_hresp":[4,8],"dma_hsel":[4,8],"dma_hsiz":[4,8],"dma_htran":[4,8],"dma_hwdata":[4,8],"dma_hwrit":[4,8],"dma_iccm_stall_ani":17,"dmactiv":[3,7],"dmcontrol":3,"dmi_reg_addr":8,"dmi_reg_en":8,"dmi_reg_rdata":8,"dmi_reg_wdata":8,"dmi_reg_wr_en":8,"dmihardreset":7,"dmireset":7,"dmistat":7,"dmode":7,"dmst":[2,6],"do":[7,13,15,21],"document":[7,8,11,18,19,23,24,25],"doe":[2,7,8,13,14,15,19,22,25],"domain":[3,7,13,19],"don":[7,10,19],"done":[10,13,25],"doubl":[0,10,13,14,15],"down":13,"download":25,"dpc":[6,19],"dpi":20,"dqc":[5,15],"dr":7,"draft":14,"drain":15,"driven":3,"drop":[3,13,15],"drw":6,"dtcm":14,"dual":11,"due":[7,8,15,17,19],"dump":[2,25],"duplic":8,"durat":13,"dure":[2,3,7,8,15,19,22],"dv":[11,18],"e":[0,1,2,3,5,7,10,13,17,19,21,22,25],"each":[0,1,2,3,7,8,9,10,13,17,18,19,22,25],"earli":15,"earlier":15,"eas":13,"easili":8,"ebreak":[7,15,17,19],"ebreakm":7,"ebreaku":7,"ebug":7,"ecal":[17,24],"ecc":[0,1,2,5,7,8,13,14,16],"ecosystem":25,"edg":[13,14,15],"effect":[2,5,7,11,14,19,21,24],"effici":7,"effort":[10,13],"eg":25,"eh1":16,"eight":[3,13],"eint_handl":13,"either":[2,7,10,13,14,15,16,17,18,19],"el2":[0,1,2,3,7,9,10,13,17,18,20,21,22,23,24,25],"el2_dec_tlu_ctl":18,"el2_pmp":18,"el2_veer_lockstep":8,"element":13,"elf":[23,25],"elfd":5,"elimin":15,"email":7,"embed":25,"empti":[10,15,19],"emul":15,"en":25,"enabl":[1,3,4,5,6,7,8,10,11,15,16,17,19,22,25],"enable_ext_int":13,"enable_ext_int_":13,"enable_interrupt":13,"enable_interrupt_":13,"encod":[7,18],"encount":[7,8,10],"end":[7,13,15,18,25],"endif":[24,25],"endm":13,"enforc":[13,15,18],"engag":8,"enhanc":[11,14,18,19],"enough":[4,13,19],"ensur":[0,3,8,15],"enter":[7,8,14,15,19,23,24],"entir":[3,7,10,13,15,16,20,25],"entiti":13,"entri":[2,7,13,18,19],"environ":[0,11,15,25],"epmp":14,"equal":[7,10,13,19,22],"equival":[2,8,15],"erraddr":15,"errata":11,"erratum":14,"erron":[10,15],"error":[0,2,6,7,11,12,13,14,17,18,25],"essenti":[2,23],"etc":[1,7,13],"evalu":[2,13],"even":[2,7,8,10,13,15,19],"event":[6,10,11,14,15,25],"eventu":[8,21],"everi":[7,8,13,15,19,20,22,25],"ex3":16,"ex4":16,"exact":[0,10,15],"exactli":[0,7],"examin":20,"exampl":[1,2,4,10,11,14,20,23,25],"except":[0,2,3,4,5,6,7,8,10,11,13,14,17,19,21,22],"exchang":7,"excl":4,"exec":23,"execut":[2,3,5,7,8,10,11,13,14,15,16,17,18,19,20,21,22,23],"exercis":[20,25],"exintsrc_req":13,"exist":[7,10,13,18,25],"exit":[8,13,14,19],"expand":10,"expect":[3,9,11,14,16,19,21,23],"expens":13,"experienc":15,"explicitli":[3,7],"expon":19,"export":23,"expos":8,"express":14,"extend":[7,24,25],"extens":[6,11,14,15,21,24,25],"extent":13,"extern":[0,3,4,5,6,7,8,9,10,11,12,14,15,16,17,21,22,25],"extintsrc_req":[3,4,8],"extra":10,"extract":25,"exu":[5,14],"f":[16,20],"face":15,"factor":10,"fail":[7,13,18],"failur":[7,10,11,13,14,25],"fall":15,"fallback":25,"far":10,"fast":[0,15],"fatal":[10,14,15],"fault":[0,8,10,13,14,15,18],"feasibli":10,"featur":[6,7,8,9,10,11,14,15,20,24,25],"feed":15,"fenc":[2,5,10,11,13,16,17,24],"fence_i":[2,11,15],"fetch":[2,3,4,8,10,11,14,15,16,17,18,21],"few":[2,13,17,19],"fewer":[10,13],"ff":24,"field":[0,2,7,10,13,14,15,16,18,19,22,24],"fifo":[15,19],"fig":[3,10,13,16,19,20,25],"file":[8,14,16,18,25],"fill":15,"final":[3,19],"find":[20,25],"fine":19,"finer":17,"finish":[4,8,13,19],"fire":7,"firmwar":[2,5,10,13,15,22],"first":[3,6,7,13,14,18,19,23],"fit":10,"five":[2,19],"fix":[0,14,15,21,25],"flag":[4,7,8,15,18,24],"flash":[15,23],"flavor":24,"flexibl":1,"flop":[2,3,13],"flow":[7,8,15,18,20],"flush":[10,13,15,17,24],"follow":[1,2,3,7,8,9,10,13,15,16,18,19,24,25],"footnot":14,"forc":[6,15,21],"form":[13,22,25],"format":[13,16,25],"forward":[5,10,13,15,16],"found":25,"four":[2,3,13,16,17,18],"fp":8,"frame":8,"framework":25,"free_l2clk":8,"frequenc":[3,7,16,19],"from":[0,1,2,3,7,8,10,13,14,15,18,19,24,25],"frozen":[14,16],"full":[3,13,15,17,19],"fulli":[7,9,15,19],"function":[3,7,8,10,11,14,15,17,18,19,25],"further":[3,15,16,18,19],"furthermor":15,"futur":[7,8,25],"fw":[10,13,17,19,22],"g":[0,2,7,10,13,15,19,21,23,25],"gap":15,"gate":[6,13,15,19],"gatewai":14,"gcc":23,"gener":[2,8,11,15,16,17,18,22,25],"genhtml":25,"get":[2,7,10,13,14,15,19,22,25],"ghz":19,"git":23,"github":[20,21,23,25],"given":[4,7,10,18],"glitch":3,"global":[7,13],"go":[6,13,15,19],"goal":13,"goe":15,"googl":25,"gorc":16,"gorci":16,"govern":14,"gpr":7,"gracefulli":19,"grai":0,"grain":19,"grant":[15,24],"granular":[13,17],"greater":[10,19,22],"grev":16,"grevi":16,"group":[7,8,13,14,25],"guarante":[3,7,10,13,15,21],"guard":24,"h":[16,17],"ha":[0,2,7,8,10,13,15,16,18,19,20,22],"had":[15,20],"haddr":[4,8],"halfword":7,"halt":[3,4,6,8,10,13,14,17,22],"halt_en":[19,22],"halti":19,"haltreq":[3,7],"halv":13,"ham":10,"hand":[13,18],"handl":[0,8,9,11,13,14,18],"handler":[6,7,8,10,15,18,24],"handshak":[19,25],"hang":[10,15],"happen":25,"hard":[7,10],"harden":8,"hardwar":[2,4,6,7,8,10,11,13,14,15,17,19],"hardwir":[0,2,4,5,7,8,13,15,17,19,22],"hart":[0,7,13,15,18],"hartid":0,"hartreset":7,"hartselhi":7,"hartsello":7,"harvard":21,"hasel":7,"hasresethaltreq":7,"have":[0,2,4,5,7,8,10,13,14,15,16,17,19,21,22,25],"havereset":7,"hburst":[4,8],"head":15,"header":8,"held":20,"hello":23,"hello_world":25,"help":[8,9,10,13,15,19],"helper":20,"henc":[0,17],"here":13,"hex":[20,23,25],"hexadecim":25,"hierarchi":11,"high":[6,7,13,14,15,16,19],"higher":[2,7,13,15,19,22],"highest":[7,13,15,17,19],"highli":[10,22],"hint":7,"histori":11,"hit":[7,15,17,19,25],"hmastlock":[4,8],"hold":[0,2,7,10,13,18,19,22],"honor":[15,19],"host":[0,2,5,13,15,19,20],"how":[2,13,14,16,19],"howev":[2,4,7,9,10,13,15,19],"hprot":[4,8],"hrdata":[4,8],"hreadi":[4,8],"hresp":[4,8],"hsize":[4,8],"html":25,"htran":[4,8],"http":[14,21,23],"hung":19,"hwrite":[4,8],"i":[0,1,3,4,5,6,7,8,9,11,13,14,16,17,18,19,20,22,23,24,25],"i_cpu_halt_req":[3,4,8],"i_cpu_run_req":[3,4,8],"ib":17,"ic_debug_addr":8,"ic_debug_rd_data":8,"ic_debug_rd_en":8,"ic_debug_tag_arrai":8,"ic_debug_wai":8,"ic_debug_wr_data":8,"ic_debug_wr_en":8,"ic_eccerr":8,"ic_parerr":8,"ic_premux_data":8,"ic_rd_data":8,"ic_rd_en":8,"ic_rd_hit":8,"ic_rw_addr":8,"ic_sel_premux_data":8,"ic_tag_perr":8,"ic_tag_valid":8,"ic_wr_data":8,"ic_wr_en":8,"icach":[2,8,10],"iccm":[1,5,6,7,8,14,16,17],"iccm_buf_correct_ecc":8,"iccm_correction_st":8,"iccm_ecc_double_error":8,"iccm_ecc_single_error":8,"iccm_rd_data":8,"iccm_rd_data_ecc":8,"iccm_rden":8,"iccm_rw_addr":8,"iccm_wr_data":8,"iccm_wr_siz":8,"iccm_wren":8,"icm_clk_overrid":8,"ictag_debug_rd_data":8,"id":[4,6,8,11,15],"idcod":[4,8],"idempot":[13,21],"ident":7,"identifi":[4,7,8,14,25],"idl":[7,9,15],"ieee":7,"ifdef":24,"ifu":[4,5,8,14,15,18,19],"ifu_axi_araddr":[4,8],"ifu_axi_arburst":[4,8],"ifu_axi_arcach":[4,8],"ifu_axi_arid":[4,8],"ifu_axi_arlen":[4,8],"ifu_axi_arlock":[4,8],"ifu_axi_arprot":[4,8],"ifu_axi_arqo":[4,8],"ifu_axi_arreadi":[4,8],"ifu_axi_arregion":[4,8],"ifu_axi_ars":[4,8],"ifu_axi_arvalid":[4,8],"ifu_axi_awaddr":[4,8],"ifu_axi_awburst":[4,8],"ifu_axi_awcach":[4,8],"ifu_axi_awid":[4,8],"ifu_axi_awlen":[4,8],"ifu_axi_awlock":[4,8],"ifu_axi_awprot":[4,8],"ifu_axi_awqo":[4,8],"ifu_axi_awreadi":[4,8],"ifu_axi_awregion":[4,8],"ifu_axi_aws":[4,8],"ifu_axi_awvalid":[4,8],"ifu_axi_bid":[4,8],"ifu_axi_breadi":[4,8],"ifu_axi_bresp":[4,8],"ifu_axi_bvalid":[4,8],"ifu_axi_rdata":[4,8],"ifu_axi_rid":[4,8],"ifu_axi_rlast":[4,8],"ifu_axi_rreadi":[4,8],"ifu_axi_rresp":[4,8],"ifu_axi_rvalid":[4,8],"ifu_axi_wdata":[4,8],"ifu_axi_wlast":[4,8],"ifu_axi_wreadi":[4,8],"ifu_axi_wstrb":[4,8],"ifu_axi_wvalid":[4,8],"ifu_bus_clk_en":[4,8],"ifu_bus_tag":[4,8],"ignor":[2,6,7,8,10,13,15,19],"ii":14,"illeg":[0,2,7,14,15,19],"illustr":[20,25],"immedi":[7,8,13,15,19,24,25],"impact":[9,10,11,14],"impebreak":7,"impermiss":18,"implement":[0,3,4,6,7,8,9,10,13,15,16,17,18,19,20,21,22,24],"impli":[14,19],"import":[2,10,13],"imprecis":[0,10,14],"inact":[13,14],"incl":[2,4,7],"includ":[0,2,8,10,13,15,16,17,19,20,25],"incorrect":[7,10,14,15],"increas":[5,10,23],"increment":[2,4,7,8,10,14,15,17,19,22],"inctruct":8,"incur":[10,13,19],"independ":[2,3,7,10,13,15,22],"index":[6,7,13,14],"indic":[0,2,4,7,8,10,13,14,15,18,19,24,25],"individu":[10,13],"induc":10,"industri":10,"infinite_loop":20,"inform":[0,4,7,10,13,14,15,19,23,24,25],"inhibit":[6,7,17],"init_gatewai":13,"init_gateway_":13,"init_nstthreshold":13,"init_nstthresholds_":13,"init_priorityord":13,"init_priorityorder_":13,"initi":[2,7,10,14,15],"initialis":23,"inject":[2,8,25],"inlin":25,"input":[3,8,13,15,18,25],"inquir":19,"insid":[3,19,25],"inst":1,"inst_access_addrx":1,"inst_access_enablex":1,"inst_access_maskx":1,"instal":23,"instanti":[2,4,8,10,13,14],"instead":[10,13,14,15,17,20,22,25],"instr":[2,17],"instr_trace_compar":25,"instret":[7,11],"instreth":11,"instruct":[0,1,2,3,4,5,6,7,8,10,13,14,16,17,18,19,21,22,23,24,25],"integ":[0,1,13,15,16],"integr":[8,14,18,19,20],"inten":13,"intend":[5,19],"interact":[3,11],"interconnect":[19,21],"interfac":[4,8,9,11,14,15,16,17,20,21,25],"interfer":19,"intern":[0,3,4,6,7,8,11,12,13,14,15,17,19,25],"interpret":[18,25],"interprocessor":15,"interrupt":[3,4,6,7,8,10,11,14,16,17,18,25],"intpend":13,"intpendx":13,"introduc":[8,18],"introduct":24,"invalid":[2,10,13,15],"invert":[13,24],"investig":2,"invok":25,"involv":[10,20,25],"ip":[13,17,19,20],"ir":7,"irrespect":[10,19],"isa":[6,11,14],"isr":13,"isr_addr":13,"iss":25,"isss":25,"issu":[2,4,7,9,10,15,19,21],"ital":15,"itcm":14,"item":14,"iter":2,"its":[0,1,2,7,8,10,13,15,16,19,22,25],"itself":[7,8,15,19,25],"j":23,"jan":14,"januari":14,"jmp":13,"job":25,"joint":14,"jr":13,"jtag":[4,8,14,19,20],"jtag_cg":20,"jtag_id":[4,7,8],"jtag_tck":[3,4,7,8],"jtag_tdi":[3,4,8],"jtag_tdo":[3,4,8],"jtag_tm":[3,4,8],"jtag_trst_n":[3,4,8],"jtagdpi":20,"jump":[7,13,15,21],"just":[7,15,19],"justif":10,"justifi":[1,2,7],"kb":1,"keep":[13,15,19,20],"kept":13,"kernel":23,"kind":14,"known":[0,7,13,21,25],"l":18,"laid":10,"languag":14,"larg":[10,13],"larger":[2,7,16,17,25],"largest":7,"last":[4,7,8,13,14],"latch":[10,13,15,19,22],"latenc":[3,13,15,16,19,21],"later":[7,15,25],"latest":13,"latter":7,"launch":20,"law":14,"layer":3,"layout":[2,10],"lcov":25,"ld":[13,17],"lead":[8,10,19],"least":[0,1,3,7,13,15],"leav":8,"left":[1,15],"legal":[0,2,5,7,10,13,15,19,22],"legend":17,"length":[4,8],"less":[7,16],"let":18,"level":[6,7,11,14,15,16,17,19],"leveltrigg":13,"li":13,"librari":25,"libtock":23,"licens":14,"light":0,"like":[8,23,25],"likewis":[15,19],"limit":[9,14,15],"line":[10,14,15,16,21,25],"link":[14,22,25],"list":[3,6,7,8,11,14,15,16,18,25],"lite":[4,5,8,11,16,17],"load":[0,3,4,5,7,8,10,11,13,14,16,17,18,21,24,25],"local":[0,10,11,12],"locat":[2,3,7,10,13,15,19,21,23,25],"lock":[4,8,15,18],"lockstep":11,"lockstep_delai":8,"lockstep_en":8,"lockstep_err_injection_en_i":8,"lockstep_regfile_en":8,"log":[15,23,25],"logic":[3,4,8,13,16,18,19,20,25],"long":[10,15,19],"longer":[7,13],"look":[23,25],"lookup":13,"loop":[19,20,23],"loss":10,"lost":[10,15,19],"low":[3,7,11,13,15,19,25],"lower":[5,7,10,13,15,17,18,22],"lowest":[7,13],"lru":2,"lsu":[4,5,8,9,13,14,15,18,19],"lsu_axi_araddr":[4,8],"lsu_axi_arburst":[4,8],"lsu_axi_arcach":[4,8],"lsu_axi_arid":[4,8],"lsu_axi_arlen":[4,8],"lsu_axi_arlock":[4,8],"lsu_axi_arprot":[4,8],"lsu_axi_arqo":[4,8],"lsu_axi_arreadi":[4,8],"lsu_axi_arregion":[4,8],"lsu_axi_ars":[4,8],"lsu_axi_arvalid":[4,8],"lsu_axi_awaddr":[4,8],"lsu_axi_awburst":[4,8],"lsu_axi_awcach":[4,8],"lsu_axi_awid":[4,8],"lsu_axi_awlen":[4,8],"lsu_axi_awlock":[4,8],"lsu_axi_awprot":[4,8],"lsu_axi_awqo":[4,8],"lsu_axi_awreadi":[4,8],"lsu_axi_awregion":[4,8],"lsu_axi_aws":[4,8],"lsu_axi_awvalid":[4,8],"lsu_axi_bid":[4,8],"lsu_axi_breadi":[4,8],"lsu_axi_bresp":[4,8],"lsu_axi_bvalid":[4,8],"lsu_axi_rdata":[4,8],"lsu_axi_rid":[4,8],"lsu_axi_rlast":[4,8],"lsu_axi_rreadi":[4,8],"lsu_axi_rresp":[4,8],"lsu_axi_rvalid":[4,8],"lsu_axi_wdata":[4,8],"lsu_axi_wlast":[4,8],"lsu_axi_wreadi":[4,8],"lsu_axi_wstrb":[4,8],"lsu_axi_wvalid":[4,8],"lsu_bus_clk_en":[4,8],"lsu_bus_tag":[4,8],"lsu_haddr":[4,8],"lsu_hburst":[4,8],"lsu_hmastlock":[4,8],"lsu_hprot":[4,8],"lsu_hrdata":[4,8],"lsu_hreadi":[4,8],"lsu_hresp":[4,8],"lsu_hsiz":[4,8],"lsu_htran":[4,8],"lsu_hwdata":[4,8],"lsu_hwrit":[4,8],"lsu_store_stall_ani":17,"lw":13,"m":[0,7,13,15,16,21,24],"machin":[2,7,8,11,14,17,18,19,20],"machinemod":16,"macro":[8,14,24],"made":[7,10,15],"mai":[1,2,3,4,5,7,8,10,11,13,14,15,16,19,21,22,25],"mailbox":8,"main":[8,23,25],"maintain":3,"major":[10,11],"make":[15,20,23],"makefil":[20,25],"manag":[3,4,6,8,10,11,13,17,22],"mani":13,"manifest":8,"manipul":[2,14,16,17],"manner":15,"manual":25,"manufactur":[7,10],"manufid":7,"map":[2,4,5,7,8,10,11,17,19,22,25],"mar":14,"marchid":6,"mark":[4,16,17,18,21],"mask":[1,7,13,15,18],"maskabl":[0,3,4,7,8,10,11,12,13,14,19],"maskmax":7,"master":[0,3,4,7,8,10,15,17,21],"match":[3,6,13,15,18,21],"matrix":8,"max":[13,16],"max_cycl":23,"maxim":[13,15],"maximum":[4,13,15,23],"maxu":16,"mbist":[4,8,10],"mbist_mod":[4,8],"mcaus":[6,8,11,13,18,22,24],"mceie":[0,15],"mceip":[0,15],"mcgc":[6,13],"mcontrol":[6,15],"mcounteren":11,"mcountinhibit":[6,17],"mcpc":[6,22],"mcycl":[6,8,17,19,24],"mcycleh":6,"mdccmect":[6,14,15],"mdeau":6,"mdseac":[6,14],"mean":[8,10,16,18],"meaningless":15,"meant":18,"mechan":[10,13,15,18,19,25],"meet":[7,13],"meicidpl":6,"meicpct":6,"meicurpl":6,"meie":[0,13,19],"meiha":13,"meihap":6,"meip":[0,13],"meipt":6,"meipx":14,"meivt":6,"mem":25,"mem_mailbox":23,"mem_signature_begin":23,"mem_signature_end":23,"memori":[2,3,4,6,7,8,11,14,16,17,19,20,21,25],"menvcfg":11,"menvcfgh":11,"mepc":[6,8,13],"merg":[16,25],"met":[8,22],"method":[7,10,13,25],"methodologi":25,"mexintirq":13,"mfdc":[6,14,15],"mfdh":6,"mfdht":6,"mgpmc":17,"mhartid":[4,6,8,11,15],"mhpmcounter3":[6,17],"mhpmcounter31":17,"mhpmcounter3h":6,"mhpmcounter4":6,"mhpmcounter4h":6,"mhpmcounter5":6,"mhpmcounter5h":6,"mhpmcounter6":[6,17],"mhpmcounter6h":6,"mhpmcounter7":17,"mhpmevent3":[6,14,17],"mhpmevent31":17,"mhpmevent4":6,"mhpmevent5":6,"mhpmevent6":[6,17],"mhpmevent7":17,"mhwakeup":[13,19],"miccmect":[6,14,15],"micect":[6,14,15],"microcontrol":14,"middl":19,"mie":[6,7,8,11,13,15,17,19,21,22],"miep":13,"might":[0,3,4,7,8,10,13,15,19],"mimpid":[6,14],"min":[16,25],"minim":[4,17,19],"minimum":[7,10,13,15],"minstret":[6,8,17,24],"minstreth":6,"minu":[1,7,15,16],"mip":[6,8,11,13,15,22],"misa":[6,11],"misalign":[0,14,17,21],"misalign_jmp":11,"misalign_ldst":11,"misc":5,"miscellan":5,"mismatch":[8,15,25],"mispredict":[15,16,17],"miss":[15,17,19],"mitb0":6,"mitb1":[6,22],"mitcnt0":[6,14,19],"mitcnt1":[6,22],"mitctl0":[6,19],"mitctl1":[6,22],"mitie0":[0,22],"mitie1":0,"mitig":8,"mitip0":[0,22],"mitip1":0,"mix":19,"mml":24,"mmwp":24,"mode":[0,2,4,5,6,7,8,11,13,14,15,16,18,21,22,25],"model":[3,13,20],"modesw":25,"modifi":[7,10,13,15,17,25],"modul":[4,8,11,14],"monitor":[6,11,19,24],"more":[0,2,3,7,8,13,15,16,17,19,21,25],"moreov":20,"most":[1,7,15],"move":[16,25],"mpc":[3,4,7,8,14],"mpc_debug_halt_ack":[4,8,19],"mpc_debug_halt_req":[3,4,8,19],"mpc_debug_run_ack":[4,8,19],"mpc_debug_run_req":[3,4,8,14,19],"mpc_reset_run_req":[4,8,14,19],"mpev":24,"mpmc":6,"mpp":24,"mprv":7,"mprven":7,"mpu":[14,15,18],"mrac":[2,6,8,14,21],"mret":[13,17,24],"mro":[6,13],"mrw":[6,13],"mscaus":[0,6,14,18],"mscratch":[6,8],"mseccfg":11,"mseccfgh":11,"msi":15,"msie":[0,15],"msip":[0,15],"mstatu":[6,7,8,11,13,17,19,21],"msu":14,"mtie":0,"mtime":[14,17],"mtimecmp":[14,17],"mtip":0,"mtval":[6,8,14,15],"mtvec":[6,8,13],"much":17,"mul":17,"multi":[3,4,8,11,14,25],"multipl":[0,1,7,8,9,10,13,15,16,17,22],"multipli":16,"multiprocessor":0,"must":[0,1,2,3,4,5,7,8,10,13,14,15,17,18,19,22],"mux":13,"mvendorid":6,"mxlen":18,"n":[0,1,15,16,18],"na4":18,"name":[6,7,8,11,14,16,17,23,25],"napot":[7,18],"nativ":[7,21],"natur":[1,2,7,15,18],"ndmreset":[3,7],"necessari":[7,13,19,23],"necessarili":0,"need":[5,8,10,13,15,19,20,23,25],"neither":[13,15],"nest":[11,15,20],"net":3,"network":3,"never":[7,13,15,25],"new":[2,7,13,14,16,19,24,25],"next":[1,7,8,13,15,19,22,25],"nm":25,"nmi":[0,7,10,11,12,13,14,19],"nmi_int":[3,4,8,15,19],"nmi_vec":[4,8,15],"nmip":7,"node":[10,16,25],"non":[0,1,2,3,4,5,7,8,10,11,12,14,17,18,19,21,22],"none":[7,9,10,15,21,23,24],"nonexist":7,"nonspecul":[10,15],"nop":[7,17,19],"nor":[13,15],"normal":[2,4,7,8,15,19],"note":[0,2,3,4,5,6,7,10,13,14,15,19,21,22],"notic":13,"notif":13,"nov":14,"now":[13,16,23,25],"npc":8,"nproc":23,"null":18,"number":[0,1,6,7,8,10,13,14,15,17,18,19,23,25],"o":[5,11,14],"o_cpu_halt_ack":[4,8],"o_cpu_halt_statu":[4,8],"o_cpu_run_ack":[4,8],"o_debug_mode_statu":[4,8],"obj_dir":23,"objcopi":23,"observ":15,"obstruct":8,"obtain":[13,14,25],"occur":[7,8,10,13,15,19,22],"occurr":15,"odd":10,"off":[2,4,5,13,14,15,18,19,21],"offer":7,"offici":25,"offset":[1,13,15],"often":[8,10],"older":15,"oldest":[10,15],"onc":[2,7,13,19,25],"one":[0,1,3,4,7,8,10,13,15,16,17,18,19,22,25],"ones":7,"ongo":19,"onli":[0,2,4,6,7,8,9,10,13,14,15,17,19,22,24,25],"oop":17,"op":7,"opcod":[4,7,8],"openocd":20,"openocd_script":20,"openocd_test":20,"opentitan":25,"oper":[4,7,8,9,11,15,17,20,22,24],"optim":[3,9,14],"option":[2,7,8,10,15,16,18,19,24,25],"orc":16,"order":[11,13,16,19,21,23,24,25],"org":14,"organ":10,"origin":[13,15,19,24,25],"orn":16,"other":[0,1,2,7,8,10,13,15,18,19,24],"otherwis":[0,2,5,7,10,13,15,18,19,22,25],"out":[3,4,7,8,10,15,16,17,18,19],"outlin":8,"output":[3,8,13,18,23,25],"output_dir":25,"outsid":[3,7,15,19],"outstand":[7,15,19],"over":[2,7,20],"overal":[7,13],"overflow":10,"overhead":13,"overlap":1,"overrid":[5,19],"overview":[7,11],"overwrit":[10,15],"own":[0,1,13,15,25],"p":13,"pack":[13,16],"packag":25,"packh":16,"packu":16,"pair":[7,13,24],"panic":8,"parallel":16,"paramet":[13,15,23],"pariti":[1,2,16],"parity0":2,"parity1":2,"parity2":2,"parity3":2,"pars":25,"part":[2,7,8,14,19,25],"partial":[7,11],"particip":13,"partnum":7,"pass":[3,7,8,15,19,20],"path":[8,13,16,20],"paus":[6,17,22],"pause_en":[19,22],"pc":[6,8,10,15,19,25],"pd":5,"penalti":16,"pend":[6,7,8,10,11,14,15,19,22],"per":[0,4,10,13,17],"percentag":25,"perform":[2,3,4,5,6,7,8,9,10,11,14,15,16,18,19,20,25],"period":[13,15,19],"peripher":25,"peripheri":15,"perman":20,"permiss":[14,18,24],"permit":18,"permut":16,"persist":10,"perspect":[3,13,19],"physic":[7,10,11,13,14,25],"pic":[1,5,7,11,14,15,19],"pic_clk":13,"pic_total_int":[3,4,8],"picio":[5,13],"pick":13,"piec":25,"pin":[0,13,15,25],"pip":23,"pipe":[15,17],"pipelin":[5,10,13,15,16,24,25],"place":[3,16,19,23,25],"placement":1,"plan":11,"platform":[0,5,7,10,13,14,15,17,19,22,25],"plic":[13,14],"pmp":[11,14],"pmp_entir":18,"pmpaddr0":18,"pmpaddr1":18,"pmpcfg0":18,"pmu":[3,4,8,10,13,14,17,19,22],"point":[13,15,16,25],"pointer":[6,8,10],"polar":13,"poll":13,"pop":13,"popul":[2,13],"popular":25,"por":14,"port":[7,8,11,14,19],"posit":[1,10,15,22],"possibl":[2,7,8,10,13,15,19,20,24,25],"possibli":[7,10,15,19],"post":7,"postexec":7,"postsync":17,"potenti":[8,9,13,19,25],"power":[1,3,4,5,6,7,8,10,11,14,17,18,22],"pre":25,"preced":7,"precis":[15,18,19],"predefin":8,"predict":5,"predictor":[15,16],"preempt":13,"preemptabl":13,"preload":2,"prematur":19,"prepar":25,"prerequisit":[11,25],"present":[4,7,13,15,24,25],"preserv":7,"presync":[15,17],"prevent":[2,7,11,14,15,19],"previou":[7,13,17,18,19,24,25],"previous":[18,25],"primarili":16,"principl":20,"prior":15,"priord":13,"prioriti":[6,7,11,14,15,19,22],"prithresh":13,"priv":14,"privileg":[6,7,11,13,14,15,25],"probabl":[10,13],"probe":20,"problem":5,"process":[9,10,14,25],"processor":[3,4,8,14,19],"produc":[4,8],"progbufs":7,"program":[3,6,7,8,13,15,16,19,20,22,23,25],"programm":[13,15,16,19],"progress":[7,10,19],"project":[23,24,25],"proper":[3,8,11,19,25],"properli":[10,19,25],"properti":[11,25],"propos":8,"protect":[2,4,8,11,14,16],"proto":23,"protocol":[19,20],"prove":5,"provid":[0,2,3,4,7,8,10,13,14,15,16,17,19,21,22,24,25],"prv":7,"pseudo":[2,25],"pt":[3,4,8],"pull":[20,25],"puls":[3,7,13,15],"purpos":[8,15],"push":13,"put":25,"pwd":23,"py":25,"python":25,"python3":23,"pyuvm":25,"qo":[4,5,8],"qualifi":[13,19],"qualiti":[4,5,8],"queue":19,"quickli":10,"quiesc":19,"quit":13,"r":[0,2,5,7,10,13,15,16,18,19,22,23],"r0":[2,7,13,15,19],"ra":[8,14,15],"rad":8,"rais":[2,7,8,15,18],"ram":[14,25],"random":[14,15,25],"rang":[1,3,7,10,13,14,15,18,21,25],"rate":[3,10],"ratifi":14,"raw":2,"rd":17,"re":25,"reach":[8,10,15],"read":[0,4,5,7,8,10,11,13,14,15,17,18,19,20,22,24,25],"readi":[4,8,17,23],"readm":25,"reason":[3,7,8,10,13,15,19,21],"reassert":15,"receiv":[3,5,8,10,13,15,19],"recent":17,"recogn":13,"recommend":[13,14,15,17,22,25],"recov":[10,15],"recover":15,"recoveri":[2,3],"redirect":[0,15],"reduc":[13,19],"reduct":[11,14],"redund":[10,15],"reenabl":[13,15,17],"refer":[7,8,10,13,15,16,17,23,25],"refetch":[10,15],"reflect":[0,7,13],"reflector":7,"refrain":7,"regard":[8,14,18,25],"regardless":[7,15],"regi":13,"region":[0,1,2,4,6,7,8,11,13,14,18,25],"regist":[3,4,6,11,12,14,16,20,21],"regno":7,"regular":[15,19,22],"regulatori":18,"regx":13,"rel":[1,7,10,12,15,19],"relat":[4,7,8,11,13,17,24],"relationship":3,"releas":[7,23],"relev":[7,8,24,25],"reli":25,"reliabl":[7,10,13],"remain":[7,13,19],"remaind":[13,17],"remot":15,"remote_bitbang":20,"remov":[14,25],"renam":25,"replac":17,"replic":8,"report":[7,8,10,13,14,15,17,25],"repositori":[20,23,25],"repres":23,"request":[3,4,7,8,13,14,15,20,21,25],"requir":[0,3,5,7,8,10,13,14,15,19,23,25],"resembl":25,"reserv":[0,2,5,7,13,15,17,19,22],"reset":[0,2,4,5,7,8,10,11,13,14,18,19,20,22,24],"reset_vec":23,"resethaltreq":7,"resid":[10,13],"respect":[0,3,10,13,15,19,22,24],"respond":[7,15],"respons":[4,5,8,10,13,15,20,21,25],"restart":19,"restor":[7,10,13],"restrict":[7,24],"result":[3,7,8,10,13,15,18,19,22,25],"resum":[7,15,22],"resumereq":7,"retir":[6,8,10,16,17],"retriev":10,"return":[5,7,8,11,13,14,15],"reus":18,"rev8":16,"revers":13,"revis":11,"rfnpc":15,"rfpc":[10,15],"right":[1,2,7,18,25],"risc":[3,4,8,9,15,18,19,21,22,25],"riscv":[11,13,21],"riscv32imc":23,"riscv64":23,"rlb":24,"robot":25,"robust":10,"rol":16,"rom":14,"root":20,"ror":16,"rori":16,"rot":25,"rout":[3,8,19],"routin":[13,15,22],"row":[7,10],"rpa":25,"rs1":15,"rst":20,"rst_l":[4,8,14,15],"rst_vec":[4,8,15],"rtl":[8,11,18,20],"rudimentari":[15,25],"rule":[19,25],"run":[0,2,3,4,7,8,11,13,14,15,20,22,24,25],"rust":23,"rustup":23,"rv32i":[6,21],"rv32imc":[16,23],"rv32mi":21,"rv32ui":21,"rv32zifencei":21,"rv_dccm_offset":1,"rv_dccm_region":1,"rv_dccm_size":1,"rv_icache_ecc":1,"rv_icache_en":[1,2],"rv_icache_s":1,"rv_iccm_en":1,"rv_iccm_offset":1,"rv_iccm_region":1,"rv_iccm_siz":1,"rv_pic_base_addr":13,"rv_pic_meicidpl_offset":13,"rv_pic_meicurpl_offset":13,"rv_pic_meie_offset":13,"rv_pic_meigwclr_offset":13,"rv_pic_meigwctrl_offset":13,"rv_pic_meipl_offset":13,"rv_pic_meipt_offset":13,"rv_pic_mpiccfg_offset":13,"rv_pic_offset":1,"rv_pic_region":1,"rv_pic_siz":1,"rv_pic_total_int":13,"rv_root":[20,23],"rv_smepmp":24,"rv_user_mod":24,"rwx":18,"s0":8,"s_":13,"safe":[7,13,15],"safer":15,"safeti":8,"sail":25,"same":[2,3,7,8,10,13,15,17,19,22],"sampl":11,"satisfi":1,"save":[8,13,19],"sb":17,"sb_axi_araddr":[4,8],"sb_axi_arburst":[4,8],"sb_axi_arcach":[4,8],"sb_axi_arid":[4,8],"sb_axi_arlen":[4,8],"sb_axi_arlock":[4,8],"sb_axi_arprot":[4,8],"sb_axi_arqo":[4,8],"sb_axi_arreadi":[4,8],"sb_axi_arregion":[4,8],"sb_axi_ars":[4,8],"sb_axi_arvalid":[4,8],"sb_axi_awaddr":[4,8],"sb_axi_awburst":[4,8],"sb_axi_awcach":[4,8],"sb_axi_awid":[4,8],"sb_axi_awlen":[4,8],"sb_axi_awlock":[4,8],"sb_axi_awprot":[4,8],"sb_axi_awqo":[4,8],"sb_axi_awreadi":[4,8],"sb_axi_awregion":[4,8],"sb_axi_aws":[4,8],"sb_axi_awvalid":[4,8],"sb_axi_bid":[4,8],"sb_axi_breadi":[4,8],"sb_axi_bresp":[4,8],"sb_axi_bvalid":[4,8],"sb_axi_rdata":[4,8],"sb_axi_rid":[4,8],"sb_axi_rlast":[4,8],"sb_axi_rreadi":[4,8],"sb_axi_rresp":[4,8],"sb_axi_rvalid":[4,8],"sb_axi_wdata":[4,8],"sb_axi_wlast":[4,8],"sb_axi_wreadi":[4,8],"sb_axi_wstrb":[4,8],"sb_axi_wvalid":[4,8],"sb_bus_tag":[4,8],"sb_haddr":[4,8],"sb_hburst":[4,8],"sb_hmastlock":[4,8],"sb_hprot":[4,8],"sb_hrdata":[4,8],"sb_hreadi":[4,8],"sb_hresp":[4,8],"sb_hsize":[4,8],"sb_htran":[4,8],"sb_hwdata":[4,8],"sb_hwrite":[4,8],"sbaccess":7,"sbaccess128":7,"sbaccess16":7,"sbaccess32":7,"sbaccess64":7,"sbaccess8":7,"sbasiz":7,"sbautoincr":7,"sbbusi":7,"sbbusyerror":7,"sberror":7,"sbreadonaddr":7,"sbreadondata":7,"sbversion":7,"scalar":16,"scan":[4,7,8],"scan_mod":[4,8,25],"scenario":[7,8,20,25],"scheme":[10,14],"scratch":[6,8],"script":[20,24,25],"se":25,"secd":[10,14,15],"second":[6,7,8,13,18,19],"secondari":[0,6,14,18],"section":[0,2,6,7,9,12,13,14,15,16,17,18,21,25],"secur":11,"sed":[10,14,23],"see":[0,1,2,3,5,6,7,8,9,10,13,14,15,17,19,21,22,25],"seiz":19,"select":[3,4,5,6,8,11,13,15,17,18],"selector":[6,17],"self":10,"send":[7,10,13,15,19],"sensit":15,"sent":[10,13,15,19,21],"separ":[3,7,13,15,17,19,21],"sepd":[5,14],"sequenc":[3,7,13],"seri":13,"serv":13,"server":20,"servic":[4,5,8,10,13,19,22],"session":20,"set":[2,3,5,7,8,10,13,14,15,16,17,18,19,20,22,23,24,25],"set_prior":13,"set_priority_":13,"set_threshold":13,"set_threshold_":13,"setresethaltreq":7,"sever":[7,10,19],"sext":16,"sh":[20,23],"sh1add":16,"sh2add":16,"sh3add":16,"shadow":[11,24],"shall":10,"share":[0,13,15],"shfl":16,"shfli":16,"shift":[16,18],"shorter":[3,13,15],"should":[2,3,4,5,7,8,9,10,13,15,18,19,23,25],"show":[13,16],"shown":[0,3,7,13,16,17],"side":[5,7,8,11,14,21],"sideeffect":15,"sideeffecti":15,"signal":[0,7,10,11,12,14,20,22],"signatur":25,"signific":[1,7,13,15],"significantli":10,"signoff":3,"silent":[10,13],"silicon":3,"sim":[20,23],"similar":25,"similarli":[7,8,10,13,15,19],"simpl":[10,13,15],"simpler":7,"simpli":25,"simul":[8,11],"simultan":[13,14,15,19,25],"sinc":[0,7,8,10,13,15,19,22,25],"singl":[0,2,3,5,7,8,9,10,13,14,15,16,17,22,23,24,25],"singlestep":19,"singlethread":7,"six":10,"sixteen":15,"size":[0,1,2,3,4,7,8,10,13,15,16],"sizelo":7,"skew":3,"skid":19,"skip":13,"slave":[3,4,8,10,11,17],"sleep":[10,13,17,19,22],"slew":3,"slot":4,"slower":3,"small":[13,16],"smaller":[2,15,16,18],"smepmp":[14,18,24],"smoke":[8,18],"snapshot":13,"snippet":[20,25],"so":[8,13,16,18,19,23,24,25],"soc":[0,3,4,7,10,11,13,14,17,19,25],"socket":20,"soft":10,"soft_int":[3,4,8,15],"softwar":[0,2,3,4,7,8,11,12,13,14,18,19,22,24],"sole":[13,25],"solut":[7,8],"some":[0,5,7,8,10,13,15,25],"sourc":[0,7,10,11,15,19],"sp":8,"space":[0,2,5,10,13,15,19,22],"spdx":14,"special":[8,19,25],"specif":[2,3,5,7,8,9,10,11,13,14,15,16,17,18,19,21,22,24,25],"specifi":[1,2,7,9,15,16,19,25],"specul":[10,11,17],"spend":7,"spike":25,"spin":19,"split":[0,15],"spmp":18,"spread":10,"spuriou":[13,14],"sram":[2,10],"src":21,"ssf":23,"sstc":24,"st":[13,17],"stabl":[3,16],"stack":[5,8,13,14,15],"stage":[3,13,16],"stai":[10,13,14,19],"stall":[13,15,16,17,19],"standard":[2,3,4,5,7,8,10,11,14,15,19,21,22,25],"start":[0,1,2,4,7,8,13,15,16,18,19,22,25],"start_address":1,"starvat":15,"state":[3,4,5,7,8,10,11,13,14,15,17,20,22,25],"static":3,"statu":[0,6,8,10,11,14,16],"std":7,"step":[2,3,7,10,13,14,22,23],"stepi":7,"sticki":[7,10,22],"still":[3,7,10,13,15,16,19],"stimul":25,"stimulu":25,"stock":20,"stop":[13,19],"stopcount":[7,17,19],"stoptim":7,"storag":13,"store":[0,2,3,4,5,7,8,9,10,13,14,16,17,18,19,21,24,25],"storm":15,"stream":[15,25],"strictli":13,"string":7,"strobe":[4,8],"strong":10,"structur":[10,25],"stuck":[2,10],"sub":[14,15],"subdivid":[2,15],"subextens":14,"subject":14,"subregion":15,"subsequ":[5,13,15],"subset":[8,16],"succe":7,"success":[7,15,19,25],"successfulli":[7,19],"suffici":[10,15,19],"suffix":13,"suit":[11,14,25],"suitabl":[13,25],"summar":[6,7,10,12,13,15],"summari":[0,2,5,10,13,22],"supervisor":[0,18,24],"suppli":8,"support":[0,2,3,8,10,11,14,15,16,17,19,21,24,25],"sure":[15,23],"suscept":15,"sv":[8,18,23],"sw":13,"switch":[13,18,23,24,25],"symbol":25,"symptom":9,"sync":[4,8],"synchron":[2,3,4,6,7,13,17,19],"synthes":3,"system":[0,4,8,10,14,16,19,21,25],"systemverilog":25,"t":[7,10,19],"t0":13,"t1":13,"tab":23,"tabl":[0,2,3,4,6,7,8,10,14,15,17,18,19,22],"tag":[4,7,8,10,15],"take":[3,7,8,13,15,19,21,22],"taken":[3,7,8,10,13,17,25],"tap":7,"target":[3,7,11,15,16,19,20,23],"task":[7,13,25],"tb_top":23,"tbd":14,"tcl":20,"tcm":14,"tcp":20,"td":5,"tdata1":6,"tdata2":6,"technologi":[3,10,16],"temporari":19,"temporarili":[13,19,24],"term":13,"termin":[19,20,22],"test":[3,4,7,8,10,11,14,18,20],"testabl":8,"testbench":[8,20,23],"text":15,"than":[0,2,3,7,10,13,15,17,18,19,22,25],"thank":25,"thei":[3,10,15,22],"them":[8,19],"theori":11,"therefor":[7,10,13,15,19,21,22],"thi":[0,1,2,3,5,7,8,9,10,13,14,15,16,17,18,19,20,21,22,23,24,25],"those":[3,4,8,15],"though":[3,8,10,13,15,19],"thread":[6,7,11,15],"threadcontextp":25,"three":[3,7,19,25],"thresh":[10,19],"threshold":[6,11,14,15,25],"through":[3,7,8,13,15,19,20,21,25],"throughout":14,"thrown":18,"thu":[15,18],"ti":[3,4,8,13,14,19],"tick":19,"tightli":[14,15],"time":[3,7,8,10,13,15,18,19,20,22],"timeout":[7,19],"timer":[0,3,4,6,7,8,11,12,13,14,15,17,19],"timer_int":[3,4,8],"tlsv1":23,"tlu":17,"tock":[11,14],"tockload":23,"togeth":[7,13,22,24],"toggl":25,"too":10,"tool":[20,23],"toolchain":23,"top":[7,18,25],"top_tb":8,"tor":18,"total":[2,10,13,17],"tp":13,"trace":[4,5,6,8,14,23,25],"trace_rv_i_address_ip":[4,8],"trace_rv_i_ecause_ip":[4,8],"trace_rv_i_exception_ip":[4,8],"trace_rv_i_insn_ip":[4,8],"trace_rv_i_interrupt_ip":[4,8,14],"trace_rv_i_tval_ip":[4,8],"trace_rv_i_valid_ip":[4,8],"transact":[4,5,7,11,15,17,19],"transfer":[4,7,8],"transit":[3,10,11,13,19,22],"translat":7,"transmit":10,"transpar":[10,20],"transport":3,"trap":[0,4,6,7,8,13,15,18,24],"trap_vector":13,"tree":[3,13],"trigger":[2,6,14,17,18,19,21,22,25],"tselect":6,"turn":[2,5,13,15,21],"twice":7,"two":[0,1,2,3,7,8,10,13,15,16,17,18,19,20,21,22,25],"type":[0,4,7,8,10,11,13,18,19,25],"typic":[10,13,15,19],"u":[7,16,24],"unalign":[7,9,21],"unavail":7,"uncorrect":[0,7,10,13],"undefin":7,"under":[14,19,25],"undetect":10,"unexpect":[13,15,19],"unifi":[15,19],"unimpl":[7,15],"uniniti":[10,14],"unintend":19,"uniqu":0,"unit":[3,4,5,8,11,14,15,16,18,19,20],"univers":25,"unix":20,"unknown":[15,23],"unless":[0,2,5,7,13,14,15,19,22],"unlik":[9,10,15,22],"unlock":6,"unmap":[0,7,13],"unmodifi":25,"unnecessari":13,"unpredict":[3,17],"unprivileg":24,"unshfl":16,"unshfli":16,"unsign":22,"unsupport":[7,14],"untest":25,"until":[5,7,8,10,13,15,18,19],"unus":[0,2,5,7,13,15,18,19,22],"unzip":23,"up":[0,7,8,13,15,16,17,25],"updat":[7,13,14,15,16,19,21,25],"upfront":25,"upon":[7,8,19,24],"upper":[2,4,6,7,14,15,22,24],"us":[3,4,5,7,8,10,11,13,14,15,16,17,18,19,20,21,22,23,24,25],"usag":20,"user":[0,7,11,14,18,20],"user_mod":[23,24],"usermod":16,"usual":[7,19],"util":[9,25],"v":[3,4,8,9,15,18,19,21,22,25],"valid":[1,2,4,7,10,11,13,15,17],"valu":[0,2,4,5,6,7,8,10,11,13,14,17,18,19,22,24],"variabl":20,"varieti":15,"variou":15,"vector":[0,4,6,8,11,12,14],"veer":[0,1,2,3,7,9,10,13,17,18,20,21,22,23,24],"veer_el2_sim":23,"vendor":6,"veri":1,"verif":[8,10,11,14],"verifi":[8,25],"veril":[11,20,25],"verilator_coverag":25,"verilatortb":23,"versa":15,"version":[7,14,20,21],"via":[8,10,19,20,25],"vice":15,"view":13,"violat":[15,19],"virtual":[7,20,25],"visibl":[3,13,25],"vm_coverag":25,"volum":14,"vtb_top":23,"w":[0,2,5,7,10,13,15,16,18,19,22],"w1":[2,7,15,19],"w1c":7,"w1r0":[2,15,19],"wa":[7,8,13,17,19,20,24,25],"wai":[6,16,25],"wait":[15,19,21],"wake":13,"want":[7,10,23],"war0":[13,15,19],"warl":[0,2,5,7,10,13,14,15,17,19,22],"warranti":14,"wasn":7,"way0":2,"way1":2,"way2":2,"way3":2,"wb":[5,16,17],"wbcd":5,"we":[18,25],"weak":10,"well":[2,3,7,9,10,13,15,17,19,22,25],"were":[13,25],"wfi":[17,19],"wget":23,"when":[3,5,7,8,10,13,14,15,17,18,19,20,21,22,24,25],"whenev":[7,18],"where":[0,7,15,18,19,25],"wherea":[1,13,24],"wherev":13,"whether":[7,8,19,25],"which":[0,2,3,4,7,8,10,13,15,16,17,18,19,20,21,25],"while":[3,7,10,13,14,15,17,22],"wide":[2,4,7,15,17,24],"width":[7,8,10,13,14,19],"win":13,"window":[1,15],"wise":13,"within":[1,8,13,15,19],"without":[2,7,8,10,13,14,15,18,19],"wlrl":[0,15],"woken":[13,19],"word":[7,10,13,15],"work":[23,25],"workaround":[9,21],"workflow":[20,25],"world":23,"worth":[10,13],"would":[7,9,10,13,15,17],"wrap":7,"writabl":7,"write":[0,4,5,6,7,8,10,11,13,14,17,18,19,21,22,25],"writeback":16,"written":[2,7,10,13,15,20,22,25],"wun":13,"www":14,"x":[1,16,18],"x1":[8,15],"x10":8,"x11":8,"x12":8,"x2":8,"x31":15,"x8":8,"x_":13,"xdebugv":7,"xnor":16,"xperm":16,"y":[13,15],"ye":[13,15],"yet":[10,19],"yml":20,"you":[14,20,23,25],"younger":15,"your":25,"z":16,"zb":[14,16],"zba":[14,16],"zbb":[14,16],"zbc":[14,16],"zbe":16,"zbf":16,"zbp":16,"zbr":16,"zero":[0,7,11,13,14,24],"zext":16,"zicbom":24,"zicboz":24,"zicsr":16,"zifencei":16},"titles":["<span class=\"section-number\">13. </span>Standard RISC-V CSRs with Core-Specific Adaptations","<span class=\"section-number\">18. </span>Build Arguments","<span class=\"section-number\">10. </span>Cache Control","<span class=\"section-number\">16. </span>Clock And Reset","<span class=\"section-number\">17. </span>Complex Port List","<span class=\"section-number\">12. </span>Low-Level Core Control","<span class=\"section-number\">14. </span>CSR Address Map","<span class=\"section-number\">11. </span>Debug Support","<span class=\"section-number\">5. </span>Dual-Core Lockstep (DCLS)","<span class=\"section-number\">20. </span>Errata","<span class=\"section-number\">4. </span>Memory Error Protection","RISC-V VeeR EL2 Programmer\u2019s Reference Manual","<span class=\"section-number\">15. </span>Interrupt Priorities","<span class=\"section-number\">8. </span>External Interrupts","<span class=\"section-number\">1. </span>RISC-V VeeR EL2 Programmer\u2019s Reference Manual","<span class=\"section-number\">3. </span>Memory Map","<span class=\"section-number\">2. </span>Core Overview","<span class=\"section-number\">9. </span>Performance Monitoring","<span class=\"section-number\">21. </span>Physical Memory Protection","<span class=\"section-number\">7. </span>Power Management and Multi-Core Debug Control","<span class=\"section-number\">24. </span>Interactive Debugging in Simulation","<span class=\"section-number\">19. </span>Compliance Test Suite Failures","<span class=\"section-number\">6. </span>Internal Timers","<span class=\"section-number\">25. </span>Running Tock OS","<span class=\"section-number\">22. </span>User Mode","<span class=\"section-number\">23. </span>Verification"],"titleterms":{"":[11,13,14,16],"0":[2,7,13,22],"01":21,"0x01":7,"0x04":7,"0x05":7,"0x10":7,"0x1000":13,"0x11":7,"0x16":7,"0x17":7,"0x18":7,"0x1f":7,"0x2000":13,"0x3000":13,"0x304":0,"0x342":0,"0x344":0,"0x38":7,"0x39":7,"0x3c":7,"0x3d":7,"0x40":7,"0x4000":13,"0x5000":13,"0x7a0":7,"0x7a1":7,"0x7a2":7,"0x7b0":7,"0x7b1":7,"0x7c0":15,"0x7c2":19,"0x7c4":15,"0x7c6":19,"0x7c8":2,"0x7c9":2,"0x7ca":2,"0x7cb":2,"0x7cc":2,"0x7ce":19,"0x7cf":19,"0x7d2":22,"0x7d3":22,"0x7d4":22,"0x7d5":22,"0x7d6":22,"0x7d7":22,"0x7f0":10,"0x7f1":10,"0x7f2":10,"0x7f8":5,"0x7f9":5,"0x7ff":15,"0xbc0":15,"0xbc8":13,"0xbc9":13,"0xbca":13,"0xbcb":13,"0xbcc":13,"0xf14":0,"0xfc0":15,"0xfc8":13,"1":[2,7,13,19,22],"2":[7,19],"255":13,"3":19,"31":7,"32":[7,18],"4":[13,19],"63":7,"7":13,"And":3,"No":15,"Not":9,"Of":[2,13,15],"On":9,"To":[9,15],"abbrevi":14,"abstract":[7,9],"abstractauto":7,"abstractc":7,"access":[2,7,15,24],"action":15,"activ":19,"adapt":[0,25],"address":[6,7,13,15,18],"ahb":9,"align":[1,15],"an":[2,23],"analysi":25,"applic":23,"argument":[1,13],"arrai":2,"asynchron":3,"autoexec":7,"autom":20,"back":9,"behavior":15,"bit":5,"block":[1,13,16],"bound":22,"breakpoint":21,"bu":[3,7,9,15],"build":[1,13,23],"bypass":7,"cach":[2,10],"captur":[13,15],"case":2,"caus":[0,15],"chain":13,"check":18,"chunk":2,"claim":13,"clear":13,"clock":[3,5],"cocotb":25,"code":[10,13,18],"command":[7,9],"complex":[3,4,8,16],"complianc":21,"compon":10,"condit":17,"configur":[8,13,18,24],"control":[2,5,7,8,13,15,17,19,22],"convent":13,"core":[0,1,3,4,5,6,8,10,13,15,16,19],"correct":[10,15],"count":17,"countabl":17,"counter":[10,17,22,24],"coverag":25,"csr":[0,2,5,6,7,10,13,15,18,19,22],"current":[13,25],"cycl":24,"cycleh":24,"d":15,"data":[2,7,15],"data0":7,"dbg_rst_l":3,"dccm":[10,15],"dcl":8,"dcsr":7,"debug":[3,7,9,19,20],"debugg":3,"decod":18,"descript":[2,5,10,22],"detect":10,"diagnost":2,"diagram":13,"dicad0":2,"dicad0h":2,"dicad1":2,"dicago":2,"dicaw":2,"disabl":[2,5,13],"dma":[15,19],"dmcontrol":7,"dmi":7,"dmst":15,"dmstatu":7,"document":14,"dpc":7,"dtm":7,"dtmc":7,"dual":8,"dv":25,"e":15,"each":15,"ecc":[10,15],"effect":15,"el2":[6,8,11,12,14,15,16,19],"enabl":[0,2,13,24],"enhanc":24,"environ":24,"errata":9,"error":[8,10,15],"event":[17,19],"exampl":[13,15,18],"except":[15,18,24],"execut":[24,25],"expect":15,"extens":16,"extern":[13,19],"failur":21,"fast":13,"featur":[2,3,5,13,16,17,19,22],"fenc":[15,21],"fence_i":21,"fetch":23,"field":5,"file":23,"firmwar":19,"first":15,"flow":[13,25],"flush":2,"forc":19,"from":12,"full":2,"function":[13,16],"further":13,"gate":5,"gatewai":13,"gener":[10,13],"go":2,"halt":[7,19],"haltsum0":7,"handl":[10,15,24],"handler":13,"hardwar":0,"hierarchi":10,"high":2,"highest":12,"histori":14,"i":[2,10,12,15,21],"iccm":[10,15],"id":[0,13],"idcod":7,"idempot":15,"identif":25,"impact":[13,17],"implement":25,"imprecis":15,"index":2,"inform":[2,6],"initi":[3,13,19],"instret":24,"instreth":24,"instruct":15,"integr":25,"interact":20,"interfac":[3,7,19],"intern":22,"interrupt":[0,12,13,15,19,22],"io":8,"isa":24,"jtag":[3,7],"level":[5,10,13,25],"line":2,"list":[4,17],"lite":9,"load":15,"local":[15,22],"lockstep":8,"log":10,"low":5,"lowest":12,"machin":[0,6,15,24],"macro":13,"mai":9,"major":13,"manag":19,"manual":[11,14],"map":[1,6,13,15],"maskabl":15,"match":7,"mcaus":[0,15],"mcgc":5,"mcontrol":7,"mcounteren":24,"mcpc":19,"mdccmect":10,"mdeau":15,"mdseac":15,"mei":13,"meicidpl":13,"meicpct":13,"meicurpl":13,"meigwclr":13,"meigwctrl":13,"meihap":13,"meipl":13,"meipt":13,"meipx":13,"meivt":13,"memori":[1,10,13,15,18,24],"menvcfg":24,"menvcfgh":24,"mfdc":5,"mfdh":19,"mfdht":19,"mhartid":0,"miccmect":10,"micect":10,"mie":0,"mip":0,"misa":24,"misalign":15,"misalign_jmp":21,"misalign_ldst":21,"mitb0":22,"mitcnt0":22,"mitctl0":22,"mode":[3,19,24],"model":25,"modul":[3,7,18],"monitor":[8,17],"mpc":19,"mpiccfg":13,"mpmc":19,"mrac":15,"mscaus":15,"mseccfg":24,"mseccfgh":24,"mstatu":24,"multi":19,"name":13,"nest":13,"nmi":15,"non":[6,9,13,15],"o":[15,23],"offset":7,"open":25,"oper":[2,3,13,18,19],"optim":13,"order":15,"overview":[8,13,16],"pariti":[10,15],"partial":15,"paus":19,"pc":7,"pend":[0,13],"perform":[13,17,24],"physic":18,"pic":13,"pic_base_addr":13,"plan":8,"platform":12,"plugin":25,"pmp":[18,24],"pmpaddrx":18,"pmpcfgx":18,"pointer":13,"polici":8,"port":[4,15],"potenti":15,"power":[13,19],"predict":15,"prerequisit":23,"prevent":24,"prioriti":[12,13],"privileg":24,"programm":[11,14],"proper":10,"properti":15,"protect":[1,10,15,18],"provid":23,"qualiti":15,"ratio":3,"read":[2,9],"recoveri":10,"redirect":13,"reduct":13,"refer":[11,14],"region":15,"regist":[0,1,2,5,7,8,9,10,13,15,17,18,19,22,24],"regress":25,"regular":[3,13],"relat":[1,18],"renod":25,"request":19,"reset":[3,15],"restrict":15,"resum":19,"return":9,"revis":14,"risc":[0,6,7,11,12,13,14,16,17],"riscof":25,"riscv":25,"rom":15,"rst_l":3,"rtl":25,"rule":[1,13,15],"run":[19,23],"rv":18,"sampl":13,"sbaddress0":7,"sbc":7,"sbdata0":7,"sbdata1":7,"scenario":19,"secondari":15,"secur":24,"select":[2,7,10],"servic":15,"shadow":8,"side":15,"signal":[3,4,8,13,15,19,25],"simul":[20,23,25],"singl":19,"slave":15,"soc":15,"softwar":[15,25],"sort":12,"sourc":[13,23,25],"space":7,"specif":[0,6,12],"specul":15,"sram":15,"standard":[0,6,12,13,16,17],"start":23,"state":19,"statu":[2,5,7,13,15,17,19,22,24],"step":19,"store":15,"suit":21,"summari":[7,15,19],"support":[7,9,13],"synchron":15,"system":[3,7,15],"tabl":[12,13],"tag":2,"target":13,"tdata1":7,"tdata2":7,"test":[21,25],"testbench":25,"theori":[2,13,18],"thread":0,"threshold":[10,13,19],"timer":22,"tock":23,"tool":25,"track":8,"transact":9,"transit":24,"transport":7,"trigger":[7,13,15],"tselect":7,"type":15,"uncorrect":15,"unit":13,"unlock":15,"unmap":15,"up":19,"us":2,"user":24,"uvm":25,"v":[0,6,7,11,12,13,14,16,17],"valid":8,"valu":[9,15],"vector":[13,15],"veer":[6,8,11,12,14,15,16,19,25],"verif":[18,25],"veril":23,"verilog":23,"via":[3,15],"wai":2,"wake":19,"while":19,"without":25,"write":[2,9,15],"x":13,"zero":9}})