<div id="pf206" class="pf w0 h0" data-page-no="206"><div class="pc pc206 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg206.png"/><div class="t m0 x48 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">CMP<span class="ff7">x</span><span class="ws0">_SCR field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Interrupt is disabled.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Interrupt is enabled.</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x8b h7 y101d ff2 fs4 fc0 sc0 ls0">IEF</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">Comparator Interrupt Enable Falling</div><div class="t m0 x83 h7 y101e ff2 fs4 fc0 sc0 ls0 ws0">Enables the CFF interrupt from the CMP. When this field is set, an interrupt will be asserted when CFF is</div><div class="t m0 x83 h7 y10d8 ff2 fs4 fc0 sc0 ls0">set.</div><div class="t m0 x83 h7 y10d9 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Interrupt is disabled.</div><div class="t m0 x83 h7 y10da ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Interrupt is enabled.</div><div class="t m0 x97 h7 y10db ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x12c h7 y10dc ff2 fs4 fc0 sc0 ls0">CFR</div><div class="t m0 x83 h7 y10db ff2 fs4 fc0 sc0 ls0 ws0">Analog Comparator Flag Rising</div><div class="t m0 x83 h7 y1143 ff2 fs4 fc0 sc0 ls0 ws0">Detects a rising-edge on COUT, when set, during normal operation. CFR is cleared by writing 1 to it.</div><div class="t m0 x83 h7 y1144 ff2 fs4 fc0 sc0 ls0 ws0">During Stop modes, CFR is level sensitive .</div><div class="t m0 x83 h7 y2d87 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Rising-edge on COUT has not been detected.</div><div class="t m0 x83 h7 y1745 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Rising-edge on COUT has occurred.</div><div class="t m0 x97 h7 y2d88 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x12c h7 y2d89 ff2 fs4 fc0 sc0 ls0">CFF</div><div class="t m0 x83 h7 y2d88 ff2 fs4 fc0 sc0 ls0 ws0">Analog Comparator Flag Falling</div><div class="t m0 x83 h7 y2d8a ff2 fs4 fc0 sc0 ls0 ws0">Detects a falling-edge on COUT, when set, during normal operation. CFF is cleared by writing 1 to it.</div><div class="t m0 x83 h7 y1182 ff2 fs4 fc0 sc0 ls0 ws0">During Stop modes, CFF is level senstive .</div><div class="t m0 x83 h7 y2d8b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Falling-edge on COUT has not been detected.</div><div class="t m0 x83 h7 y2d8c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Falling-edge on COUT has occurred.</div><div class="t m0 x97 h7 y2d8d ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x95 h7 y2d8e ff2 fs4 fc0 sc0 ls0">COUT</div><div class="t m0 x83 h7 y2d8d ff2 fs4 fc0 sc0 ls0 ws0">Analog Comparator Output</div><div class="t m0 x83 h7 y2d8f ff2 fs4 fc0 sc0 ls0 ws0">Returns the current value of the Analog Comparator output, when read. The field is reset to 0 and will read</div><div class="t m0 x83 h7 y2d90 ff2 fs4 fc0 sc0 ls0 ws0">as CR1[INV] when the Analog Comparator module is disabled, that is, when CR1[EN] = 0. Writes to this</div><div class="t m0 x83 h7 y2d91 ff2 fs4 fc0 sc0 ls0 ws0">field are ignored.</div><div class="t m0 x9 h1b y2d92 ff1 fsc fc0 sc0 ls0 ws0">29.7.5<span class="_ _b"> </span>DAC Control Register (CMP<span class="ff7 ws24e">x</span>_DACCR)</div><div class="t m0 x9 h7 y2d93 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_3000h base + 4h offset = 4007_3004h</div><div class="t m0 x81 h1d y2d94 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y2195 ff2 fs4 fc0 sc0 ls0 ws3b4">Read <span class="ws3b5 ve">DACEN VRSEL<span class="_ _fc"> </span>VOSEL</span></div><div class="t m0 x8b h7 y2d95 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y2d96 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x17 h9 y2d97 ff1 fs2 fc0 sc0 ls0 ws20b">CMP<span class="ff7">x</span><span class="ws0">_DACCR field descriptions</span></div><div class="t m0 x12c h10 y2d98 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y124f ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y2d4b ff2 fs4 fc0 sc0 ls0">DACEN</div><div class="t m0 x83 h7 y124f ff2 fs4 fc0 sc0 ls0 ws0">DAC Enable</div><div class="t m0 x83 h7 y2d99 ff2 fs4 fc0 sc0 ls0 ws0">Enables the DAC. When the DAC is disabled, it is powered down to conserve power.</div><div class="t m0 x83 h7 y2d9a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DAC is disabled.</div><div class="t m0 x83 h7 yf80 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>DAC is enabled.</div><div class="t m0 x97 h7 yf81 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x117 h7 y2d9b ff2 fs4 fc0 sc0 ls0">VRSEL</div><div class="t m0 x83 h7 yf81 ff2 fs4 fc0 sc0 ls0 ws0">Supply Voltage Reference Source Select</div><div class="t m0 x1b h7 y12c7 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map/register definitions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">518<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf206" data-dest-detail='[518,"XYZ",null,178.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.250000px;bottom:244.167000px;width:31.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf206" data-dest-detail='[518,"XYZ",null,108.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:179.245000px;bottom:244.167000px;width:29.510000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf207" data-dest-detail='[519,"XYZ",null,658.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:374.992000px;bottom:244.167000px;width:30.016000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
