================================================================================ 
Commit: 073a506c5c794eedfb503da40972b5f858ea2b4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 16 11:26:54 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:xHCI HCRST isolation flow changes

This change includes modification of qualifiers that configure whether
BIOS shall disable HCRST flow isolation in xHCI. It now includes both
DBC enable status for USB2 and USB3 along with general Debug Enable
status.

Hsd-es-id: 18017426658
Original commit date: Tue Aug 3 13:46:48 2021 +0200
Change-Id: I1c7f11d14b016118c66723f18da4001941c255c2
Original commit hash: 8aee293076d776b4da8c0deb3616a59a789cfd91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c

================================================================================ 
Commit: 44e90587658855ebac99ee03a0e376bf5ddd6e90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 16 11:26:52 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BiosId.env: BIOS Version to 2277_12

Hsd-es-id: N/A
Original commit date: Thu Aug 5 16:43:28 2021 +0800
Change-Id: Ibf69e9ebfdaf20c39e7dd95f05077ddc65d5c616
Original commit hash: 90e9bda43c826f2e01c50c019f94f88140e33c87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 20d47e32fe61ed31565e0739ae86ddcae170b10c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 16 11:26:50 2021 +0530 
-------------------------------------------------------------------------------- 
Fix IPClean tag format

Hsd-es-id: NA
Original commit date: Wed Aug 4 15:30:06 2021 -0700
Change-Id: I6fdbfe05e7ca58ab93ee9a9dd7e4f88ec8072642
Original commit hash: a9bc2bab5e129799251fb8eb6eb37947dd1850ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c

================================================================================ 
Commit: 9ba140b0aee5bcc4be09bbea2a45b3d224610049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 16 11:26:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS][B1][PEG10\11] AMD FirePro W5100 stuck in detect [Downplugging support for CPU PEGs]

Hsd-es-id: 22013466484
Original commit date: Tue May 4 22:23:10 2021 +0530
Change-Id: I58a237ec0211f7fbaea8f74ba7ad0c2cfdb39f38
Original commit hash: 9c60b75f1dd3e91b04301d1719e8fa51b3f41a4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: eefd1c5036064d85c34646ff28e6f7a34297312e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 16 11:26:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Support ADL-S C0 and ADL-P/M Q0 stepping on debug resiliency BIOS

[Description]
Due to the size limit, debug resiliency BIOS only support one microcode.
For the new CPU stepping need to modify the fdf file that include the
microcode for new stepping.

[Change]
1. Change the ADL-S use the C0 stepping microcode.
2. Change the ADL-P/M use the Q0 stepping microcode.

[Impacted Platforms]
ADL-S
ADL-P
ADL-M

Hsd-es-id: 16013857388
Original commit date: Mon Jul 5 13:16:14 2021 +0800
Change-Id: Ifadacbea9808fb2e2e9fdcdeff13a9bc88583f06
Original commit hash: d5a460302a9af362d58afa65da9dd60c11ada8cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 544564bed4e81fd52367b6a9e12b082aae032e6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 16 11:26:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]PCIe target link speed not updated after hot plug

Updated the pch pcie hot plug code to program TLS based on endpoint capability.

Hsd-es-id: 14014575492
Original commit date: Tue Jul 13 11:12:23 2021 -0700
Change-Id: Ie26bf3dfb39f8ba0427a0d8c0d0925a0e0f2fa5c
Original commit hash: 9b03343f884ee5a2bf98b259d616ccba83ec332f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

================================================================================ 
Commit: a300cf5a4253101d81eed44e7b535991540393a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 16 11:26:41 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-SBGA: enable RTD3 for Foxville Lan

Power Enabled/Disabled through GPP_R_20.
Wake Enabled/Disabled through GPD_2 which should be configured as SCI Wake pin.
GPP_B_21 on DDR5 RVP and GPD_1 on DDR4 RVP is connected to LAN_DISABLE_N.

Hsd-es-id: 1509598130
Original commit date: Fri Jul 16 19:50:44 2021 +0800
Change-Id: I9cb2671c5a11777a35732706c8369ff533427721
Original commit hash: 0c04bf06fc4c6e2e2e5a0f6566483787749abc5d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
