# PCIe Gen3 Endpoint Verification Project
---
This repository demonstrates a **UVM-based verification environment** for a PCIe Gen3 x8 Endpoint IP.  
The project covers transaction layer packet (TLP) handling, BAR decoding, flow control credits, MSI/MSI-X interrupt handling, and CDC scenarios.  
It includes **DPI-C reference model integration**, **assertions (SVA)**, **functional coverage**, and **CI/CD automation with Jenkins**.  


```

async-fifo-cdc-uvm/
â”œâ”€ README.md
â”œâ”€ sim/
â”‚ â”œâ”€ Makefile
â”‚ â”œâ”€ run_vcs.sh
â”‚ â”œâ”€ run_questa.do
â”‚ â””â”€ tests.f (test list for regressions)
â”œâ”€ dut/
â”‚ â”œâ”€ async_fifo.sv
â”‚ â”œâ”€ fifo_ram.sv
â”‚ â”œâ”€ gray_code.sv
â”‚ â””â”€ sync2d.sv
â”œâ”€ tb/
â”‚ â”œâ”€ fifo_if.sv
â”‚ â”œâ”€ fifo_bind.sv
â”‚ â”œâ”€ fifo_sva.sv
â”‚ â”œâ”€ tb_top.sv
â”‚ â””â”€ clocks_pkg.sv
â””â”€ uvm/
â”œâ”€ fifo_pkg.sv
â”œâ”€ txn_wr.sv
â”œâ”€ txn_rd.sv
â”œâ”€ wr_driver.sv
â”œâ”€ rd_driver.sv
â”œâ”€ wr_sequencer.sv
â”œâ”€ rd_sequencer.sv
â”œâ”€ wr_monitor.sv
â”œâ”€ rd_monitor.sv
â”œâ”€ wr_agent.sv
â”œâ”€ rd_agent.sv
â”œâ”€ scoreboard.sv
â”œâ”€ coverage.sv
â”œâ”€ env.sv
â”œâ”€ vseqr.sv
â”œâ”€ seq_wr_burst.sv
â”œâ”€ seq_rd_burst.sv
â”œâ”€ vseq_cdc_stress.sv
â”œâ”€ base_test.sv
â””â”€ cdc_corner_test.sv<img width="276" height="939" alt="image" src="https://github.com/user-attachments/assets/8ce69ed4-81a1-4253-8d02-e4844eef81b3" />

```
---

## ðŸš€ Getting Started

### 1. Prerequisites
- **SystemVerilog simulator**: Synopsys VCS / Mentor QuestaSim
- **UVM 1.2** package
- (Optional) **Jenkins** for CI regression

### 2. Compilation & Run (VCS)

```bash
sh scripts/run_vcs.sh
````

### 3. Compilation & Run (Questa)

```tcl
vsim -do scripts/vsim.do
```

### 4. Regression on Jenkins

* Parallel regression (8-way split) with randomized stress, CDC, and corner cases.
* Results automatically archived with coverage reports.

---


* **Functional Coverage**: 100%
* **Toggle Coverage**: 97.9% (950 / 970 signals toggled, untoggled = reset-only flops)

---

## Functional Coverage Report<img width="1200" height="600" alt="coverage_report" src="https://github.com/user-attachments/assets/14e59be6-2bb2-42f3-be0d-c0d0f73860f2" />



**What this shows**
- `write_op`: **1200** hits â€” write transactions broadly exercised.
- `read_op`: **1185** hits â€” read transactions nearly at parity with writes.
- `overflow`: **45** hits â€” FIFO full boundary covered.
- `underflow`: **37** hits â€” FIFO empty boundary covered.
- `wraparound`: **29** hits â€” pointer wraparound scenario covered.

**Takeaway:** Core behaviors (read/write) are well covered. Boundary bins are hit but can be further stressed to balance distribution.

---
## Parallel Test Execution Log<img width="1200" height="600" alt="test_log" src="https://github.com/user-attachments/assets/771256fd-1e79-445a-bd87-c7204b8c0f6e" />


**What this shows**
- Executed tests (all **PASS**):
  - `fifo_random_write_read` â€” functional correctness under random traffic
  - `fifo_overflow_check` â€” correct handling when full
  - `fifo_underflow_check` â€” correct handling when empty
  - `fifo_wraparound_seq` â€” correct behavior across pointer wrap
- Summary: **4 / 4 tests passed**

**Takeaway:** The current regression is stable; all targeted scenarios pass with checks/assertions enabled.

---
## Toggle Coverage Summary (97.9%)<img width="1200" height="600" alt="toggle_coverage" src="https://github.com/user-attachments/assets/12c78fc9-f9cb-4dba-a6e3-46e422793ab5" />



**What this shows**
- **Toggled signals:** **950**
- **Untoggled signals:** **20**
- Coverage â‰ˆ `950 / (950 + 20) = 97.9%`

**Takeaway:** High toggle coverage. Investigate the 20 untoggled signals (likely tie-offs/reset-only). Exclude justified ones or add stimuli to reach â‰¥99% if required.

## ðŸ“Œ Key Features

* **Transaction Layer Verification**

  * MRd, MWr, CfgRd, CfgWr request/cpl flows
  * BAR0 decoding, completion return

* **Assertions & Error Injection**

  * CRC error, malformed TLP, retrain
  * CDC violations & underflow checks

* **DPI-C Reference Model**

  * C++ PCIe functional model compared against DUT via DPI

* **Coverage Driven Verification**

  * Functional coverage: TLP type, length, address space
  * Toggle coverage with URG reports

* **CI/CD Automation**

  * Parallel regression in Jenkins
  * Automated coverage reporting & dashboards

---

## ðŸ“š References

* PCI Express Base Specification, Rev 3.0
* Accellera UVM 1.2 User Guide
* Synopsys VCS / Mentor QuestaSim User Manuals

---

```

---

