-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity calc_ma is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    Lam_tabx_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabx_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabx_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabx_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabx_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabx_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_0_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_32_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_25_ap_vld : OUT STD_LOGIC;
    Lam_taby_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_taby_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_taby_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_0_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_1_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_2_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_3_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_4_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_5_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_6_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_7_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_8_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_9_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_10_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_11_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_12_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_13_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_14_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_15_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_16_ap_vld : OUT STD_LOGIC;
    Eta_ans_1_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_1_17_ap_vld : OUT STD_LOGIC;
    Lam_tabz_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabz_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabz_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_0_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_1_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_2_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_3_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_4_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_5_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_6_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_7_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_8_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_9_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_10_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_11_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_12_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_13_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_14_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_15_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_16_ap_vld : OUT STD_LOGIC;
    Eta_ans_2_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_2_17_ap_vld : OUT STD_LOGIC;
    Lam_tabe_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabe_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabe_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabe_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabe_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabe_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_3_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_3_0_ap_vld : OUT STD_LOGIC;
    Eta_ans_3_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_3_1_ap_vld : OUT STD_LOGIC;
    Eta_ans_3_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_3_2_ap_vld : OUT STD_LOGIC;
    Lam_tabf_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabf_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabf_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_0_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_1_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_2_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_3_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_4_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_5_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_6_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_7_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_8_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_9_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_10_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_11_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_12_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_13_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_14_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_15_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_16_ap_vld : OUT STD_LOGIC;
    Eta_ans_4_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_4_17_ap_vld : OUT STD_LOGIC;
    Lam_tabg_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    Lam_tabg_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    Peta_tabg_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_0_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_1_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_2_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_3_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_4_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_5_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_6_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_7_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_8_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_9_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_10_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_11_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_12_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_13_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_14_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_15_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_16_ap_vld : OUT STD_LOGIC;
    Eta_ans_5_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    Eta_ans_5_17_ap_vld : OUT STD_LOGIC );
end;


architecture behav of calc_ma is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal grp_mcalcC_fu_490_ap_start : STD_LOGIC;
    signal grp_mcalcC_fu_490_ap_done : STD_LOGIC;
    signal grp_mcalcC_fu_490_ap_idle : STD_LOGIC;
    signal grp_mcalcC_fu_490_ap_ready : STD_LOGIC;
    signal grp_mcalcC_fu_490_ap_ce : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_0_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_1_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_2_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_3_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_4_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_5_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_6_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_7_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_8_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_9_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_10_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_11_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_12_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_13_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_14_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_15_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_16_ap_vld : STD_LOGIC;
    signal grp_mcalcC_fu_490_Eta_ans_1_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcC_fu_490_Eta_ans_1_17_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_ap_start : STD_LOGIC;
    signal grp_mcalcD_fu_602_ap_done : STD_LOGIC;
    signal grp_mcalcD_fu_602_ap_idle : STD_LOGIC;
    signal grp_mcalcD_fu_602_ap_ready : STD_LOGIC;
    signal grp_mcalcD_fu_602_ap_ce : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_0_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_1_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_2_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_3_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_4_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_5_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_6_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_7_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_8_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_9_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_10_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_11_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_12_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_13_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_14_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_15_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_16_ap_vld : STD_LOGIC;
    signal grp_mcalcD_fu_602_Eta_ans_2_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcD_fu_602_Eta_ans_2_17_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_ap_start : STD_LOGIC;
    signal grp_mcalcF_fu_714_ap_done : STD_LOGIC;
    signal grp_mcalcF_fu_714_ap_idle : STD_LOGIC;
    signal grp_mcalcF_fu_714_ap_ready : STD_LOGIC;
    signal grp_mcalcF_fu_714_ap_ce : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_0_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_1_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_2_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_3_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_4_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_5_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_6_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_7_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_8_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_9_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_10_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_11_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_12_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_13_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_14_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_15_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_16_ap_vld : STD_LOGIC;
    signal grp_mcalcF_fu_714_Eta_ans_4_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcF_fu_714_Eta_ans_4_17_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_ap_start : STD_LOGIC;
    signal grp_mcalcG_fu_826_ap_done : STD_LOGIC;
    signal grp_mcalcG_fu_826_ap_idle : STD_LOGIC;
    signal grp_mcalcG_fu_826_ap_ready : STD_LOGIC;
    signal grp_mcalcG_fu_826_ap_ce : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_0_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_1_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_2_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_3_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_4_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_5_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_6_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_7_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_8_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_9_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_10_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_11_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_12_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_13_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_14_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_15_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_16_ap_vld : STD_LOGIC;
    signal grp_mcalcG_fu_826_Eta_ans_5_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcG_fu_826_Eta_ans_5_17_ap_vld : STD_LOGIC;
    signal grp_mcalcB_fu_938_ap_start : STD_LOGIC;
    signal grp_mcalcB_fu_938_ap_done : STD_LOGIC;
    signal grp_mcalcB_fu_938_ap_idle : STD_LOGIC;
    signal grp_mcalcB_fu_938_ap_ready : STD_LOGIC;
    signal grp_mcalcB_fu_938_ap_ce : STD_LOGIC;
    signal grp_mcalcB_fu_938_Eta_ans_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcB_fu_938_Eta_ans_0_ap_vld : STD_LOGIC;
    signal grp_mcalcB_fu_938_Eta_ans_1_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcB_fu_938_Eta_ans_1_32_ap_vld : STD_LOGIC;
    signal grp_mcalcB_fu_938_Eta_ans_2_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcB_fu_938_Eta_ans_2_25_ap_vld : STD_LOGIC;
    signal grp_mcalcE_fu_960_ap_start : STD_LOGIC;
    signal grp_mcalcE_fu_960_ap_done : STD_LOGIC;
    signal grp_mcalcE_fu_960_ap_idle : STD_LOGIC;
    signal grp_mcalcE_fu_960_ap_ready : STD_LOGIC;
    signal grp_mcalcE_fu_960_ap_ce : STD_LOGIC;
    signal grp_mcalcE_fu_960_Eta_ans_3_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcE_fu_960_Eta_ans_3_0_ap_vld : STD_LOGIC;
    signal grp_mcalcE_fu_960_Eta_ans_3_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcE_fu_960_Eta_ans_3_1_ap_vld : STD_LOGIC;
    signal grp_mcalcE_fu_960_Eta_ans_3_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mcalcE_fu_960_Eta_ans_3_2_ap_vld : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_grp_mcalcC_fu_490_ap_start : STD_LOGIC;
    signal ap_grp_mcalcD_fu_602_ap_start : STD_LOGIC;
    signal ap_grp_mcalcF_fu_714_ap_start : STD_LOGIC;
    signal ap_grp_mcalcG_fu_826_ap_start : STD_LOGIC;
    signal ap_reg_grp_mcalcB_fu_938_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_mcalcE_fu_960_ap_start : STD_LOGIC := '0';
    signal ap_pipeline_idle_pp0 : STD_LOGIC;

    component mcalcC IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        Lam_taby_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_taby_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_taby_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_0_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_1_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_2_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_3_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_4_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_5_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_6_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_7_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_8_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_9_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_10_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_11_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_12_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_13_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_14_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_15_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_16_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_17_ap_vld : OUT STD_LOGIC );
    end component;


    component mcalcD IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        Lam_tabz_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabz_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabz_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_0_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_1_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_2_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_3_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_4_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_5_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_6_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_7_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_8_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_9_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_10_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_11_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_12_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_13_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_14_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_15_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_16_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_17_ap_vld : OUT STD_LOGIC );
    end component;


    component mcalcF IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        Lam_tabf_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabf_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabf_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_0_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_1_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_2_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_3_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_4_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_5_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_6_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_7_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_8_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_9_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_10_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_11_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_12_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_13_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_14_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_15_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_16_ap_vld : OUT STD_LOGIC;
        Eta_ans_4_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_4_17_ap_vld : OUT STD_LOGIC );
    end component;


    component mcalcG IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        Lam_tabg_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabg_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabg_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_0_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_1_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_2_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_3_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_4_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_5_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_6_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_7_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_8_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_9_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_10_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_11_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_12_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_13_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_14_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_15_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_16_ap_vld : OUT STD_LOGIC;
        Eta_ans_5_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_5_17_ap_vld : OUT STD_LOGIC );
    end component;


    component mcalcB IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        Lam_tabx_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabx_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabx_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabx_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabx_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabx_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_0_ap_vld : OUT STD_LOGIC;
        Eta_ans_1_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_1_32_ap_vld : OUT STD_LOGIC;
        Eta_ans_2_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_2_25_ap_vld : OUT STD_LOGIC );
    end component;


    component mcalcE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        Lam_tabe_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabe_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabe_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabe_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Lam_tabe_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Peta_tabe_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_3_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_3_0_ap_vld : OUT STD_LOGIC;
        Eta_ans_3_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_3_1_ap_vld : OUT STD_LOGIC;
        Eta_ans_3_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Eta_ans_3_2_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_mcalcC_fu_490 : component mcalcC
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mcalcC_fu_490_ap_start,
        ap_done => grp_mcalcC_fu_490_ap_done,
        ap_idle => grp_mcalcC_fu_490_ap_idle,
        ap_ready => grp_mcalcC_fu_490_ap_ready,
        ap_ce => grp_mcalcC_fu_490_ap_ce,
        Lam_taby_0 => Lam_taby_0,
        Peta_taby_0 => Peta_taby_0,
        Lam_taby_1 => Lam_taby_1,
        Peta_taby_1 => Peta_taby_1,
        Lam_taby_2 => Lam_taby_2,
        Peta_taby_2 => Peta_taby_2,
        Lam_taby_3 => Lam_taby_3,
        Peta_taby_3 => Peta_taby_3,
        Lam_taby_4 => Lam_taby_4,
        Peta_taby_4 => Peta_taby_4,
        Lam_taby_5 => Lam_taby_5,
        Peta_taby_5 => Peta_taby_5,
        Lam_taby_6 => Lam_taby_6,
        Peta_taby_6 => Peta_taby_6,
        Lam_taby_7 => Lam_taby_7,
        Peta_taby_7 => Peta_taby_7,
        Lam_taby_8 => Lam_taby_8,
        Peta_taby_8 => Peta_taby_8,
        Lam_taby_9 => Lam_taby_9,
        Peta_taby_9 => Peta_taby_9,
        Lam_taby_10 => Lam_taby_10,
        Peta_taby_10 => Peta_taby_10,
        Lam_taby_11 => Lam_taby_11,
        Peta_taby_11 => Peta_taby_11,
        Lam_taby_12 => Lam_taby_12,
        Peta_taby_12 => Peta_taby_12,
        Lam_taby_13 => Lam_taby_13,
        Peta_taby_13 => Peta_taby_13,
        Lam_taby_14 => Lam_taby_14,
        Peta_taby_14 => Peta_taby_14,
        Lam_taby_15 => Lam_taby_15,
        Peta_taby_15 => Peta_taby_15,
        Lam_taby_16 => Lam_taby_16,
        Peta_taby_16 => Peta_taby_16,
        Lam_taby_17 => Lam_taby_17,
        Peta_taby_17 => Peta_taby_17,
        Eta_ans_1_0 => grp_mcalcC_fu_490_Eta_ans_1_0,
        Eta_ans_1_0_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_0_ap_vld,
        Eta_ans_1_1 => grp_mcalcC_fu_490_Eta_ans_1_1,
        Eta_ans_1_1_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_1_ap_vld,
        Eta_ans_1_2 => grp_mcalcC_fu_490_Eta_ans_1_2,
        Eta_ans_1_2_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_2_ap_vld,
        Eta_ans_1_3 => grp_mcalcC_fu_490_Eta_ans_1_3,
        Eta_ans_1_3_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_3_ap_vld,
        Eta_ans_1_4 => grp_mcalcC_fu_490_Eta_ans_1_4,
        Eta_ans_1_4_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_4_ap_vld,
        Eta_ans_1_5 => grp_mcalcC_fu_490_Eta_ans_1_5,
        Eta_ans_1_5_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_5_ap_vld,
        Eta_ans_1_6 => grp_mcalcC_fu_490_Eta_ans_1_6,
        Eta_ans_1_6_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_6_ap_vld,
        Eta_ans_1_7 => grp_mcalcC_fu_490_Eta_ans_1_7,
        Eta_ans_1_7_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_7_ap_vld,
        Eta_ans_1_8 => grp_mcalcC_fu_490_Eta_ans_1_8,
        Eta_ans_1_8_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_8_ap_vld,
        Eta_ans_1_9 => grp_mcalcC_fu_490_Eta_ans_1_9,
        Eta_ans_1_9_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_9_ap_vld,
        Eta_ans_1_10 => grp_mcalcC_fu_490_Eta_ans_1_10,
        Eta_ans_1_10_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_10_ap_vld,
        Eta_ans_1_11 => grp_mcalcC_fu_490_Eta_ans_1_11,
        Eta_ans_1_11_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_11_ap_vld,
        Eta_ans_1_12 => grp_mcalcC_fu_490_Eta_ans_1_12,
        Eta_ans_1_12_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_12_ap_vld,
        Eta_ans_1_13 => grp_mcalcC_fu_490_Eta_ans_1_13,
        Eta_ans_1_13_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_13_ap_vld,
        Eta_ans_1_14 => grp_mcalcC_fu_490_Eta_ans_1_14,
        Eta_ans_1_14_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_14_ap_vld,
        Eta_ans_1_15 => grp_mcalcC_fu_490_Eta_ans_1_15,
        Eta_ans_1_15_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_15_ap_vld,
        Eta_ans_1_16 => grp_mcalcC_fu_490_Eta_ans_1_16,
        Eta_ans_1_16_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_16_ap_vld,
        Eta_ans_1_17 => grp_mcalcC_fu_490_Eta_ans_1_17,
        Eta_ans_1_17_ap_vld => grp_mcalcC_fu_490_Eta_ans_1_17_ap_vld);

    grp_mcalcD_fu_602 : component mcalcD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mcalcD_fu_602_ap_start,
        ap_done => grp_mcalcD_fu_602_ap_done,
        ap_idle => grp_mcalcD_fu_602_ap_idle,
        ap_ready => grp_mcalcD_fu_602_ap_ready,
        ap_ce => grp_mcalcD_fu_602_ap_ce,
        Lam_tabz_0 => Lam_tabz_0,
        Peta_tabz_0 => Peta_tabz_0,
        Lam_tabz_1 => Lam_tabz_1,
        Peta_tabz_1 => Peta_tabz_1,
        Lam_tabz_2 => Lam_tabz_2,
        Peta_tabz_2 => Peta_tabz_2,
        Lam_tabz_3 => Lam_tabz_3,
        Peta_tabz_3 => Peta_tabz_3,
        Lam_tabz_4 => Lam_tabz_4,
        Peta_tabz_4 => Peta_tabz_4,
        Lam_tabz_5 => Lam_tabz_5,
        Peta_tabz_5 => Peta_tabz_5,
        Lam_tabz_6 => Lam_tabz_6,
        Peta_tabz_6 => Peta_tabz_6,
        Lam_tabz_7 => Lam_tabz_7,
        Peta_tabz_7 => Peta_tabz_7,
        Lam_tabz_8 => Lam_tabz_8,
        Peta_tabz_8 => Peta_tabz_8,
        Lam_tabz_9 => Lam_tabz_9,
        Peta_tabz_9 => Peta_tabz_9,
        Lam_tabz_10 => Lam_tabz_10,
        Peta_tabz_10 => Peta_tabz_10,
        Lam_tabz_11 => Lam_tabz_11,
        Peta_tabz_11 => Peta_tabz_11,
        Lam_tabz_12 => Lam_tabz_12,
        Peta_tabz_12 => Peta_tabz_12,
        Lam_tabz_13 => Lam_tabz_13,
        Peta_tabz_13 => Peta_tabz_13,
        Lam_tabz_14 => Lam_tabz_14,
        Peta_tabz_14 => Peta_tabz_14,
        Lam_tabz_15 => Lam_tabz_15,
        Peta_tabz_15 => Peta_tabz_15,
        Lam_tabz_16 => Lam_tabz_16,
        Peta_tabz_16 => Peta_tabz_16,
        Lam_tabz_17 => Lam_tabz_17,
        Peta_tabz_17 => Peta_tabz_17,
        Eta_ans_2_0 => grp_mcalcD_fu_602_Eta_ans_2_0,
        Eta_ans_2_0_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_0_ap_vld,
        Eta_ans_2_1 => grp_mcalcD_fu_602_Eta_ans_2_1,
        Eta_ans_2_1_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_1_ap_vld,
        Eta_ans_2_2 => grp_mcalcD_fu_602_Eta_ans_2_2,
        Eta_ans_2_2_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_2_ap_vld,
        Eta_ans_2_3 => grp_mcalcD_fu_602_Eta_ans_2_3,
        Eta_ans_2_3_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_3_ap_vld,
        Eta_ans_2_4 => grp_mcalcD_fu_602_Eta_ans_2_4,
        Eta_ans_2_4_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_4_ap_vld,
        Eta_ans_2_5 => grp_mcalcD_fu_602_Eta_ans_2_5,
        Eta_ans_2_5_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_5_ap_vld,
        Eta_ans_2_6 => grp_mcalcD_fu_602_Eta_ans_2_6,
        Eta_ans_2_6_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_6_ap_vld,
        Eta_ans_2_7 => grp_mcalcD_fu_602_Eta_ans_2_7,
        Eta_ans_2_7_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_7_ap_vld,
        Eta_ans_2_8 => grp_mcalcD_fu_602_Eta_ans_2_8,
        Eta_ans_2_8_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_8_ap_vld,
        Eta_ans_2_9 => grp_mcalcD_fu_602_Eta_ans_2_9,
        Eta_ans_2_9_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_9_ap_vld,
        Eta_ans_2_10 => grp_mcalcD_fu_602_Eta_ans_2_10,
        Eta_ans_2_10_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_10_ap_vld,
        Eta_ans_2_11 => grp_mcalcD_fu_602_Eta_ans_2_11,
        Eta_ans_2_11_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_11_ap_vld,
        Eta_ans_2_12 => grp_mcalcD_fu_602_Eta_ans_2_12,
        Eta_ans_2_12_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_12_ap_vld,
        Eta_ans_2_13 => grp_mcalcD_fu_602_Eta_ans_2_13,
        Eta_ans_2_13_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_13_ap_vld,
        Eta_ans_2_14 => grp_mcalcD_fu_602_Eta_ans_2_14,
        Eta_ans_2_14_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_14_ap_vld,
        Eta_ans_2_15 => grp_mcalcD_fu_602_Eta_ans_2_15,
        Eta_ans_2_15_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_15_ap_vld,
        Eta_ans_2_16 => grp_mcalcD_fu_602_Eta_ans_2_16,
        Eta_ans_2_16_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_16_ap_vld,
        Eta_ans_2_17 => grp_mcalcD_fu_602_Eta_ans_2_17,
        Eta_ans_2_17_ap_vld => grp_mcalcD_fu_602_Eta_ans_2_17_ap_vld);

    grp_mcalcF_fu_714 : component mcalcF
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mcalcF_fu_714_ap_start,
        ap_done => grp_mcalcF_fu_714_ap_done,
        ap_idle => grp_mcalcF_fu_714_ap_idle,
        ap_ready => grp_mcalcF_fu_714_ap_ready,
        ap_ce => grp_mcalcF_fu_714_ap_ce,
        Lam_tabf_0 => Lam_tabf_0,
        Peta_tabf_0 => Peta_tabf_0,
        Lam_tabf_1 => Lam_tabf_1,
        Peta_tabf_1 => Peta_tabf_1,
        Lam_tabf_2 => Lam_tabf_2,
        Peta_tabf_2 => Peta_tabf_2,
        Lam_tabf_3 => Lam_tabf_3,
        Peta_tabf_3 => Peta_tabf_3,
        Lam_tabf_4 => Lam_tabf_4,
        Peta_tabf_4 => Peta_tabf_4,
        Lam_tabf_5 => Lam_tabf_5,
        Peta_tabf_5 => Peta_tabf_5,
        Lam_tabf_6 => Lam_tabf_6,
        Peta_tabf_6 => Peta_tabf_6,
        Lam_tabf_7 => Lam_tabf_7,
        Peta_tabf_7 => Peta_tabf_7,
        Lam_tabf_8 => Lam_tabf_8,
        Peta_tabf_8 => Peta_tabf_8,
        Lam_tabf_9 => Lam_tabf_9,
        Peta_tabf_9 => Peta_tabf_9,
        Lam_tabf_10 => Lam_tabf_10,
        Peta_tabf_10 => Peta_tabf_10,
        Lam_tabf_11 => Lam_tabf_11,
        Peta_tabf_11 => Peta_tabf_11,
        Lam_tabf_12 => Lam_tabf_12,
        Peta_tabf_12 => Peta_tabf_12,
        Lam_tabf_13 => Lam_tabf_13,
        Peta_tabf_13 => Peta_tabf_13,
        Lam_tabf_14 => Lam_tabf_14,
        Peta_tabf_14 => Peta_tabf_14,
        Lam_tabf_15 => Lam_tabf_15,
        Peta_tabf_15 => Peta_tabf_15,
        Lam_tabf_16 => Lam_tabf_16,
        Peta_tabf_16 => Peta_tabf_16,
        Lam_tabf_17 => Lam_tabf_17,
        Peta_tabf_17 => Peta_tabf_17,
        Eta_ans_4_0 => grp_mcalcF_fu_714_Eta_ans_4_0,
        Eta_ans_4_0_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_0_ap_vld,
        Eta_ans_4_1 => grp_mcalcF_fu_714_Eta_ans_4_1,
        Eta_ans_4_1_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_1_ap_vld,
        Eta_ans_4_2 => grp_mcalcF_fu_714_Eta_ans_4_2,
        Eta_ans_4_2_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_2_ap_vld,
        Eta_ans_4_3 => grp_mcalcF_fu_714_Eta_ans_4_3,
        Eta_ans_4_3_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_3_ap_vld,
        Eta_ans_4_4 => grp_mcalcF_fu_714_Eta_ans_4_4,
        Eta_ans_4_4_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_4_ap_vld,
        Eta_ans_4_5 => grp_mcalcF_fu_714_Eta_ans_4_5,
        Eta_ans_4_5_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_5_ap_vld,
        Eta_ans_4_6 => grp_mcalcF_fu_714_Eta_ans_4_6,
        Eta_ans_4_6_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_6_ap_vld,
        Eta_ans_4_7 => grp_mcalcF_fu_714_Eta_ans_4_7,
        Eta_ans_4_7_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_7_ap_vld,
        Eta_ans_4_8 => grp_mcalcF_fu_714_Eta_ans_4_8,
        Eta_ans_4_8_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_8_ap_vld,
        Eta_ans_4_9 => grp_mcalcF_fu_714_Eta_ans_4_9,
        Eta_ans_4_9_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_9_ap_vld,
        Eta_ans_4_10 => grp_mcalcF_fu_714_Eta_ans_4_10,
        Eta_ans_4_10_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_10_ap_vld,
        Eta_ans_4_11 => grp_mcalcF_fu_714_Eta_ans_4_11,
        Eta_ans_4_11_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_11_ap_vld,
        Eta_ans_4_12 => grp_mcalcF_fu_714_Eta_ans_4_12,
        Eta_ans_4_12_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_12_ap_vld,
        Eta_ans_4_13 => grp_mcalcF_fu_714_Eta_ans_4_13,
        Eta_ans_4_13_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_13_ap_vld,
        Eta_ans_4_14 => grp_mcalcF_fu_714_Eta_ans_4_14,
        Eta_ans_4_14_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_14_ap_vld,
        Eta_ans_4_15 => grp_mcalcF_fu_714_Eta_ans_4_15,
        Eta_ans_4_15_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_15_ap_vld,
        Eta_ans_4_16 => grp_mcalcF_fu_714_Eta_ans_4_16,
        Eta_ans_4_16_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_16_ap_vld,
        Eta_ans_4_17 => grp_mcalcF_fu_714_Eta_ans_4_17,
        Eta_ans_4_17_ap_vld => grp_mcalcF_fu_714_Eta_ans_4_17_ap_vld);

    grp_mcalcG_fu_826 : component mcalcG
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mcalcG_fu_826_ap_start,
        ap_done => grp_mcalcG_fu_826_ap_done,
        ap_idle => grp_mcalcG_fu_826_ap_idle,
        ap_ready => grp_mcalcG_fu_826_ap_ready,
        ap_ce => grp_mcalcG_fu_826_ap_ce,
        Lam_tabg_0 => Lam_tabg_0,
        Peta_tabg_0 => Peta_tabg_0,
        Lam_tabg_1 => Lam_tabg_1,
        Peta_tabg_1 => Peta_tabg_1,
        Lam_tabg_2 => Lam_tabg_2,
        Peta_tabg_2 => Peta_tabg_2,
        Lam_tabg_3 => Lam_tabg_3,
        Peta_tabg_3 => Peta_tabg_3,
        Lam_tabg_4 => Lam_tabg_4,
        Peta_tabg_4 => Peta_tabg_4,
        Lam_tabg_5 => Lam_tabg_5,
        Peta_tabg_5 => Peta_tabg_5,
        Lam_tabg_6 => Lam_tabg_6,
        Peta_tabg_6 => Peta_tabg_6,
        Lam_tabg_7 => Lam_tabg_7,
        Peta_tabg_7 => Peta_tabg_7,
        Lam_tabg_8 => Lam_tabg_8,
        Peta_tabg_8 => Peta_tabg_8,
        Lam_tabg_9 => Lam_tabg_9,
        Peta_tabg_9 => Peta_tabg_9,
        Lam_tabg_10 => Lam_tabg_10,
        Peta_tabg_10 => Peta_tabg_10,
        Lam_tabg_11 => Lam_tabg_11,
        Peta_tabg_11 => Peta_tabg_11,
        Lam_tabg_12 => Lam_tabg_12,
        Peta_tabg_12 => Peta_tabg_12,
        Lam_tabg_13 => Lam_tabg_13,
        Peta_tabg_13 => Peta_tabg_13,
        Lam_tabg_14 => Lam_tabg_14,
        Peta_tabg_14 => Peta_tabg_14,
        Lam_tabg_15 => Lam_tabg_15,
        Peta_tabg_15 => Peta_tabg_15,
        Lam_tabg_16 => Lam_tabg_16,
        Peta_tabg_16 => Peta_tabg_16,
        Lam_tabg_17 => Lam_tabg_17,
        Peta_tabg_17 => Peta_tabg_17,
        Eta_ans_5_0 => grp_mcalcG_fu_826_Eta_ans_5_0,
        Eta_ans_5_0_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_0_ap_vld,
        Eta_ans_5_1 => grp_mcalcG_fu_826_Eta_ans_5_1,
        Eta_ans_5_1_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_1_ap_vld,
        Eta_ans_5_2 => grp_mcalcG_fu_826_Eta_ans_5_2,
        Eta_ans_5_2_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_2_ap_vld,
        Eta_ans_5_3 => grp_mcalcG_fu_826_Eta_ans_5_3,
        Eta_ans_5_3_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_3_ap_vld,
        Eta_ans_5_4 => grp_mcalcG_fu_826_Eta_ans_5_4,
        Eta_ans_5_4_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_4_ap_vld,
        Eta_ans_5_5 => grp_mcalcG_fu_826_Eta_ans_5_5,
        Eta_ans_5_5_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_5_ap_vld,
        Eta_ans_5_6 => grp_mcalcG_fu_826_Eta_ans_5_6,
        Eta_ans_5_6_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_6_ap_vld,
        Eta_ans_5_7 => grp_mcalcG_fu_826_Eta_ans_5_7,
        Eta_ans_5_7_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_7_ap_vld,
        Eta_ans_5_8 => grp_mcalcG_fu_826_Eta_ans_5_8,
        Eta_ans_5_8_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_8_ap_vld,
        Eta_ans_5_9 => grp_mcalcG_fu_826_Eta_ans_5_9,
        Eta_ans_5_9_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_9_ap_vld,
        Eta_ans_5_10 => grp_mcalcG_fu_826_Eta_ans_5_10,
        Eta_ans_5_10_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_10_ap_vld,
        Eta_ans_5_11 => grp_mcalcG_fu_826_Eta_ans_5_11,
        Eta_ans_5_11_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_11_ap_vld,
        Eta_ans_5_12 => grp_mcalcG_fu_826_Eta_ans_5_12,
        Eta_ans_5_12_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_12_ap_vld,
        Eta_ans_5_13 => grp_mcalcG_fu_826_Eta_ans_5_13,
        Eta_ans_5_13_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_13_ap_vld,
        Eta_ans_5_14 => grp_mcalcG_fu_826_Eta_ans_5_14,
        Eta_ans_5_14_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_14_ap_vld,
        Eta_ans_5_15 => grp_mcalcG_fu_826_Eta_ans_5_15,
        Eta_ans_5_15_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_15_ap_vld,
        Eta_ans_5_16 => grp_mcalcG_fu_826_Eta_ans_5_16,
        Eta_ans_5_16_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_16_ap_vld,
        Eta_ans_5_17 => grp_mcalcG_fu_826_Eta_ans_5_17,
        Eta_ans_5_17_ap_vld => grp_mcalcG_fu_826_Eta_ans_5_17_ap_vld);

    grp_mcalcB_fu_938 : component mcalcB
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mcalcB_fu_938_ap_start,
        ap_done => grp_mcalcB_fu_938_ap_done,
        ap_idle => grp_mcalcB_fu_938_ap_idle,
        ap_ready => grp_mcalcB_fu_938_ap_ready,
        ap_ce => grp_mcalcB_fu_938_ap_ce,
        Lam_tabx_0 => Lam_tabx_0,
        Peta_tabx_0 => Peta_tabx_0,
        Lam_tabx_1 => Lam_tabx_1,
        Peta_tabx_1 => Peta_tabx_1,
        Lam_tabx_2 => Lam_tabx_2,
        Peta_tabx_2 => Peta_tabx_2,
        Eta_ans_0 => grp_mcalcB_fu_938_Eta_ans_0,
        Eta_ans_0_ap_vld => grp_mcalcB_fu_938_Eta_ans_0_ap_vld,
        Eta_ans_1_32 => grp_mcalcB_fu_938_Eta_ans_1_32,
        Eta_ans_1_32_ap_vld => grp_mcalcB_fu_938_Eta_ans_1_32_ap_vld,
        Eta_ans_2_25 => grp_mcalcB_fu_938_Eta_ans_2_25,
        Eta_ans_2_25_ap_vld => grp_mcalcB_fu_938_Eta_ans_2_25_ap_vld);

    grp_mcalcE_fu_960 : component mcalcE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mcalcE_fu_960_ap_start,
        ap_done => grp_mcalcE_fu_960_ap_done,
        ap_idle => grp_mcalcE_fu_960_ap_idle,
        ap_ready => grp_mcalcE_fu_960_ap_ready,
        ap_ce => grp_mcalcE_fu_960_ap_ce,
        Lam_tabe_0 => Lam_tabe_0,
        Peta_tabe_0 => Peta_tabe_0,
        Lam_tabe_1 => Lam_tabe_1,
        Peta_tabe_1 => Peta_tabe_1,
        Lam_tabe_2 => Lam_tabe_2,
        Peta_tabe_2 => Peta_tabe_2,
        Eta_ans_3_0 => grp_mcalcE_fu_960_Eta_ans_3_0,
        Eta_ans_3_0_ap_vld => grp_mcalcE_fu_960_Eta_ans_3_0_ap_vld,
        Eta_ans_3_1 => grp_mcalcE_fu_960_Eta_ans_3_1,
        Eta_ans_3_1_ap_vld => grp_mcalcE_fu_960_Eta_ans_3_1_ap_vld,
        Eta_ans_3_2 => grp_mcalcE_fu_960_Eta_ans_3_2,
        Eta_ans_3_2_ap_vld => grp_mcalcE_fu_960_Eta_ans_3_2_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce)))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)) or not((ap_const_logic_1 = ap_ce))))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_mcalcB_fu_938_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_mcalcB_fu_938_ap_start <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_grp_mcalcB_fu_938_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_mcalcB_fu_938_ap_ready)) then 
                    ap_reg_grp_mcalcB_fu_938_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_mcalcE_fu_960_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_mcalcE_fu_960_ap_start <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
                    ap_reg_grp_mcalcE_fu_960_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_mcalcE_fu_960_ap_ready)) then 
                    ap_reg_grp_mcalcE_fu_960_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_ce, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Eta_ans_0 <= grp_mcalcB_fu_938_Eta_ans_0;
    Eta_ans_0_ap_vld <= grp_mcalcB_fu_938_Eta_ans_0_ap_vld;
    Eta_ans_1_0 <= grp_mcalcC_fu_490_Eta_ans_1_0;
    Eta_ans_1_0_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_0_ap_vld;
    Eta_ans_1_1 <= grp_mcalcC_fu_490_Eta_ans_1_1;
    Eta_ans_1_10 <= grp_mcalcC_fu_490_Eta_ans_1_10;
    Eta_ans_1_10_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_10_ap_vld;
    Eta_ans_1_11 <= grp_mcalcC_fu_490_Eta_ans_1_11;
    Eta_ans_1_11_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_11_ap_vld;
    Eta_ans_1_12 <= grp_mcalcC_fu_490_Eta_ans_1_12;
    Eta_ans_1_12_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_12_ap_vld;
    Eta_ans_1_13 <= grp_mcalcC_fu_490_Eta_ans_1_13;
    Eta_ans_1_13_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_13_ap_vld;
    Eta_ans_1_14 <= grp_mcalcC_fu_490_Eta_ans_1_14;
    Eta_ans_1_14_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_14_ap_vld;
    Eta_ans_1_15 <= grp_mcalcC_fu_490_Eta_ans_1_15;
    Eta_ans_1_15_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_15_ap_vld;
    Eta_ans_1_16 <= grp_mcalcC_fu_490_Eta_ans_1_16;
    Eta_ans_1_16_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_16_ap_vld;
    Eta_ans_1_17 <= grp_mcalcC_fu_490_Eta_ans_1_17;
    Eta_ans_1_17_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_17_ap_vld;
    Eta_ans_1_1_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_1_ap_vld;
    Eta_ans_1_2 <= grp_mcalcC_fu_490_Eta_ans_1_2;
    Eta_ans_1_2_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_2_ap_vld;
    Eta_ans_1_3 <= grp_mcalcC_fu_490_Eta_ans_1_3;
    Eta_ans_1_32 <= grp_mcalcB_fu_938_Eta_ans_1_32;
    Eta_ans_1_32_ap_vld <= grp_mcalcB_fu_938_Eta_ans_1_32_ap_vld;
    Eta_ans_1_3_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_3_ap_vld;
    Eta_ans_1_4 <= grp_mcalcC_fu_490_Eta_ans_1_4;
    Eta_ans_1_4_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_4_ap_vld;
    Eta_ans_1_5 <= grp_mcalcC_fu_490_Eta_ans_1_5;
    Eta_ans_1_5_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_5_ap_vld;
    Eta_ans_1_6 <= grp_mcalcC_fu_490_Eta_ans_1_6;
    Eta_ans_1_6_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_6_ap_vld;
    Eta_ans_1_7 <= grp_mcalcC_fu_490_Eta_ans_1_7;
    Eta_ans_1_7_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_7_ap_vld;
    Eta_ans_1_8 <= grp_mcalcC_fu_490_Eta_ans_1_8;
    Eta_ans_1_8_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_8_ap_vld;
    Eta_ans_1_9 <= grp_mcalcC_fu_490_Eta_ans_1_9;
    Eta_ans_1_9_ap_vld <= grp_mcalcC_fu_490_Eta_ans_1_9_ap_vld;
    Eta_ans_2_0 <= grp_mcalcD_fu_602_Eta_ans_2_0;
    Eta_ans_2_0_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_0_ap_vld;
    Eta_ans_2_1 <= grp_mcalcD_fu_602_Eta_ans_2_1;
    Eta_ans_2_10 <= grp_mcalcD_fu_602_Eta_ans_2_10;
    Eta_ans_2_10_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_10_ap_vld;
    Eta_ans_2_11 <= grp_mcalcD_fu_602_Eta_ans_2_11;
    Eta_ans_2_11_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_11_ap_vld;
    Eta_ans_2_12 <= grp_mcalcD_fu_602_Eta_ans_2_12;
    Eta_ans_2_12_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_12_ap_vld;
    Eta_ans_2_13 <= grp_mcalcD_fu_602_Eta_ans_2_13;
    Eta_ans_2_13_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_13_ap_vld;
    Eta_ans_2_14 <= grp_mcalcD_fu_602_Eta_ans_2_14;
    Eta_ans_2_14_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_14_ap_vld;
    Eta_ans_2_15 <= grp_mcalcD_fu_602_Eta_ans_2_15;
    Eta_ans_2_15_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_15_ap_vld;
    Eta_ans_2_16 <= grp_mcalcD_fu_602_Eta_ans_2_16;
    Eta_ans_2_16_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_16_ap_vld;
    Eta_ans_2_17 <= grp_mcalcD_fu_602_Eta_ans_2_17;
    Eta_ans_2_17_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_17_ap_vld;
    Eta_ans_2_1_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_1_ap_vld;
    Eta_ans_2_2 <= grp_mcalcD_fu_602_Eta_ans_2_2;
    Eta_ans_2_25 <= grp_mcalcB_fu_938_Eta_ans_2_25;
    Eta_ans_2_25_ap_vld <= grp_mcalcB_fu_938_Eta_ans_2_25_ap_vld;
    Eta_ans_2_2_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_2_ap_vld;
    Eta_ans_2_3 <= grp_mcalcD_fu_602_Eta_ans_2_3;
    Eta_ans_2_3_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_3_ap_vld;
    Eta_ans_2_4 <= grp_mcalcD_fu_602_Eta_ans_2_4;
    Eta_ans_2_4_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_4_ap_vld;
    Eta_ans_2_5 <= grp_mcalcD_fu_602_Eta_ans_2_5;
    Eta_ans_2_5_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_5_ap_vld;
    Eta_ans_2_6 <= grp_mcalcD_fu_602_Eta_ans_2_6;
    Eta_ans_2_6_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_6_ap_vld;
    Eta_ans_2_7 <= grp_mcalcD_fu_602_Eta_ans_2_7;
    Eta_ans_2_7_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_7_ap_vld;
    Eta_ans_2_8 <= grp_mcalcD_fu_602_Eta_ans_2_8;
    Eta_ans_2_8_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_8_ap_vld;
    Eta_ans_2_9 <= grp_mcalcD_fu_602_Eta_ans_2_9;
    Eta_ans_2_9_ap_vld <= grp_mcalcD_fu_602_Eta_ans_2_9_ap_vld;
    Eta_ans_3_0 <= grp_mcalcE_fu_960_Eta_ans_3_0;
    Eta_ans_3_0_ap_vld <= grp_mcalcE_fu_960_Eta_ans_3_0_ap_vld;
    Eta_ans_3_1 <= grp_mcalcE_fu_960_Eta_ans_3_1;
    Eta_ans_3_1_ap_vld <= grp_mcalcE_fu_960_Eta_ans_3_1_ap_vld;
    Eta_ans_3_2 <= grp_mcalcE_fu_960_Eta_ans_3_2;
    Eta_ans_3_2_ap_vld <= grp_mcalcE_fu_960_Eta_ans_3_2_ap_vld;
    Eta_ans_4_0 <= grp_mcalcF_fu_714_Eta_ans_4_0;
    Eta_ans_4_0_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_0_ap_vld;
    Eta_ans_4_1 <= grp_mcalcF_fu_714_Eta_ans_4_1;
    Eta_ans_4_10 <= grp_mcalcF_fu_714_Eta_ans_4_10;
    Eta_ans_4_10_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_10_ap_vld;
    Eta_ans_4_11 <= grp_mcalcF_fu_714_Eta_ans_4_11;
    Eta_ans_4_11_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_11_ap_vld;
    Eta_ans_4_12 <= grp_mcalcF_fu_714_Eta_ans_4_12;
    Eta_ans_4_12_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_12_ap_vld;
    Eta_ans_4_13 <= grp_mcalcF_fu_714_Eta_ans_4_13;
    Eta_ans_4_13_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_13_ap_vld;
    Eta_ans_4_14 <= grp_mcalcF_fu_714_Eta_ans_4_14;
    Eta_ans_4_14_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_14_ap_vld;
    Eta_ans_4_15 <= grp_mcalcF_fu_714_Eta_ans_4_15;
    Eta_ans_4_15_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_15_ap_vld;
    Eta_ans_4_16 <= grp_mcalcF_fu_714_Eta_ans_4_16;
    Eta_ans_4_16_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_16_ap_vld;
    Eta_ans_4_17 <= grp_mcalcF_fu_714_Eta_ans_4_17;
    Eta_ans_4_17_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_17_ap_vld;
    Eta_ans_4_1_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_1_ap_vld;
    Eta_ans_4_2 <= grp_mcalcF_fu_714_Eta_ans_4_2;
    Eta_ans_4_2_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_2_ap_vld;
    Eta_ans_4_3 <= grp_mcalcF_fu_714_Eta_ans_4_3;
    Eta_ans_4_3_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_3_ap_vld;
    Eta_ans_4_4 <= grp_mcalcF_fu_714_Eta_ans_4_4;
    Eta_ans_4_4_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_4_ap_vld;
    Eta_ans_4_5 <= grp_mcalcF_fu_714_Eta_ans_4_5;
    Eta_ans_4_5_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_5_ap_vld;
    Eta_ans_4_6 <= grp_mcalcF_fu_714_Eta_ans_4_6;
    Eta_ans_4_6_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_6_ap_vld;
    Eta_ans_4_7 <= grp_mcalcF_fu_714_Eta_ans_4_7;
    Eta_ans_4_7_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_7_ap_vld;
    Eta_ans_4_8 <= grp_mcalcF_fu_714_Eta_ans_4_8;
    Eta_ans_4_8_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_8_ap_vld;
    Eta_ans_4_9 <= grp_mcalcF_fu_714_Eta_ans_4_9;
    Eta_ans_4_9_ap_vld <= grp_mcalcF_fu_714_Eta_ans_4_9_ap_vld;
    Eta_ans_5_0 <= grp_mcalcG_fu_826_Eta_ans_5_0;
    Eta_ans_5_0_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_0_ap_vld;
    Eta_ans_5_1 <= grp_mcalcG_fu_826_Eta_ans_5_1;
    Eta_ans_5_10 <= grp_mcalcG_fu_826_Eta_ans_5_10;
    Eta_ans_5_10_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_10_ap_vld;
    Eta_ans_5_11 <= grp_mcalcG_fu_826_Eta_ans_5_11;
    Eta_ans_5_11_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_11_ap_vld;
    Eta_ans_5_12 <= grp_mcalcG_fu_826_Eta_ans_5_12;
    Eta_ans_5_12_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_12_ap_vld;
    Eta_ans_5_13 <= grp_mcalcG_fu_826_Eta_ans_5_13;
    Eta_ans_5_13_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_13_ap_vld;
    Eta_ans_5_14 <= grp_mcalcG_fu_826_Eta_ans_5_14;
    Eta_ans_5_14_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_14_ap_vld;
    Eta_ans_5_15 <= grp_mcalcG_fu_826_Eta_ans_5_15;
    Eta_ans_5_15_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_15_ap_vld;
    Eta_ans_5_16 <= grp_mcalcG_fu_826_Eta_ans_5_16;
    Eta_ans_5_16_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_16_ap_vld;
    Eta_ans_5_17 <= grp_mcalcG_fu_826_Eta_ans_5_17;
    Eta_ans_5_17_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_17_ap_vld;
    Eta_ans_5_1_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_1_ap_vld;
    Eta_ans_5_2 <= grp_mcalcG_fu_826_Eta_ans_5_2;
    Eta_ans_5_2_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_2_ap_vld;
    Eta_ans_5_3 <= grp_mcalcG_fu_826_Eta_ans_5_3;
    Eta_ans_5_3_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_3_ap_vld;
    Eta_ans_5_4 <= grp_mcalcG_fu_826_Eta_ans_5_4;
    Eta_ans_5_4_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_4_ap_vld;
    Eta_ans_5_5 <= grp_mcalcG_fu_826_Eta_ans_5_5;
    Eta_ans_5_5_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_5_ap_vld;
    Eta_ans_5_6 <= grp_mcalcG_fu_826_Eta_ans_5_6;
    Eta_ans_5_6_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_6_ap_vld;
    Eta_ans_5_7 <= grp_mcalcG_fu_826_Eta_ans_5_7;
    Eta_ans_5_7_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_7_ap_vld;
    Eta_ans_5_8 <= grp_mcalcG_fu_826_Eta_ans_5_8;
    Eta_ans_5_8_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_8_ap_vld;
    Eta_ans_5_9 <= grp_mcalcG_fu_826_Eta_ans_5_9;
    Eta_ans_5_9_ap_vld <= grp_mcalcG_fu_826_Eta_ans_5_9_ap_vld;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_ce)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_grp_mcalcC_fu_490_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_start = ap_const_logic_0)))) then 
            ap_grp_mcalcC_fu_490_ap_start <= ap_const_logic_1;
        else 
            ap_grp_mcalcC_fu_490_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    ap_grp_mcalcD_fu_602_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_start = ap_const_logic_0)))) then 
            ap_grp_mcalcD_fu_602_ap_start <= ap_const_logic_1;
        else 
            ap_grp_mcalcD_fu_602_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    ap_grp_mcalcF_fu_714_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_start = ap_const_logic_0)))) then 
            ap_grp_mcalcF_fu_714_ap_start <= ap_const_logic_1;
        else 
            ap_grp_mcalcF_fu_714_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    ap_grp_mcalcG_fu_826_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_start = ap_const_logic_0)))) then 
            ap_grp_mcalcG_fu_826_ap_start <= ap_const_logic_1;
        else 
            ap_grp_mcalcG_fu_826_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_mcalcB_fu_938_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_mcalcB_fu_938_ap_ce <= ap_const_logic_1;
        else 
            grp_mcalcB_fu_938_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_mcalcB_fu_938_ap_start <= ap_reg_grp_mcalcB_fu_938_ap_start;

    grp_mcalcC_fu_490_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_mcalcC_fu_490_ap_ce <= ap_const_logic_1;
        else 
            grp_mcalcC_fu_490_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_mcalcC_fu_490_ap_start_assign_proc : process(ap_grp_mcalcC_fu_490_ap_start)
    begin
        if ((ap_const_logic_1 = ap_grp_mcalcC_fu_490_ap_start)) then 
            grp_mcalcC_fu_490_ap_start <= ap_grp_mcalcC_fu_490_ap_start;
        else 
            grp_mcalcC_fu_490_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_mcalcD_fu_602_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_mcalcD_fu_602_ap_ce <= ap_const_logic_1;
        else 
            grp_mcalcD_fu_602_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_mcalcD_fu_602_ap_start_assign_proc : process(ap_grp_mcalcD_fu_602_ap_start)
    begin
        if ((ap_const_logic_1 = ap_grp_mcalcD_fu_602_ap_start)) then 
            grp_mcalcD_fu_602_ap_start <= ap_grp_mcalcD_fu_602_ap_start;
        else 
            grp_mcalcD_fu_602_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_mcalcE_fu_960_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_mcalcE_fu_960_ap_ce <= ap_const_logic_1;
        else 
            grp_mcalcE_fu_960_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_mcalcE_fu_960_ap_start <= ap_reg_grp_mcalcE_fu_960_ap_start;

    grp_mcalcF_fu_714_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_mcalcF_fu_714_ap_ce <= ap_const_logic_1;
        else 
            grp_mcalcF_fu_714_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_mcalcF_fu_714_ap_start_assign_proc : process(ap_grp_mcalcF_fu_714_ap_start)
    begin
        if ((ap_const_logic_1 = ap_grp_mcalcF_fu_714_ap_start)) then 
            grp_mcalcF_fu_714_ap_start <= ap_grp_mcalcF_fu_714_ap_start;
        else 
            grp_mcalcF_fu_714_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_mcalcG_fu_826_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_ce))) then 
            grp_mcalcG_fu_826_ap_ce <= ap_const_logic_1;
        else 
            grp_mcalcG_fu_826_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_mcalcG_fu_826_ap_start_assign_proc : process(ap_grp_mcalcG_fu_826_ap_start)
    begin
        if ((ap_const_logic_1 = ap_grp_mcalcG_fu_826_ap_start)) then 
            grp_mcalcG_fu_826_ap_start <= ap_grp_mcalcG_fu_826_ap_start;
        else 
            grp_mcalcG_fu_826_ap_start <= ap_const_logic_0;
        end if; 
    end process;

end behav;
