# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --top-module asic_wrapper -I/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl --Mdir /home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware --trace --trace-structs /home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/asic_wrapper.sv"
S      1062 29372138  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/Adder_tree.sv"
S      3729 29372139  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/Controller.sv"
S       712 29372140  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/PE.v"
S      3894 29372146  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/PE_array.sv"
S      3899 29372345  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/PE_block.sv"
S      1680 29372347  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/PPU.sv"
S      6058 29372349  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/Top.sv"
S     15739 29372354  1750653629   363884558  1750653629   363884558 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/asic_wrapper.sv"
S       693 29373428  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/sram_bias.sv"
S       945 29373429  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/sram_ifmap.sv"
S       661 29373430  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/sram_ofmap.sv"
S      3355 29373431  1750659385   782864238  1750659385   782864238 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/rtl/sram_weight.sv"
T      8861 29690345  1750688255   305434244  1750688255   305434244 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper.cpp"
T      5951 29690343  1750688255   305434244  1750688255   305434244 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper.h"
T      1864 29690639  1750688255   341436071  1750688255   341436071 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper.mk"
T      7831 29690349  1750688255   305434244  1750688255   305434244 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper_PE_block.h"
T    334807 29690634  1750688255   325435259  1750688255   325435259 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper_PE_block__DepSet_ha6d3f5b7__0.cpp"
T    123359 29690631  1750688255   321435056  1750688255   321435056 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper_PE_block__DepSet_ha6d3f5b7__0__Slow.cpp"
T      8871 29690629  1750688255   317434853  1750688255   317434853 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper_PE_block__DepSet_heb0e8aea__0__Slow.cpp"
T       728 29690627  1750688255   317434853  1750688255   317434853 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper_PE_block__Slow.cpp"
T      5140 29690341  1750688255   305434244  1750688255   305434244 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper__Syms.cpp"
T      2289 29690342  1750688255   305434244  1750688255   305434244 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper__Syms.h"
T       317 29690636  1750688255   337435868  1750688255   337435868 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper__TraceDecls__0__Slow.cpp"
T    344941 29690637  1750688255   341436071  1750688255   341436071 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper__Trace__0.cpp"
T    916964 29690635  1750688255   337435868  1750688255   337435868 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper__Trace__0__Slow.cpp"
T     11683 29690347  1750688255   305434244  1750688255   305434244 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper___024root.h"
T     18370 29690359  1750688255   317434853  1750688255   317434853 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper___024root__DepSet_h96dbd89d__0.cpp"
T     21292 29690354  1750688255   309434447  1750688255   309434447 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper___024root__DepSet_h96dbd89d__0__Slow.cpp"
T    487073 29690358  1750688255   317434853  1750688255   317434853 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper___024root__DepSet_hc7f50bc6__0.cpp"
T    363657 29690353  1750688255   309434447  1750688255   309434447 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper___024root__DepSet_hc7f50bc6__0__Slow.cpp"
T       737 29690350  1750688255   305434244  1750688255   305434244 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper___024root__Slow.cpp"
T       791 29690346  1750688255   305434244  1750688255   305434244 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper__pch.h"
T      3428 29690640  1750688255   341436071  1750688255   341436071 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper__ver.d"
T         0        0  1750688255   341436071  1750688255   341436071 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper__verFiles.dat"
T      1995 29690638  1750688255   341436071  1750688255   341436071 "/home2/aoc2025/e24102064/AOC-Final-Project/final_lab4/simulation/hardware/Vasic_wrapper_classes.mk"
S  15495320   534212  1741942563   454306717  1741942563   454306717 "/opt/verilator-5.034/bin/verilator_bin"
S      5345   534282  1741942563   622315088  1741942563   622315088 "/opt/verilator-5.034/share/verilator/include/verilated_std.sv"
S      2787   534264  1741942563   622315088  1741942563   622315088 "/opt/verilator-5.034/share/verilator/include/verilated_std_waiver.vlt"
