{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09944,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000558877,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000702812,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00024643,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000702812,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 5.586,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 5,
	"finish__design__instance__area__class:timing_repair_buffer": 3.99,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 3.458,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 18.088,
	"finish__design__instance__count__class:multi_input_combinational_cell": 17,
	"finish__design__instance__area__class:multi_input_combinational_cell": 18.62,
	"finish__design__instance__count": 38,
	"finish__design__instance__area": 53.732,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.623424,
	"finish__clock__skew__setup": 5.78877e-05,
	"finish__clock__skew__hold": 5.78877e-05,
	"finish__timing__drv__max_slew_limit": 0.801747,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.897668,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.09055e-05,
	"finish__power__switching__total": 1.5952e-05,
	"finish__power__leakage__total": 1.26117e-06,
	"finish__power__total": 7.81186e-05,
	"finish__design__io": 7,
	"finish__design__die__area": 1192.67,
	"finish__design__core__area": 994.84,
	"finish__design__instance__count": 82,
	"finish__design__instance__area": 65.436,
	"finish__design__instance__count__stdcell": 82,
	"finish__design__instance__area__stdcell": 65.436,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0657754,
	"finish__design__instance__utilization__stdcell": 0.0657754,
	"finish__design__rows": 22,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 22,
	"finish__design__sites": 3740,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 3740,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}