 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : foureach
Version: D-2010.03-SP5
Date   : Thu Mar 14 13:45:09 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.57 f
  U1637/ZN (NAND2_X4)                      0.03       0.60 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.77 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.89 f
  U1693/ZN (NAND3_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.03       0.96 f
  U1556/ZN (NOR4_X2)                       0.09       1.05 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.13 r
  result[34] (out)                         0.00       1.13 r
  data arrival time                                   1.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.72 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.87 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.13 f
  result[34] (out)                         0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.78 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.85 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.94 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.13 r
  result[30] (out)                         0.00       1.13 r
  data arrival time                                   1.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.77 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.89 f
  U1693/ZN (NAND3_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.03       0.96 f
  U1556/ZN (NOR4_X2)                       0.09       1.05 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.13 r
  result[34] (out)                         0.00       1.13 r
  data arrival time                                   1.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.72 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.87 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.13 r
  result[34] (out)                         0.00       1.13 r
  data arrival time                                   1.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U1168/ZN (NAND2_X4)                      0.02       0.39 f
  U2717/ZN (NAND2_X4)                      0.03       0.43 r
  U2639/ZN (INV_X8)                        0.01       0.44 f
  U2785/ZN (NAND3_X2)                      0.04       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.65 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.68 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.69 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.87 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       1.00 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2807/ZN (NAND3_X1)                      0.07       0.78 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.97 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.71 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.92 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.68 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.78 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.85 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2807/ZN (NAND3_X1)                      0.07       0.78 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.71 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.92 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.68 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.68 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.71 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.71 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.89 f
  U2369/ZN (NAND2_X2)                      0.03       0.92 r
  U2746/ZN (NAND2_X4)                      0.02       0.94 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.98 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2251/ZN (NAND2_X2)                      0.04       0.42 r
  U3239/ZN (INV_X4)                        0.01       0.43 f
  U2578/ZN (NAND2_X2)                      0.04       0.47 r
  U2425/ZN (NAND2_X4)                      0.02       0.50 f
  U1928/ZN (NAND2_X4)                      0.03       0.53 r
  U1817/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.63 f
  U2414/ZN (INV_X4)                        0.02       0.65 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2184/ZN (NAND2_X4)                      0.03       0.45 r
  U2857/ZN (NAND3_X2)                      0.03       0.48 f
  U2756/ZN (NAND2_X2)                      0.03       0.51 r
  U1281/ZN (INV_X4)                        0.02       0.53 f
  U3323/ZN (XNOR2_X2)                      0.06       0.59 f
  U2292/ZN (INV_X8)                        0.03       0.62 r
  U2258/ZN (INV_X16)                       0.01       0.63 f
  U2605/ZN (NAND2_X4)                      0.03       0.66 r
  U968/ZN (NAND2_X1)                       0.04       0.70 f
  U2401/ZN (OAI221_X4)                     0.09       0.79 r
  U3452/ZN (XNOR2_X2)                      0.08       0.87 r
  U1861/ZN (NAND2_X2)                      0.03       0.90 f
  U1681/ZN (NOR3_X4)                       0.06       0.96 r
  U3454/ZN (AOI21_X4)                      0.03       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U2459/ZN (NAND3_X2)                      0.02       0.16 f
  U2201/ZN (NOR2_X2)                       0.04       0.19 r
  U2598/ZN (NAND2_X4)                      0.03       0.22 f
  U2150/ZN (INV_X8)                        0.02       0.24 r
  U2330/ZN (NAND2_X4)                      0.02       0.26 f
  U3388/ZN (NAND2_X2)                      0.03       0.29 r
  U2619/ZN (NAND2_X4)                      0.03       0.32 f
  U2509/ZN (OAI22_X4)                      0.07       0.39 r
  U1010/ZN (INV_X8)                        0.02       0.40 f
  U3391/ZN (XNOR2_X2)                      0.06       0.46 f
  U3392/ZN (INV_X4)                        0.02       0.49 r
  U3393/ZN (XNOR2_X2)                      0.06       0.55 r
  U2442/ZN (XNOR2_X2)                      0.08       0.62 r
  U2707/ZN (INV_X8)                        0.02       0.64 f
  U2652/ZN (INV_X8)                        0.02       0.66 r
  U1056/ZN (INV_X4)                        0.01       0.67 f
  U2568/ZN (NAND2_X4)                      0.04       0.71 r
  U1786/ZN (INV_X4)                        0.01       0.73 f
  U2233/ZN (AOI211_X4)                     0.07       0.79 r
  U2627/ZN (NAND3_X2)                      0.03       0.82 f
  U3525/ZN (NAND2_X2)                      0.04       0.87 r
  U2117/ZN (NAND2_X2)                      0.02       0.89 f
  U1499/ZN (NAND2_X4)                      0.05       0.94 r
  U1419/ZN (NOR3_X4)                       0.03       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.70 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.56 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.71 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.72 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.87 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.99 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.08 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.84 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U744/ZN (XNOR2_X1)                       0.08       0.96 r
  U2104/ZN (AOI21_X2)                      0.03       0.99 f
  U1159/ZN (NAND4_X2)                      0.06       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1325/ZN (INV_X4)                        0.01       0.65 f
  U1848/ZN (INV_X4)                        0.02       0.66 r
  U2449/ZN (NAND2_X4)                      0.02       0.69 f
  U3403/ZN (NAND3_X2)                      0.04       0.73 r
  U1194/ZN (NOR2_X4)                       0.02       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.81 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.87 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2251/ZN (NAND2_X2)                      0.04       0.42 r
  U3239/ZN (INV_X4)                        0.01       0.43 f
  U2578/ZN (NAND2_X2)                      0.04       0.47 r
  U2425/ZN (NAND2_X4)                      0.02       0.50 f
  U1928/ZN (NAND2_X4)                      0.03       0.53 r
  U1817/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.63 f
  U2414/ZN (INV_X4)                        0.02       0.65 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U1131/ZN (NAND3_X2)                      0.03       0.49 r
  U1451/ZN (NAND2_X4)                      0.02       0.51 f
  U3229/ZN (XNOR2_X2)                      0.06       0.56 r
  U1828/ZN (INV_X4)                        0.02       0.58 f
  U3370/ZN (AOI211_X4)                     0.08       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1016/ZN (INV_X2)                        0.02       0.30 r
  U1213/ZN (NAND2_X2)                      0.01       0.32 f
  U799/ZN (NAND2_X2)                       0.04       0.35 r
  U1473/ZN (INV_X8)                        0.02       0.37 f
  U1671/ZN (NAND2_X4)                      0.02       0.40 r
  U1486/ZN (INV_X8)                        0.02       0.41 f
  U3322/ZN (NAND3_X4)                      0.03       0.44 r
  U2696/ZN (NOR2_X4)                       0.02       0.46 f
  U2750/ZN (NAND2_X4)                      0.04       0.49 r
  U2753/ZN (NAND2_X4)                      0.03       0.52 f
  U877/ZN (INV_X4)                         0.02       0.54 r
  U3479/ZN (NOR2_X4)                       0.01       0.55 f
  U2451/ZN (OAI21_X4)                      0.03       0.58 r
  U2621/ZN (NAND2_X4)                      0.02       0.61 f
  U2441/ZN (INV_X8)                        0.02       0.63 r
  U3482/ZN (XNOR2_X2)                      0.06       0.69 r
  U2397/ZN (XNOR2_X2)                      0.07       0.76 r
  U3483/ZN (XNOR2_X2)                      0.08       0.84 r
  U3545/ZN (XNOR2_X2)                      0.08       0.92 r
  U3546/ZN (NAND2_X2)                      0.03       0.95 f
  U3547/ZN (INV_X4)                        0.03       0.97 r
  U3548/ZN (NOR2_X4)                       0.02       0.99 f
  U3552/ZN (NOR3_X4)                       0.05       1.04 r
  U2727/ZN (OAI21_X4)                      0.02       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.84 f
  U2581/ZN (OAI21_X2)                      0.04       0.87 r
  U3550/ZN (XNOR2_X2)                      0.07       0.94 r
  U2636/ZN (NAND2_X4)                      0.02       0.97 f
  U2626/ZN (INV_X8)                        0.02       0.99 r
  U1951/ZN (NOR2_X4)                       0.02       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.71 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.89 f
  U2369/ZN (NAND2_X2)                      0.03       0.92 r
  U2746/ZN (NAND2_X4)                      0.02       0.94 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.98 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U1168/ZN (NAND2_X4)                      0.02       0.39 f
  U2717/ZN (NAND2_X4)                      0.03       0.43 r
  U2639/ZN (INV_X8)                        0.01       0.44 f
  U2785/ZN (NAND3_X2)                      0.04       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U2459/ZN (NAND3_X2)                      0.02       0.16 f
  U2201/ZN (NOR2_X2)                       0.04       0.19 r
  U2598/ZN (NAND2_X4)                      0.03       0.22 f
  U2150/ZN (INV_X8)                        0.02       0.24 r
  U2330/ZN (NAND2_X4)                      0.02       0.26 f
  U3388/ZN (NAND2_X2)                      0.03       0.29 r
  U2619/ZN (NAND2_X4)                      0.03       0.32 f
  U2509/ZN (OAI22_X4)                      0.07       0.39 r
  U1010/ZN (INV_X8)                        0.02       0.40 f
  U3391/ZN (XNOR2_X2)                      0.06       0.46 f
  U3392/ZN (INV_X4)                        0.02       0.49 r
  U3393/ZN (XNOR2_X2)                      0.06       0.55 r
  U2442/ZN (XNOR2_X2)                      0.08       0.62 r
  U2707/ZN (INV_X8)                        0.02       0.64 f
  U2652/ZN (INV_X8)                        0.02       0.66 r
  U1056/ZN (INV_X4)                        0.01       0.67 f
  U2568/ZN (NAND2_X4)                      0.04       0.71 r
  U1786/ZN (INV_X4)                        0.01       0.73 f
  U2233/ZN (AOI211_X4)                     0.07       0.79 r
  U2627/ZN (NAND3_X2)                      0.03       0.82 f
  U3525/ZN (NAND2_X2)                      0.04       0.87 r
  U2117/ZN (NAND2_X2)                      0.02       0.89 f
  U1499/ZN (NAND2_X4)                      0.05       0.94 r
  U1419/ZN (NOR3_X4)                       0.03       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.65 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.68 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.87 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       1.00 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U2459/ZN (NAND3_X2)                      0.02       0.16 f
  U2201/ZN (NOR2_X2)                       0.04       0.19 r
  U2598/ZN (NAND2_X4)                      0.03       0.22 f
  U2150/ZN (INV_X8)                        0.02       0.24 r
  U2330/ZN (NAND2_X4)                      0.02       0.26 f
  U3388/ZN (NAND2_X2)                      0.03       0.29 r
  U2619/ZN (NAND2_X4)                      0.03       0.32 f
  U2509/ZN (OAI22_X4)                      0.07       0.39 r
  U1010/ZN (INV_X8)                        0.02       0.40 f
  U3391/ZN (XNOR2_X2)                      0.06       0.46 f
  U3392/ZN (INV_X4)                        0.02       0.49 r
  U3393/ZN (XNOR2_X2)                      0.06       0.55 r
  U2442/ZN (XNOR2_X2)                      0.08       0.62 r
  U2707/ZN (INV_X8)                        0.02       0.64 f
  U2652/ZN (INV_X8)                        0.02       0.66 r
  U1056/ZN (INV_X4)                        0.01       0.67 f
  U2568/ZN (NAND2_X4)                      0.04       0.71 r
  U1516/ZN (NAND3_X2)                      0.03       0.74 f
  U921/ZN (INV_X4)                         0.03       0.77 r
  U2711/ZN (NAND4_X4)                      0.03       0.80 f
  U2710/ZN (OAI211_X4)                     0.05       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.78 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.85 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.94 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2251/ZN (NAND2_X2)                      0.04       0.42 r
  U3239/ZN (INV_X4)                        0.01       0.43 f
  U2578/ZN (NAND2_X2)                      0.04       0.47 r
  U2425/ZN (NAND2_X4)                      0.02       0.50 f
  U1928/ZN (NAND2_X4)                      0.03       0.53 r
  U1817/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.63 f
  U2414/ZN (INV_X4)                        0.02       0.65 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U1131/ZN (NAND3_X2)                      0.03       0.49 r
  U1451/ZN (NAND2_X4)                      0.02       0.51 f
  U3229/ZN (XNOR2_X2)                      0.06       0.56 r
  U1828/ZN (INV_X4)                        0.02       0.58 f
  U3370/ZN (AOI211_X4)                     0.08       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1325/ZN (INV_X4)                        0.01       0.65 f
  U1848/ZN (INV_X4)                        0.02       0.66 r
  U2449/ZN (NAND2_X4)                      0.02       0.69 f
  U3403/ZN (NAND3_X2)                      0.04       0.73 r
  U1194/ZN (NOR2_X4)                       0.02       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.81 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.87 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2251/ZN (NAND2_X2)                      0.04       0.42 r
  U3239/ZN (INV_X4)                        0.01       0.43 f
  U2578/ZN (NAND2_X2)                      0.04       0.47 r
  U2425/ZN (NAND2_X4)                      0.02       0.50 f
  U1928/ZN (NAND2_X4)                      0.03       0.53 r
  U1817/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.63 f
  U2414/ZN (INV_X4)                        0.02       0.65 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.95 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1707/ZN (NAND3_X2)                      0.03       0.73 f
  U2401/ZN (OAI221_X4)                     0.06       0.79 r
  U3452/ZN (XNOR2_X2)                      0.08       0.87 r
  U1861/ZN (NAND2_X2)                      0.03       0.90 f
  U1681/ZN (NOR3_X4)                       0.06       0.96 r
  U3454/ZN (AOI21_X4)                      0.03       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.36 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2696/ZN (NOR2_X4)                       0.02       0.45 f
  U2750/ZN (NAND2_X4)                      0.04       0.49 r
  U2753/ZN (NAND2_X4)                      0.03       0.52 f
  U877/ZN (INV_X4)                         0.02       0.54 r
  U3479/ZN (NOR2_X4)                       0.01       0.55 f
  U2451/ZN (OAI21_X4)                      0.03       0.58 r
  U2621/ZN (NAND2_X4)                      0.02       0.61 f
  U2441/ZN (INV_X8)                        0.02       0.63 r
  U3482/ZN (XNOR2_X2)                      0.06       0.69 r
  U2397/ZN (XNOR2_X2)                      0.07       0.76 r
  U3483/ZN (XNOR2_X2)                      0.08       0.84 r
  U3545/ZN (XNOR2_X2)                      0.08       0.92 r
  U3546/ZN (NAND2_X2)                      0.03       0.95 f
  U3547/ZN (INV_X4)                        0.03       0.97 r
  U3548/ZN (NOR2_X4)                       0.02       0.99 f
  U3552/ZN (NOR3_X4)                       0.05       1.04 r
  U2727/ZN (OAI21_X4)                      0.02       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.72 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.87 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.99 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.08 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.92 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.56 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.92 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1392/ZN (NAND2_X2)                      0.02       0.78 f
  U1480/ZN (NAND2_X4)                      0.03       0.82 r
  U3447/ZN (NOR2_X4)                       0.02       0.83 f
  U2672/ZN (NAND2_X2)                      0.04       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.84 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U1546/ZN (XNOR2_X2)                      0.07       0.95 r
  U1547/ZN (NOR2_X2)                       0.03       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.64 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U2459/ZN (NAND3_X2)                      0.02       0.16 f
  U2201/ZN (NOR2_X2)                       0.04       0.19 r
  U2598/ZN (NAND2_X4)                      0.03       0.22 f
  U2150/ZN (INV_X8)                        0.02       0.24 r
  U2330/ZN (NAND2_X4)                      0.02       0.26 f
  U3388/ZN (NAND2_X2)                      0.03       0.29 r
  U2619/ZN (NAND2_X4)                      0.03       0.32 f
  U2509/ZN (OAI22_X4)                      0.07       0.39 r
  U1010/ZN (INV_X8)                        0.02       0.40 f
  U3391/ZN (XNOR2_X2)                      0.06       0.46 f
  U3392/ZN (INV_X4)                        0.02       0.49 r
  U3393/ZN (XNOR2_X2)                      0.06       0.55 r
  U2442/ZN (XNOR2_X2)                      0.08       0.62 r
  U2707/ZN (INV_X8)                        0.02       0.64 f
  U2652/ZN (INV_X8)                        0.02       0.66 r
  U1056/ZN (INV_X4)                        0.01       0.67 f
  U2568/ZN (NAND2_X4)                      0.04       0.71 r
  U1516/ZN (NAND3_X2)                      0.03       0.74 f
  U921/ZN (INV_X4)                         0.03       0.77 r
  U2711/ZN (NAND4_X4)                      0.03       0.80 f
  U2710/ZN (OAI211_X4)                     0.05       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.90 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U1131/ZN (NAND3_X2)                      0.03       0.49 r
  U1451/ZN (NAND2_X4)                      0.02       0.51 f
  U3229/ZN (XNOR2_X2)                      0.06       0.56 r
  U1828/ZN (INV_X4)                        0.02       0.58 f
  U3370/ZN (AOI211_X4)                     0.08       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.08 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U1131/ZN (NAND3_X2)                      0.03       0.49 r
  U1451/ZN (NAND2_X4)                      0.02       0.51 f
  U3229/ZN (XNOR2_X2)                      0.06       0.56 r
  U1828/ZN (INV_X4)                        0.02       0.58 f
  U3370/ZN (AOI211_X4)                     0.08       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1169/ZN (INV_X4)                        0.01       0.72 f
  U2286/ZN (AOI22_X4)                      0.06       0.77 r
  U2358/ZN (AOI21_X4)                      0.03       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U1371/ZN (OAI21_X1)                      0.06       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.68 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.87 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       1.00 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.57 f
  U1637/ZN (NAND2_X4)                      0.03       0.60 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.95 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.95 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.57 f
  U1637/ZN (NAND2_X4)                      0.03       0.60 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.77 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.89 f
  U1693/ZN (NAND3_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.03       0.96 f
  U1556/ZN (NOR4_X2)                       0.09       1.05 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1545/ZN (NAND2_X1)                      0.04       1.11 r
  U1541/ZN (NAND2_X2)                      0.01       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.78 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.85 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.94 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.71 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.89 f
  U2369/ZN (NAND2_X2)                      0.03       0.92 r
  U2746/ZN (NAND2_X4)                      0.02       0.94 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.98 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.64 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2505/ZN (NAND3_X4)                      0.03       0.04 f
  U1494/ZN (INV_X4)                        0.03       0.07 r
  U2613/ZN (NAND2_X4)                      0.02       0.09 f
  U1965/ZN (INV_X4)                        0.02       0.11 r
  U1963/ZN (NAND2_X4)                      0.01       0.12 f
  U1964/ZN (NAND2_X4)                      0.03       0.15 r
  U2151/ZN (NOR2_X4)                       0.02       0.17 f
  U2958/ZN (OAI21_X4)                      0.05       0.22 r
  U2694/ZN (NAND4_X4)                      0.03       0.25 f
  U2693/ZN (INV_X8)                        0.02       0.28 r
  U1302/ZN (INV_X4)                        0.01       0.29 f
  U2402/ZN (OAI211_X4)                     0.05       0.34 r
  U2173/ZN (INV_X8)                        0.01       0.35 f
  U2999/ZN (OAI21_X4)                      0.04       0.39 r
  U2546/ZN (XNOR2_X2)                      0.07       0.46 r
  U2435/ZN (NAND2_X4)                      0.03       0.49 f
  U765/ZN (NAND2_X1)                       0.06       0.55 r
  U2471/ZN (NAND3_X2)                      0.03       0.58 f
  U2593/ZN (NAND2_X4)                      0.03       0.62 r
  U3095/S (FA_X1)                          0.14       0.76 f
  U2571/ZN (OAI211_X4)                     0.05       0.81 r
  U2533/ZN (INV_X8)                        0.01       0.82 f
  U3183/ZN (OAI21_X4)                      0.04       0.86 r
  U1414/ZN (INV_X4)                        0.02       0.88 f
  U1504/ZN (OAI21_X4)                      0.04       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.68 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.87 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       1.00 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.77 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.89 f
  U1693/ZN (NAND3_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.03       0.96 f
  U1556/ZN (NOR4_X2)                       0.09       1.05 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1545/ZN (NAND2_X1)                      0.04       1.11 r
  U1541/ZN (NAND2_X2)                      0.01       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U1505/ZN (NAND2_X2)                      0.04       0.14 r
  U776/ZN (NAND2_X2)                       0.02       0.16 f
  U818/ZN (INV_X4)                         0.02       0.19 r
  U2787/ZN (NAND3_X4)                      0.02       0.21 f
  U2755/ZN (NAND2_X4)                      0.03       0.24 r
  U704/ZN (INV_X4)                         0.01       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2195/ZN (INV_X2)                        0.03       0.47 r
  U3263/ZN (OAI21_X4)                      0.02       0.49 f
  U3270/ZN (XNOR2_X2)                      0.06       0.55 f
  U1766/ZN (INV_X8)                        0.02       0.58 r
  U980/ZN (INV_X8)                         0.01       0.59 f
  U2182/ZN (NOR2_X4)                       0.03       0.62 r
  U1408/ZN (OAI21_X4)                      0.03       0.65 f
  U1229/ZN (INV_X8)                        0.02       0.67 r
  U786/ZN (NAND2_X2)                       0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.68 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.87 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       1.00 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.95 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1672/ZN (OAI21_X4)                      0.03       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.65 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U1168/ZN (NAND2_X4)                      0.02       0.39 f
  U2717/ZN (NAND2_X4)                      0.03       0.43 r
  U2639/ZN (INV_X8)                        0.01       0.44 f
  U2785/ZN (NAND3_X2)                      0.04       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1227/ZN (INV_X4)                        0.02       0.44 f
  U2503/ZN (OAI21_X4)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.65 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U2459/ZN (NAND3_X2)                      0.02       0.16 f
  U2201/ZN (NOR2_X2)                       0.04       0.19 r
  U2598/ZN (NAND2_X4)                      0.03       0.22 f
  U2150/ZN (INV_X8)                        0.02       0.24 r
  U2330/ZN (NAND2_X4)                      0.02       0.26 f
  U1407/ZN (INV_X4)                        0.02       0.28 r
  U2618/ZN (NAND2_X4)                      0.02       0.29 f
  U2619/ZN (NAND2_X4)                      0.05       0.34 r
  U2509/ZN (OAI22_X4)                      0.04       0.38 f
  U1010/ZN (INV_X8)                        0.02       0.40 r
  U1759/ZN (XNOR2_X2)                      0.07       0.48 r
  U2102/ZN (NOR2_X4)                       0.02       0.50 f
  U2597/ZN (NAND2_X4)                      0.03       0.53 r
  U2329/ZN (NOR2_X4)                       0.01       0.54 f
  U2526/ZN (NAND2_X2)                      0.04       0.59 r
  U1522/ZN (INV_X2)                        0.02       0.61 f
  U1521/ZN (OAI21_X4)                      0.04       0.65 r
  U3503/ZN (XNOR2_X2)                      0.07       0.72 r
  U1402/ZN (INV_X4)                        0.03       0.74 f
  U2367/ZN (NAND3_X2)                      0.05       0.80 r
  U2221/ZN (NAND4_X2)                      0.03       0.82 f
  U3554/ZN (OAI21_X4)                      0.04       0.87 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       1.00 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2184/ZN (NAND2_X4)                      0.03       0.45 r
  U2195/ZN (INV_X2)                        0.02       0.47 f
  U3263/ZN (OAI21_X4)                      0.04       0.51 r
  U3270/ZN (XNOR2_X2)                      0.07       0.58 r
  U1766/ZN (INV_X8)                        0.01       0.59 f
  U980/ZN (INV_X8)                         0.02       0.61 r
  U761/ZN (NOR2_X1)                        0.03       0.64 f
  U759/ZN (AOI211_X4)                      0.07       0.72 r
  U1391/ZN (OAI21_X4)                      0.03       0.75 f
  U1628/ZN (NAND2_X2)                      0.03       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.83 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.84 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U744/ZN (XNOR2_X1)                       0.08       0.96 r
  U2104/ZN (AOI21_X2)                      0.03       0.99 f
  U1159/ZN (NAND4_X2)                      0.06       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1016/ZN (INV_X2)                        0.02       0.30 r
  U1213/ZN (NAND2_X2)                      0.01       0.32 f
  U799/ZN (NAND2_X2)                       0.04       0.35 r
  U1473/ZN (INV_X8)                        0.02       0.37 f
  U1671/ZN (NAND2_X4)                      0.02       0.40 r
  U1486/ZN (INV_X8)                        0.02       0.41 f
  U3322/ZN (NAND3_X4)                      0.03       0.44 r
  U2696/ZN (NOR2_X4)                       0.02       0.46 f
  U2750/ZN (NAND2_X4)                      0.04       0.49 r
  U2753/ZN (NAND2_X4)                      0.03       0.52 f
  U877/ZN (INV_X4)                         0.02       0.54 r
  U3479/ZN (NOR2_X4)                       0.01       0.55 f
  U2451/ZN (OAI21_X4)                      0.03       0.58 r
  U2621/ZN (NAND2_X4)                      0.02       0.61 f
  U2441/ZN (INV_X8)                        0.02       0.63 r
  U3482/ZN (XNOR2_X2)                      0.06       0.69 r
  U2397/ZN (XNOR2_X2)                      0.07       0.76 r
  U3483/ZN (XNOR2_X2)                      0.08       0.84 r
  U3545/ZN (XNOR2_X2)                      0.08       0.92 r
  U3546/ZN (NAND2_X2)                      0.03       0.95 f
  U3547/ZN (INV_X4)                        0.03       0.97 r
  U3548/ZN (NOR2_X4)                       0.02       0.99 f
  U3552/ZN (NOR3_X4)                       0.05       1.04 r
  U2727/ZN (OAI21_X4)                      0.02       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1672/ZN (OAI21_X4)                      0.03       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.64 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2857/ZN (NAND3_X2)                      0.05       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.65 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1227/ZN (INV_X4)                        0.02       0.44 f
  U2503/ZN (OAI21_X4)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U1371/ZN (OAI21_X1)                      0.06       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2761/ZN (OAI211_X4)                     0.03       0.40 f
  U1501/ZN (NAND3_X2)                      0.05       0.45 r
  U2284/ZN (NAND2_X4)                      0.02       0.47 f
  U2760/ZN (NAND2_X4)                      0.03       0.49 r
  U1947/ZN (INV_X4)                        0.01       0.51 f
  U2352/ZN (NAND2_X4)                      0.03       0.54 r
  U2283/ZN (INV_X8)                        0.01       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.56 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U1505/ZN (NAND2_X2)                      0.04       0.14 r
  U776/ZN (NAND2_X2)                       0.02       0.16 f
  U818/ZN (INV_X4)                         0.02       0.19 r
  U2787/ZN (NAND3_X4)                      0.02       0.21 f
  U2755/ZN (NAND2_X4)                      0.03       0.24 r
  U704/ZN (INV_X4)                         0.01       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2807/ZN (NAND3_X1)                      0.07       0.78 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.97 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.69 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.95 f
  U2395/ZN (NAND2_X4)                      0.03       0.98 r
  U3530/ZN (OAI21_X4)                      0.03       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2195/ZN (INV_X2)                        0.03       0.47 r
  U3263/ZN (OAI21_X4)                      0.02       0.49 f
  U3270/ZN (XNOR2_X2)                      0.06       0.55 f
  U1766/ZN (INV_X8)                        0.02       0.58 r
  U980/ZN (INV_X8)                         0.01       0.59 f
  U2182/ZN (NOR2_X4)                       0.03       0.62 r
  U1408/ZN (OAI21_X4)                      0.03       0.65 f
  U1229/ZN (INV_X8)                        0.02       0.67 r
  U786/ZN (NAND2_X2)                       0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.35 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2696/ZN (NOR2_X4)                       0.02       0.45 f
  U2750/ZN (NAND2_X4)                      0.04       0.49 r
  U2753/ZN (NAND2_X4)                      0.03       0.52 f
  U877/ZN (INV_X4)                         0.02       0.54 r
  U3479/ZN (NOR2_X4)                       0.01       0.55 f
  U2451/ZN (OAI21_X4)                      0.03       0.58 r
  U2621/ZN (NAND2_X4)                      0.02       0.61 f
  U2441/ZN (INV_X8)                        0.02       0.63 r
  U3482/ZN (XNOR2_X2)                      0.06       0.69 r
  U2397/ZN (XNOR2_X2)                      0.07       0.76 r
  U3483/ZN (XNOR2_X2)                      0.08       0.84 r
  U3545/ZN (XNOR2_X2)                      0.08       0.92 r
  U3546/ZN (NAND2_X2)                      0.03       0.95 f
  U3547/ZN (INV_X4)                        0.03       0.97 r
  U3548/ZN (NOR2_X4)                       0.02       0.99 f
  U3552/ZN (NOR3_X4)                       0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.02       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.57 f
  U1637/ZN (NAND2_X4)                      0.03       0.60 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.71 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.89 f
  U2369/ZN (NAND2_X2)                      0.03       0.92 r
  U2746/ZN (NAND2_X4)                      0.02       0.94 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.98 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.84 f
  U2581/ZN (OAI21_X2)                      0.04       0.87 r
  U3550/ZN (XNOR2_X2)                      0.07       0.94 r
  U2636/ZN (NAND2_X4)                      0.02       0.96 f
  U2626/ZN (INV_X8)                        0.02       0.99 r
  U1951/ZN (NOR2_X4)                       0.02       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.09 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2761/ZN (OAI211_X4)                     0.03       0.40 f
  U1501/ZN (NAND3_X2)                      0.05       0.45 r
  U2284/ZN (NAND2_X4)                      0.02       0.47 f
  U2760/ZN (NAND2_X4)                      0.03       0.49 r
  U1947/ZN (INV_X4)                        0.01       0.51 f
  U2352/ZN (NAND2_X4)                      0.03       0.54 r
  U2283/ZN (INV_X8)                        0.01       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2761/ZN (OAI211_X4)                     0.03       0.40 f
  U1501/ZN (NAND3_X2)                      0.05       0.45 r
  U2284/ZN (NAND2_X4)                      0.02       0.47 f
  U2760/ZN (NAND2_X4)                      0.03       0.49 r
  U1947/ZN (INV_X4)                        0.01       0.51 f
  U2352/ZN (NAND2_X4)                      0.03       0.54 r
  U2283/ZN (INV_X8)                        0.01       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.91 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1108/ZN (NAND2_X2)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2761/ZN (OAI211_X4)                     0.03       0.40 f
  U1501/ZN (NAND3_X2)                      0.05       0.45 r
  U2284/ZN (NAND2_X4)                      0.02       0.47 f
  U2760/ZN (NAND2_X4)                      0.03       0.49 r
  U1947/ZN (INV_X4)                        0.01       0.51 f
  U2352/ZN (NAND2_X4)                      0.03       0.54 r
  U2283/ZN (INV_X8)                        0.01       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U3143/ZN (XNOR2_X2)                      0.06       0.20 f
  U3145/ZN (OAI21_X4)                      0.04       0.24 r
  U1388/ZN (INV_X2)                        0.02       0.26 f
  U2189/ZN (NAND2_X4)                      0.02       0.28 r
  U1534/ZN (NAND2_X4)                      0.02       0.30 f
  U1606/ZN (INV_X8)                        0.02       0.32 r
  U1604/ZN (NAND2_X4)                      0.01       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.39 f
  U1613/ZN (NAND2_X4)                      0.03       0.42 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.76 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U1677/ZN (NAND3_X2)                      0.02       0.11 f
  U1254/ZN (INV_X4)                        0.02       0.13 r
  U1252/ZN (NAND2_X4)                      0.01       0.14 f
  U1253/ZN (NAND2_X4)                      0.03       0.17 r
  U2540/ZN (NAND2_X4)                      0.02       0.19 f
  U1769/ZN (NAND2_X2)                      0.06       0.24 r
  U2470/ZN (NAND4_X4)                      0.03       0.28 f
  U3153/ZN (NOR2_X4)                       0.04       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2195/ZN (INV_X2)                        0.03       0.47 r
  U3263/ZN (OAI21_X4)                      0.02       0.49 f
  U3303/ZN (XNOR2_X2)                      0.07       0.55 f
  U1731/ZN (NAND2_X4)                      0.04       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2857/ZN (NAND3_X2)                      0.05       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.65 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U2832/ZN (NAND3_X4)                      0.03       0.79 f
  U2711/ZN (NAND4_X4)                      0.03       0.82 r
  U2710/ZN (OAI211_X4)                     0.04       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U2395/ZN (NAND2_X4)                      0.03       0.98 r
  U3530/ZN (OAI21_X4)                      0.03       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U1677/ZN (NAND3_X2)                      0.02       0.11 f
  U1254/ZN (INV_X4)                        0.02       0.13 r
  U1252/ZN (NAND2_X4)                      0.01       0.14 f
  U1253/ZN (NAND2_X4)                      0.03       0.17 r
  U2540/ZN (NAND2_X4)                      0.02       0.19 f
  U1769/ZN (NAND2_X2)                      0.06       0.24 r
  U2470/ZN (NAND4_X4)                      0.03       0.28 f
  U3153/ZN (NOR2_X4)                       0.04       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.57 f
  U1637/ZN (NAND2_X4)                      0.03       0.60 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U1505/ZN (NAND2_X2)                      0.04       0.14 r
  U776/ZN (NAND2_X2)                       0.02       0.16 f
  U818/ZN (INV_X4)                         0.02       0.19 r
  U2787/ZN (NAND3_X4)                      0.02       0.21 f
  U2755/ZN (NAND2_X4)                      0.03       0.24 r
  U704/ZN (INV_X4)                         0.01       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U1371/ZN (OAI21_X1)                      0.06       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U1505/ZN (NAND2_X2)                      0.04       0.14 r
  U776/ZN (NAND2_X2)                       0.02       0.16 f
  U818/ZN (INV_X4)                         0.02       0.19 r
  U2787/ZN (NAND3_X4)                      0.02       0.21 f
  U2755/ZN (NAND2_X4)                      0.03       0.24 r
  U704/ZN (INV_X4)                         0.01       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2808/ZN (INV_X8)                        0.02       0.73 r
  U1391/ZN (OAI21_X4)                      0.02       0.75 f
  U1628/ZN (NAND2_X2)                      0.03       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U1505/ZN (NAND2_X2)                      0.04       0.14 r
  U776/ZN (NAND2_X2)                       0.02       0.16 f
  U818/ZN (INV_X4)                         0.02       0.19 r
  U2787/ZN (NAND3_X4)                      0.02       0.21 f
  U2755/ZN (NAND2_X4)                      0.03       0.24 r
  U704/ZN (INV_X4)                         0.01       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.64 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U744/ZN (XNOR2_X1)                       0.08       0.96 r
  U2104/ZN (AOI21_X2)                      0.03       0.99 f
  U1159/ZN (NAND4_X2)                      0.06       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2195/ZN (INV_X2)                        0.03       0.47 r
  U3263/ZN (OAI21_X4)                      0.02       0.49 f
  U3270/ZN (XNOR2_X2)                      0.06       0.55 f
  U1766/ZN (INV_X8)                        0.02       0.58 r
  U980/ZN (INV_X8)                         0.01       0.59 f
  U2182/ZN (NOR2_X4)                       0.03       0.62 r
  U1408/ZN (OAI21_X4)                      0.03       0.65 f
  U1229/ZN (INV_X8)                        0.02       0.67 r
  U786/ZN (NAND2_X2)                       0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2195/ZN (INV_X2)                        0.03       0.47 r
  U3263/ZN (OAI21_X4)                      0.02       0.49 f
  U3270/ZN (XNOR2_X2)                      0.06       0.55 f
  U1766/ZN (INV_X8)                        0.02       0.58 r
  U980/ZN (INV_X8)                         0.01       0.59 f
  U2182/ZN (NOR2_X4)                       0.03       0.62 r
  U1408/ZN (OAI21_X4)                      0.03       0.65 f
  U1229/ZN (INV_X8)                        0.02       0.67 r
  U786/ZN (NAND2_X2)                       0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.57 f
  U1637/ZN (NAND2_X4)                      0.03       0.60 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.36 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2696/ZN (NOR2_X4)                       0.02       0.45 f
  U2750/ZN (NAND2_X4)                      0.04       0.49 r
  U2753/ZN (NAND2_X4)                      0.03       0.52 f
  U877/ZN (INV_X4)                         0.02       0.54 r
  U3479/ZN (NOR2_X4)                       0.01       0.55 f
  U2451/ZN (OAI21_X4)                      0.03       0.58 r
  U2621/ZN (NAND2_X4)                      0.02       0.61 f
  U2441/ZN (INV_X8)                        0.02       0.63 r
  U3482/ZN (XNOR2_X2)                      0.06       0.69 r
  U2397/ZN (XNOR2_X2)                      0.07       0.76 r
  U3483/ZN (XNOR2_X2)                      0.08       0.84 r
  U3545/ZN (XNOR2_X2)                      0.08       0.92 r
  U3546/ZN (NAND2_X2)                      0.03       0.95 f
  U3547/ZN (INV_X4)                        0.03       0.97 r
  U3548/ZN (NOR2_X4)                       0.02       0.99 f
  U3552/ZN (NOR3_X4)                       0.05       1.04 r
  U2727/ZN (OAI21_X4)                      0.02       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U1371/ZN (OAI21_X1)                      0.06       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1017/ZN (NAND2_X2)                      0.04       0.33 r
  U717/ZN (OAI21_X4)                       0.03       0.36 f
  U716/ZN (INV_X8)                         0.02       0.38 r
  U652/ZN (NAND2_X2)                       0.02       0.40 f
  U654/ZN (INV_X4)                         0.01       0.42 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3191/ZN (NOR3_X4)                       0.04       0.60 r
  U2130/ZN (NOR2_X2)                       0.02       0.62 f
  U3192/ZN (OAI211_X2)                     0.05       0.67 r
  U3193/ZN (NAND2_X2)                      0.03       0.70 f
  U3208/ZN (XNOR2_X2)                      0.07       0.77 f
  U2576/ZN (NAND2_X4)                      0.03       0.80 r
  U2706/ZN (NAND3_X2)                      0.03       0.83 f
  U2801/ZN (NAND4_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.05       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.78 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.85 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U1168/ZN (NAND2_X4)                      0.02       0.39 f
  U2717/ZN (NAND2_X4)                      0.03       0.43 r
  U2639/ZN (INV_X8)                        0.01       0.44 f
  U2785/ZN (NAND3_X2)                      0.04       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3222/ZN (NAND2_X2)                      0.03       0.49 r
  U1451/ZN (NAND2_X4)                      0.02       0.51 f
  U3229/ZN (XNOR2_X2)                      0.06       0.56 r
  U1828/ZN (INV_X4)                        0.02       0.58 f
  U3370/ZN (AOI211_X4)                     0.08       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2290/ZN (OAI21_X2)                      0.03       0.40 f
  U2062/ZN (NAND2_X4)                      0.04       0.43 r
  U3127/ZN (XNOR2_X2)                      0.07       0.50 r
  U2270/ZN (NAND2_X4)                      0.03       0.53 f
  U2767/ZN (NAND2_X4)                      0.05       0.57 r
  U2635/ZN (NOR3_X4)                       0.02       0.59 f
  U2701/ZN (NOR2_X4)                       0.03       0.62 r
  U2867/ZN (OAI211_X4)                     0.04       0.66 f
  U2703/ZN (NAND2_X4)                      0.04       0.69 r
  U2808/ZN (INV_X8)                        0.02       0.71 f
  U1391/ZN (OAI21_X4)                      0.04       0.75 r
  U1989/ZN (INV_X4)                        0.01       0.76 f
  U1987/ZN (NAND2_X4)                      0.02       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.65 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U2459/ZN (NAND3_X2)                      0.02       0.16 f
  U2201/ZN (NOR2_X2)                       0.04       0.19 r
  U2598/ZN (NAND2_X4)                      0.03       0.22 f
  U2150/ZN (INV_X8)                        0.02       0.24 r
  U2330/ZN (NAND2_X4)                      0.02       0.26 f
  U3388/ZN (NAND2_X2)                      0.03       0.29 r
  U2619/ZN (NAND2_X4)                      0.03       0.32 f
  U2509/ZN (OAI22_X4)                      0.07       0.39 r
  U1010/ZN (INV_X8)                        0.02       0.40 f
  U3391/ZN (XNOR2_X2)                      0.06       0.46 f
  U3392/ZN (INV_X4)                        0.02       0.49 r
  U3393/ZN (XNOR2_X2)                      0.06       0.55 r
  U2442/ZN (XNOR2_X2)                      0.08       0.62 r
  U2707/ZN (INV_X8)                        0.02       0.64 f
  U2652/ZN (INV_X8)                        0.02       0.66 r
  U1056/ZN (INV_X4)                        0.01       0.67 f
  U2568/ZN (NAND2_X4)                      0.04       0.71 r
  U1786/ZN (INV_X4)                        0.01       0.73 f
  U2233/ZN (AOI211_X4)                     0.07       0.79 r
  U2627/ZN (NAND3_X2)                      0.03       0.82 f
  U3495/ZN (NAND2_X2)                      0.04       0.86 r
  U3507/ZN (XNOR2_X2)                      0.07       0.93 r
  U3508/ZN (INV_X4)                        0.02       0.95 f
  U2869/ZN (NAND2_X4)                      0.03       0.98 r
  U1274/ZN (NAND3_X2)                      0.03       1.01 f
  U2473/ZN (NAND2_X4)                      0.03       1.05 r
  U3528/ZN (OAI21_X4)                      0.03       1.07 f
  U2215/ZN (INV_X4)                        0.02       1.09 r
  U1046/ZN (NAND2_X4)                      0.01       1.10 f
  U2214/ZN (NAND2_X2)                      0.02       1.12 r
  result[33] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1017/ZN (NAND2_X2)                      0.04       0.33 r
  U717/ZN (OAI21_X4)                       0.03       0.36 f
  U716/ZN (INV_X8)                         0.02       0.38 r
  U652/ZN (NAND2_X2)                       0.02       0.40 f
  U654/ZN (INV_X4)                         0.01       0.42 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2807/ZN (NAND3_X1)                      0.07       0.78 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.92 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.56 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.92 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.84 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U1546/ZN (XNOR2_X2)                      0.07       0.95 r
  U1547/ZN (NOR2_X2)                       0.03       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U1704/ZN (NAND2_X2)                      0.03       0.51 r
  U1636/ZN (XNOR2_X2)                      0.06       0.57 r
  U1635/ZN (INV_X4)                        0.02       0.60 f
  U1632/ZN (INV_X16)                       0.02       0.62 r
  U1074/ZN (INV_X16)                       0.02       0.63 f
  U2273/ZN (NAND2_X4)                      0.03       0.66 r
  U1750/ZN (NAND2_X2)                      0.03       0.69 f
  U1620/ZN (NOR2_X4)                       0.04       0.72 r
  U3368/ZN (NAND2_X2)                      0.02       0.75 f
  U1523/ZN (OAI21_X4)                      0.04       0.78 r
  U1938/ZN (INV_X4)                        0.01       0.79 f
  U985/ZN (NAND2_X2)                       0.03       0.83 r
  U1239/ZN (INV_X4)                        0.01       0.84 f
  U1237/ZN (NAND2_X4)                      0.02       0.86 r
  U1238/ZN (NAND2_X4)                      0.03       0.89 f
  U785/ZN (NAND3_X1)                       0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U3409/ZN (OAI21_X4)                      0.05       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.76 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.68 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U2395/ZN (NAND2_X4)                      0.03       0.98 r
  U3530/ZN (OAI21_X4)                      0.03       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.68 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.86 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       1.00 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U2581/ZN (OAI21_X2)                      0.04       0.87 r
  U3550/ZN (XNOR2_X2)                      0.07       0.94 r
  U2636/ZN (NAND2_X4)                      0.02       0.96 f
  U2626/ZN (INV_X8)                        0.02       0.99 r
  U1951/ZN (NOR2_X4)                       0.02       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U1677/ZN (NAND3_X2)                      0.02       0.11 f
  U1254/ZN (INV_X4)                        0.02       0.13 r
  U1252/ZN (NAND2_X4)                      0.01       0.14 f
  U1253/ZN (NAND2_X4)                      0.03       0.17 r
  U2540/ZN (NAND2_X4)                      0.02       0.19 f
  U1769/ZN (NAND2_X2)                      0.06       0.24 r
  U2470/ZN (NAND4_X4)                      0.03       0.28 f
  U3153/ZN (NOR2_X4)                       0.04       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.84 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U1546/ZN (XNOR2_X2)                      0.07       0.95 r
  U1547/ZN (NOR2_X2)                       0.03       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1108/ZN (NAND2_X2)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1169/ZN (INV_X4)                        0.01       0.72 f
  U2286/ZN (AOI22_X4)                      0.06       0.77 r
  U2358/ZN (AOI21_X4)                      0.03       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2290/ZN (OAI21_X2)                      0.03       0.40 f
  U2062/ZN (NAND2_X4)                      0.04       0.43 r
  U3127/ZN (XNOR2_X2)                      0.07       0.50 r
  U2270/ZN (NAND2_X4)                      0.03       0.53 f
  U2767/ZN (NAND2_X4)                      0.05       0.57 r
  U2635/ZN (NOR3_X4)                       0.02       0.59 f
  U2701/ZN (NOR2_X4)                       0.03       0.62 r
  U2867/ZN (OAI211_X4)                     0.04       0.66 f
  U2703/ZN (NAND2_X4)                      0.04       0.69 r
  U2808/ZN (INV_X8)                        0.02       0.71 f
  U1391/ZN (OAI21_X4)                      0.04       0.75 r
  U1989/ZN (INV_X4)                        0.01       0.76 f
  U1987/ZN (NAND2_X4)                      0.02       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2095/ZN (INV_X16)                       0.01       0.01 f
  U2780/ZN (NAND2_X4)                      0.03       0.03 r
  U2002/ZN (INV_X4)                        0.01       0.04 f
  U2323/ZN (NAND2_X4)                      0.02       0.07 r
  U3057/ZN (NOR3_X4)                       0.02       0.09 f
  U3058/ZN (XNOR2_X2)                      0.06       0.15 f
  U2376/ZN (NAND2_X2)                      0.03       0.18 r
  U2580/ZN (INV_X4)                        0.02       0.20 f
  U3059/ZN (XNOR2_X2)                      0.06       0.26 f
  U1135/ZN (NAND2_X4)                      0.03       0.29 r
  U2736/ZN (NAND2_X4)                      0.02       0.31 f
  U3152/ZN (NAND3_X2)                      0.03       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2195/ZN (INV_X2)                        0.03       0.47 r
  U3263/ZN (OAI21_X4)                      0.02       0.49 f
  U3303/ZN (XNOR2_X2)                      0.07       0.55 f
  U1731/ZN (NAND2_X4)                      0.04       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2290/ZN (OAI21_X2)                      0.03       0.40 f
  U2062/ZN (NAND2_X4)                      0.04       0.43 r
  U3127/ZN (XNOR2_X2)                      0.07       0.50 r
  U2270/ZN (NAND2_X4)                      0.03       0.53 f
  U2767/ZN (NAND2_X4)                      0.05       0.57 r
  U2635/ZN (NOR3_X4)                       0.02       0.59 f
  U2701/ZN (NOR2_X4)                       0.03       0.62 r
  U2867/ZN (OAI211_X4)                     0.04       0.66 f
  U2703/ZN (NAND2_X4)                      0.04       0.69 r
  U2808/ZN (INV_X8)                        0.02       0.71 f
  U1391/ZN (OAI21_X4)                      0.04       0.75 r
  U1989/ZN (INV_X4)                        0.01       0.76 f
  U1987/ZN (NAND2_X4)                      0.02       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[4] (in)                                0.00       0.00 f
  U1601/ZN (INV_X16)                       0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.02       0.03 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2857/ZN (NAND3_X2)                      0.05       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.65 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U1704/ZN (NAND2_X2)                      0.03       0.51 r
  U1636/ZN (XNOR2_X2)                      0.06       0.57 r
  U1635/ZN (INV_X4)                        0.02       0.60 f
  U1632/ZN (INV_X16)                       0.02       0.62 r
  U1074/ZN (INV_X16)                       0.02       0.63 f
  U1631/ZN (NAND2_X4)                      0.03       0.67 r
  U950/ZN (INV_X4)                         0.02       0.68 f
  U1620/ZN (NOR2_X4)                       0.04       0.72 r
  U3368/ZN (NAND2_X2)                      0.02       0.75 f
  U1523/ZN (OAI21_X4)                      0.04       0.78 r
  U1938/ZN (INV_X4)                        0.01       0.79 f
  U985/ZN (NAND2_X2)                       0.03       0.83 r
  U1239/ZN (INV_X4)                        0.01       0.84 f
  U1237/ZN (NAND2_X4)                      0.02       0.86 r
  U1238/ZN (NAND2_X4)                      0.03       0.89 f
  U785/ZN (NAND3_X1)                       0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U1795/ZN (NAND2_X4)                      0.02       0.89 f
  U2050/ZN (NAND2_X4)                      0.04       0.93 r
  U2468/ZN (NOR3_X4)                       0.02       0.95 f
  U1555/ZN (OR2_X2)                        0.06       1.01 f
  U1554/ZN (NAND2_X2)                      0.03       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1016/ZN (INV_X2)                        0.02       0.30 r
  U1213/ZN (NAND2_X2)                      0.01       0.32 f
  U799/ZN (NAND2_X2)                       0.04       0.35 r
  U1473/ZN (INV_X8)                        0.02       0.37 f
  U1671/ZN (NAND2_X4)                      0.02       0.40 r
  U1486/ZN (INV_X8)                        0.02       0.41 f
  U3322/ZN (NAND3_X4)                      0.03       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2857/ZN (NAND3_X2)                      0.05       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.65 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U1677/ZN (NAND3_X2)                      0.02       0.11 f
  U1254/ZN (INV_X4)                        0.02       0.13 r
  U1252/ZN (NAND2_X4)                      0.01       0.14 f
  U1253/ZN (NAND2_X4)                      0.03       0.17 r
  U2540/ZN (NAND2_X4)                      0.02       0.19 f
  U1769/ZN (NAND2_X2)                      0.06       0.24 r
  U2470/ZN (NAND4_X4)                      0.03       0.28 f
  U3153/ZN (NOR2_X4)                       0.04       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.57 f
  U1637/ZN (NAND2_X4)                      0.03       0.60 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U1505/ZN (NAND2_X2)                      0.04       0.14 r
  U776/ZN (NAND2_X2)                       0.02       0.16 f
  U818/ZN (INV_X4)                         0.02       0.19 r
  U2787/ZN (NAND3_X4)                      0.02       0.21 f
  U2755/ZN (NAND2_X4)                      0.03       0.24 r
  U704/ZN (INV_X4)                         0.01       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U721/ZN (NAND2_X4)                       0.02       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2290/ZN (OAI21_X2)                      0.03       0.40 f
  U2062/ZN (NAND2_X4)                      0.04       0.43 r
  U3127/ZN (XNOR2_X2)                      0.07       0.50 r
  U2270/ZN (NAND2_X4)                      0.03       0.53 f
  U2767/ZN (NAND2_X4)                      0.05       0.57 r
  U2635/ZN (NOR3_X4)                       0.02       0.59 f
  U2701/ZN (NOR2_X4)                       0.03       0.62 r
  U2867/ZN (OAI211_X4)                     0.04       0.66 f
  U2703/ZN (NAND2_X4)                      0.04       0.69 r
  U2808/ZN (INV_X8)                        0.02       0.71 f
  U1391/ZN (OAI21_X4)                      0.04       0.75 r
  U1989/ZN (INV_X4)                        0.01       0.76 f
  U1987/ZN (NAND2_X4)                      0.02       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2095/ZN (INV_X16)                       0.01       0.01 f
  U2780/ZN (NAND2_X4)                      0.03       0.03 r
  U2002/ZN (INV_X4)                        0.01       0.04 f
  U2323/ZN (NAND2_X4)                      0.02       0.07 r
  U3057/ZN (NOR3_X4)                       0.02       0.09 f
  U3058/ZN (XNOR2_X2)                      0.06       0.15 f
  U2376/ZN (NAND2_X2)                      0.03       0.18 r
  U2580/ZN (INV_X4)                        0.02       0.20 f
  U3059/ZN (XNOR2_X2)                      0.06       0.26 f
  U1135/ZN (NAND2_X4)                      0.03       0.29 r
  U2736/ZN (NAND2_X4)                      0.02       0.31 f
  U3152/ZN (NAND3_X2)                      0.03       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2162/ZN (INV_X32)                       0.01       0.01 r
  U2505/ZN (NAND3_X4)                      0.03       0.04 f
  U1494/ZN (INV_X4)                        0.03       0.07 r
  U2613/ZN (NAND2_X4)                      0.02       0.09 f
  U1965/ZN (INV_X4)                        0.02       0.11 r
  U1963/ZN (NAND2_X4)                      0.01       0.12 f
  U1964/ZN (NAND2_X4)                      0.03       0.15 r
  U2151/ZN (NOR2_X4)                       0.02       0.17 f
  U2958/ZN (OAI21_X4)                      0.05       0.22 r
  U2694/ZN (NAND4_X4)                      0.03       0.25 f
  U2693/ZN (INV_X8)                        0.02       0.28 r
  U1302/ZN (INV_X4)                        0.01       0.29 f
  U2402/ZN (OAI211_X4)                     0.05       0.34 r
  U2173/ZN (INV_X8)                        0.01       0.35 f
  U2999/ZN (OAI21_X4)                      0.04       0.39 r
  U2546/ZN (XNOR2_X2)                      0.07       0.46 r
  U2435/ZN (NAND2_X4)                      0.03       0.49 f
  U765/ZN (NAND2_X1)                       0.06       0.55 r
  U2471/ZN (NAND3_X2)                      0.03       0.58 f
  U2593/ZN (NAND2_X4)                      0.03       0.62 r
  U3095/S (FA_X1)                          0.14       0.75 f
  U2571/ZN (OAI211_X4)                     0.05       0.80 r
  U2533/ZN (INV_X8)                        0.01       0.82 f
  U3183/ZN (OAI21_X4)                      0.04       0.86 r
  U1414/ZN (INV_X4)                        0.02       0.88 f
  U1504/ZN (OAI21_X4)                      0.04       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U744/ZN (XNOR2_X1)                       0.08       0.96 r
  U2104/ZN (AOI21_X2)                      0.03       0.99 f
  U1159/ZN (NAND4_X2)                      0.06       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.10 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2807/ZN (NAND3_X1)                      0.07       0.78 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.97 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[10] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[10] (in)                               0.00       0.00 r
  U1519/ZN (INV_X4)                        0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.09 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.32 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U1371/ZN (OAI21_X1)                      0.06       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U1918/ZN (NAND2_X4)                      0.02       0.28 f
  U2778/ZN (NAND2_X4)                      0.03       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1017/ZN (NAND2_X2)                      0.04       0.33 r
  U717/ZN (OAI21_X4)                       0.03       0.36 f
  U716/ZN (INV_X8)                         0.02       0.38 r
  U652/ZN (NAND2_X2)                       0.02       0.40 f
  U654/ZN (INV_X4)                         0.01       0.42 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[11] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[11] (in)                               0.00       0.00 f
  U3149/ZN (NOR2_X4)                       0.03       0.04 r
  U804/ZN (NAND2_X2)                       0.02       0.05 f
  U2770/ZN (NOR3_X2)                       0.07       0.12 r
  U2771/ZN (NAND2_X4)                      0.03       0.15 f
  U3262/ZN (XNOR2_X2)                      0.04       0.19 r
  U2447/ZN (INV_X4)                        0.02       0.21 f
  U2844/ZN (OAI22_X4)                      0.06       0.27 r
  U1358/ZN (INV_X4)                        0.01       0.28 f
  U1355/ZN (NAND2_X4)                      0.03       0.31 r
  U1356/ZN (NAND2_X4)                      0.03       0.34 f
  U1360/ZN (INV_X16)                       0.02       0.36 r
  U1365/ZN (INV_X8)                        0.01       0.37 f
  U2084/ZN (INV_X4)                        0.03       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3222/ZN (NAND2_X2)                      0.03       0.49 r
  U1451/ZN (NAND2_X4)                      0.02       0.51 f
  U3229/ZN (XNOR2_X2)                      0.06       0.56 r
  U1828/ZN (INV_X4)                        0.02       0.58 f
  U3370/ZN (AOI211_X4)                     0.08       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.69 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.95 f
  U1847/ZN (NAND2_X4)                      0.04       0.98 r
  U1350/ZN (INV_X4)                        0.01       1.00 f
  U3555/ZN (AOI21_X4)                      0.03       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2808/ZN (INV_X8)                        0.02       0.73 r
  U1391/ZN (OAI21_X4)                      0.02       0.75 f
  U1628/ZN (NAND2_X2)                      0.03       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U1918/ZN (NAND2_X4)                      0.02       0.28 f
  U2778/ZN (NAND2_X4)                      0.03       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1017/ZN (NAND2_X2)                      0.04       0.33 r
  U717/ZN (OAI21_X4)                       0.03       0.36 f
  U716/ZN (INV_X8)                         0.02       0.38 r
  U652/ZN (NAND2_X2)                       0.02       0.40 f
  U654/ZN (INV_X4)                         0.01       0.42 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U744/ZN (XNOR2_X1)                       0.08       0.96 r
  U2104/ZN (AOI21_X2)                      0.03       0.99 f
  U1159/ZN (NAND4_X2)                      0.06       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U1823/ZN (NAND2_X2)                      0.02       0.56 f
  U867/ZN (OAI21_X2)                       0.05       0.61 r
  U1104/ZN (INV_X4)                        0.02       0.63 f
  U871/ZN (OAI211_X2)                      0.05       0.68 r
  U872/ZN (INV_X4)                         0.02       0.70 f
  U2429/ZN (NAND2_X4)                      0.03       0.73 r
  U1165/ZN (NAND2_X2)                      0.02       0.75 f
  U1161/ZN (NAND2_X2)                      0.03       0.78 r
  U1163/ZN (NAND2_X4)                      0.02       0.81 f
  U1166/ZN (INV_X4)                        0.03       0.83 r
  U762/ZN (NOR2_X4)                        0.02       0.85 f
  U2801/ZN (NAND4_X4)                      0.04       0.89 r
  U3352/ZN (NAND3_X4)                      0.05       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2184/ZN (NAND2_X4)                      0.03       0.45 r
  U2857/ZN (NAND3_X2)                      0.03       0.48 f
  U2756/ZN (NAND2_X2)                      0.03       0.51 r
  U1281/ZN (INV_X4)                        0.02       0.53 f
  U3323/ZN (XNOR2_X2)                      0.06       0.59 f
  U2292/ZN (INV_X8)                        0.03       0.62 r
  U2258/ZN (INV_X16)                       0.01       0.63 f
  U2605/ZN (NAND2_X4)                      0.03       0.66 r
  U968/ZN (NAND2_X1)                       0.04       0.70 f
  U2401/ZN (OAI221_X4)                     0.09       0.79 r
  U3452/ZN (XNOR2_X2)                      0.08       0.87 r
  U1471/ZN (INV_X4)                        0.01       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U2581/ZN (OAI21_X2)                      0.04       0.87 r
  U3550/ZN (XNOR2_X2)                      0.07       0.94 r
  U2636/ZN (NAND2_X4)                      0.02       0.96 f
  U2626/ZN (INV_X8)                        0.02       0.99 r
  U1951/ZN (NOR2_X4)                       0.02       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U3409/ZN (OAI21_X4)                      0.05       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3191/ZN (NOR3_X4)                       0.04       0.60 r
  U2130/ZN (NOR2_X2)                       0.02       0.62 f
  U3192/ZN (OAI211_X2)                     0.05       0.67 r
  U3193/ZN (NAND2_X2)                      0.03       0.70 f
  U3208/ZN (XNOR2_X2)                      0.07       0.77 f
  U2576/ZN (NAND2_X4)                      0.03       0.80 r
  U2706/ZN (NAND3_X2)                      0.03       0.83 f
  U2801/ZN (NAND4_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.05       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.89 r
  U3460/ZN (INV_X4)                        0.02       0.91 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U951/ZN (INV_X16)                        0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.01       0.02 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[4] (in)                                0.00       0.00 f
  U1601/ZN (INV_X16)                       0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.02       0.03 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2505/ZN (NAND3_X4)                      0.03       0.04 f
  U1494/ZN (INV_X4)                        0.03       0.07 r
  U2613/ZN (NAND2_X4)                      0.02       0.09 f
  U1965/ZN (INV_X4)                        0.02       0.11 r
  U1963/ZN (NAND2_X4)                      0.01       0.12 f
  U1964/ZN (NAND2_X4)                      0.03       0.15 r
  U2151/ZN (NOR2_X4)                       0.02       0.17 f
  U2958/ZN (OAI21_X4)                      0.05       0.22 r
  U2694/ZN (NAND4_X4)                      0.03       0.25 f
  U2693/ZN (INV_X8)                        0.02       0.28 r
  U1302/ZN (INV_X4)                        0.01       0.29 f
  U2402/ZN (OAI211_X4)                     0.05       0.34 r
  U2173/ZN (INV_X8)                        0.01       0.35 f
  U2999/ZN (OAI21_X4)                      0.04       0.39 r
  U2546/ZN (XNOR2_X2)                      0.07       0.46 r
  U2435/ZN (NAND2_X4)                      0.03       0.49 f
  U1256/ZN (NAND2_X4)                      0.03       0.52 r
  U2133/ZN (INV_X4)                        0.01       0.54 f
  U2132/ZN (NAND2_X4)                      0.03       0.56 r
  U2471/ZN (NAND3_X2)                      0.02       0.58 f
  U2593/ZN (NAND2_X4)                      0.03       0.61 r
  U3095/S (FA_X1)                          0.14       0.75 f
  U2571/ZN (OAI211_X4)                     0.05       0.80 r
  U2533/ZN (INV_X8)                        0.01       0.82 f
  U3183/ZN (OAI21_X4)                      0.04       0.86 r
  U1414/ZN (INV_X4)                        0.02       0.88 f
  U1504/ZN (OAI21_X4)                      0.04       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2095/ZN (INV_X16)                       0.01       0.01 f
  U2780/ZN (NAND2_X4)                      0.03       0.03 r
  U2002/ZN (INV_X4)                        0.01       0.04 f
  U2323/ZN (NAND2_X4)                      0.02       0.07 r
  U3057/ZN (NOR3_X4)                       0.02       0.09 f
  U3058/ZN (XNOR2_X2)                      0.06       0.15 f
  U2376/ZN (NAND2_X2)                      0.03       0.18 r
  U2580/ZN (INV_X4)                        0.02       0.20 f
  U3059/ZN (XNOR2_X2)                      0.06       0.26 f
  U1135/ZN (NAND2_X4)                      0.03       0.29 r
  U2736/ZN (NAND2_X4)                      0.02       0.31 f
  U3152/ZN (NAND3_X2)                      0.03       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2037/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U997/ZN (NAND3_X1)                       0.03       0.11 f
  U1251/ZN (NAND2_X2)                      0.03       0.15 r
  U1253/ZN (NAND2_X4)                      0.02       0.16 f
  U2540/ZN (NAND2_X4)                      0.03       0.19 r
  U1953/ZN (INV_X8)                        0.01       0.20 f
  U1827/ZN (INV_X8)                        0.02       0.22 r
  U1332/ZN (NOR2_X4)                       0.02       0.24 f
  U2101/ZN (AOI21_X4)                      0.05       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1016/ZN (INV_X2)                        0.02       0.30 r
  U1213/ZN (NAND2_X2)                      0.01       0.32 f
  U799/ZN (NAND2_X2)                       0.04       0.35 r
  U1473/ZN (INV_X8)                        0.02       0.37 f
  U1671/ZN (NAND2_X4)                      0.02       0.40 r
  U1486/ZN (INV_X8)                        0.02       0.41 f
  U3322/ZN (NAND3_X4)                      0.03       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.68 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U2395/ZN (NAND2_X4)                      0.03       0.98 r
  U3530/ZN (OAI21_X4)                      0.03       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1108/ZN (NAND2_X2)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.68 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U2395/ZN (NAND2_X4)                      0.03       0.98 r
  U3530/ZN (OAI21_X4)                      0.03       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2037/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.56 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2095/ZN (INV_X16)                       0.01       0.01 f
  U2780/ZN (NAND2_X4)                      0.03       0.03 r
  U2002/ZN (INV_X4)                        0.01       0.04 f
  U2323/ZN (NAND2_X4)                      0.02       0.07 r
  U3057/ZN (NOR3_X4)                       0.02       0.09 f
  U3058/ZN (XNOR2_X2)                      0.06       0.15 f
  U2376/ZN (NAND2_X2)                      0.03       0.18 r
  U2580/ZN (INV_X4)                        0.02       0.20 f
  U3059/ZN (XNOR2_X2)                      0.06       0.26 f
  U1135/ZN (NAND2_X4)                      0.03       0.29 r
  U2736/ZN (NAND2_X4)                      0.02       0.31 f
  U3152/ZN (NAND3_X2)                      0.03       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U997/ZN (NAND3_X1)                       0.03       0.11 f
  U1251/ZN (NAND2_X2)                      0.03       0.15 r
  U1253/ZN (NAND2_X4)                      0.02       0.16 f
  U2540/ZN (NAND2_X4)                      0.03       0.19 r
  U1953/ZN (INV_X8)                        0.01       0.20 f
  U1827/ZN (INV_X8)                        0.02       0.22 r
  U1332/ZN (NOR2_X4)                       0.02       0.24 f
  U2101/ZN (AOI21_X4)                      0.05       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.56 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.56 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[10] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[10] (in)                               0.00       0.00 r
  U1519/ZN (INV_X4)                        0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.09 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.32 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.68 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.86 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       1.00 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U2581/ZN (OAI21_X2)                      0.04       0.87 r
  U3550/ZN (XNOR2_X2)                      0.07       0.94 r
  U2636/ZN (NAND2_X4)                      0.02       0.96 f
  U2626/ZN (INV_X8)                        0.02       0.99 r
  U1951/ZN (NOR2_X4)                       0.02       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U1546/ZN (XNOR2_X2)                      0.07       0.95 r
  U1547/ZN (NOR2_X2)                       0.03       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U1795/ZN (NAND2_X4)                      0.02       0.89 f
  U2050/ZN (NAND2_X4)                      0.04       0.93 r
  U2468/ZN (NOR3_X4)                       0.02       0.95 f
  U1555/ZN (OR2_X2)                        0.06       1.01 f
  U1554/ZN (NAND2_X2)                      0.03       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2251/ZN (NAND2_X2)                      0.04       0.42 r
  U3239/ZN (INV_X4)                        0.01       0.43 f
  U2785/ZN (NAND3_X2)                      0.05       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U2832/ZN (NAND3_X4)                      0.03       0.79 f
  U2711/ZN (NAND4_X4)                      0.03       0.82 r
  U2710/ZN (OAI211_X4)                     0.04       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U1847/ZN (NAND2_X4)                      0.04       0.98 r
  U1350/ZN (INV_X4)                        0.01       1.00 f
  U3555/ZN (AOI21_X4)                      0.03       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U1371/ZN (OAI21_X1)                      0.06       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2184/ZN (NAND2_X4)                      0.03       0.45 r
  U2857/ZN (NAND3_X2)                      0.03       0.48 f
  U2756/ZN (NAND2_X2)                      0.03       0.51 r
  U1281/ZN (INV_X4)                        0.02       0.53 f
  U3365/ZN (XNOR2_X2)                      0.06       0.59 f
  U2413/ZN (NAND3_X2)                      0.03       0.62 r
  U2414/ZN (INV_X4)                        0.01       0.64 f
  U1631/ZN (NAND2_X4)                      0.03       0.67 r
  U950/ZN (INV_X4)                         0.02       0.68 f
  U1620/ZN (NOR2_X4)                       0.04       0.72 r
  U3368/ZN (NAND2_X2)                      0.02       0.75 f
  U1523/ZN (OAI21_X4)                      0.04       0.78 r
  U1938/ZN (INV_X4)                        0.01       0.79 f
  U985/ZN (NAND2_X2)                       0.03       0.83 r
  U1239/ZN (INV_X4)                        0.01       0.84 f
  U1237/ZN (NAND2_X4)                      0.02       0.86 r
  U1238/ZN (NAND2_X4)                      0.03       0.89 f
  U785/ZN (NAND3_X1)                       0.06       0.94 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.78 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.85 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1169/ZN (INV_X4)                        0.01       0.72 f
  U2286/ZN (AOI22_X4)                      0.06       0.77 r
  U2358/ZN (AOI21_X4)                      0.03       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U1371/ZN (OAI21_X1)                      0.06       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1169/ZN (INV_X4)                        0.01       0.72 f
  U2286/ZN (AOI22_X4)                      0.06       0.77 r
  U2358/ZN (AOI21_X4)                      0.03       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U1918/ZN (NAND2_X4)                      0.02       0.28 f
  U2778/ZN (NAND2_X4)                      0.03       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3222/ZN (NAND2_X2)                      0.03       0.49 r
  U1451/ZN (NAND2_X4)                      0.02       0.51 f
  U3229/ZN (XNOR2_X2)                      0.06       0.56 r
  U1828/ZN (INV_X4)                        0.02       0.58 f
  U3370/ZN (AOI211_X4)                     0.08       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[11] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[11] (in)                               0.00       0.00 f
  U3149/ZN (NOR2_X4)                       0.03       0.04 r
  U804/ZN (NAND2_X2)                       0.02       0.05 f
  U2770/ZN (NOR3_X2)                       0.07       0.12 r
  U2771/ZN (NAND2_X4)                      0.03       0.15 f
  U3262/ZN (XNOR2_X2)                      0.04       0.19 r
  U2447/ZN (INV_X4)                        0.02       0.21 f
  U2844/ZN (OAI22_X4)                      0.06       0.27 r
  U1358/ZN (INV_X4)                        0.01       0.28 f
  U1355/ZN (NAND2_X4)                      0.03       0.31 r
  U1356/ZN (NAND2_X4)                      0.03       0.34 f
  U1360/ZN (INV_X16)                       0.02       0.36 r
  U1365/ZN (INV_X8)                        0.01       0.37 f
  U2084/ZN (INV_X4)                        0.03       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.89 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.36 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3222/ZN (NAND2_X2)                      0.03       0.49 r
  U1451/ZN (NAND2_X4)                      0.02       0.51 f
  U3229/ZN (XNOR2_X2)                      0.06       0.56 r
  U1828/ZN (INV_X4)                        0.02       0.58 f
  U3370/ZN (AOI211_X4)                     0.08       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1306/ZN (NOR4_X4)                       0.08       0.08 r
  U1052/ZN (NAND2_X4)                      0.03       0.11 f
  U2623/ZN (INV_X8)                        0.02       0.13 r
  U3298/ZN (NAND3_X4)                      0.03       0.16 f
  U3315/ZN (XNOR2_X2)                      0.04       0.20 r
  U3333/ZN (INV_X4)                        0.03       0.23 f
  U2686/ZN (AOI22_X4)                      0.06       0.29 r
  U3317/ZN (XNOR2_X2)                      0.07       0.36 r
  U2006/ZN (NOR2_X2)                       0.02       0.38 f
  U3394/ZN (OAI21_X4)                      0.04       0.43 r
  U808/ZN (INV_X4)                         0.01       0.44 f
  U710/ZN (OAI21_X4)                       0.06       0.50 r
  U2465/ZN (NAND2_X4)                      0.03       0.53 f
  U3409/ZN (OAI21_X4)                      0.05       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.91 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2807/ZN (NAND3_X1)                      0.07       0.78 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2431/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.05 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U1918/ZN (NAND2_X4)                      0.02       0.28 f
  U2778/ZN (NAND2_X4)                      0.03       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U997/ZN (NAND3_X1)                       0.03       0.11 f
  U1251/ZN (NAND2_X2)                      0.03       0.15 r
  U1253/ZN (NAND2_X4)                      0.02       0.16 f
  U2540/ZN (NAND2_X4)                      0.03       0.19 r
  U1953/ZN (INV_X8)                        0.01       0.20 f
  U1827/ZN (INV_X8)                        0.02       0.22 r
  U1332/ZN (NOR2_X4)                       0.02       0.24 f
  U2101/ZN (AOI21_X4)                      0.05       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1926/ZN (NAND2_X1)                      0.04       0.86 r
  U1924/ZN (NAND2_X2)                      0.03       0.89 f
  U2383/ZN (OAI21_X4)                      0.04       0.93 r
  U2468/ZN (NOR3_X4)                       0.02       0.95 f
  U1555/ZN (OR2_X2)                        0.06       1.01 f
  U1554/ZN (NAND2_X2)                      0.03       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.91 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2431/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.05 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.89 r
  U3460/ZN (INV_X4)                        0.02       0.91 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2037/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U951/ZN (INV_X16)                        0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.01       0.02 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2025/ZN (NAND2_X2)                      0.02       0.47 f
  U2536/ZN (NAND2_X4)                      0.03       0.49 r
  U1485/ZN (INV_X8)                        0.02       0.51 f
  U2352/ZN (NAND2_X4)                      0.02       0.53 r
  U2283/ZN (INV_X8)                        0.01       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U3143/ZN (XNOR2_X2)                      0.06       0.20 f
  U3145/ZN (OAI21_X4)                      0.04       0.24 r
  U1388/ZN (INV_X2)                        0.02       0.26 f
  U2189/ZN (NAND2_X4)                      0.02       0.28 r
  U1534/ZN (NAND2_X4)                      0.02       0.30 f
  U1606/ZN (INV_X8)                        0.02       0.32 r
  U1604/ZN (NAND2_X4)                      0.01       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.39 f
  U1613/ZN (NAND2_X4)                      0.03       0.42 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.76 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[4] (in)                                0.00       0.00 f
  U1601/ZN (INV_X16)                       0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.02       0.03 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U1246/ZN (NAND2_X4)                      0.02       0.39 f
  U1248/ZN (INV_X4)                        0.02       0.41 r
  U1247/ZN (NAND3_X4)                      0.03       0.45 f
  U1808/ZN (NAND4_X2)                      0.04       0.48 r
  U807/ZN (INV_X4)                         0.02       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[4] (in)                                0.00       0.00 f
  U1601/ZN (INV_X16)                       0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.02       0.03 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1016/ZN (INV_X2)                        0.02       0.30 r
  U1213/ZN (NAND2_X2)                      0.01       0.32 f
  U799/ZN (NAND2_X2)                       0.04       0.35 r
  U1473/ZN (INV_X8)                        0.02       0.37 f
  U1671/ZN (NAND2_X4)                      0.02       0.40 r
  U1486/ZN (INV_X8)                        0.02       0.41 f
  U3322/ZN (NAND3_X4)                      0.03       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1016/ZN (INV_X2)                        0.02       0.30 r
  U1213/ZN (NAND2_X2)                      0.01       0.32 f
  U799/ZN (NAND2_X2)                       0.04       0.35 r
  U1473/ZN (INV_X8)                        0.02       0.37 f
  U1671/ZN (NAND2_X4)                      0.02       0.40 r
  U1486/ZN (INV_X8)                        0.02       0.41 f
  U3322/ZN (NAND3_X4)                      0.03       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U3408/ZN (NAND2_X2)                      0.04       0.70 r
  U2392/ZN (INV_X4)                        0.02       0.71 f
  U3428/ZN (NAND3_X2)                      0.03       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[10] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[10] (in)                               0.00       0.00 r
  U1519/ZN (INV_X4)                        0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.09 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.32 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.57 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U1823/ZN (NAND2_X2)                      0.02       0.56 f
  U867/ZN (OAI21_X2)                       0.05       0.61 r
  U1104/ZN (INV_X4)                        0.02       0.63 f
  U871/ZN (OAI211_X2)                      0.05       0.68 r
  U872/ZN (INV_X4)                         0.02       0.70 f
  U2429/ZN (NAND2_X4)                      0.03       0.73 r
  U1165/ZN (NAND2_X2)                      0.02       0.75 f
  U1161/ZN (NAND2_X2)                      0.03       0.78 r
  U1163/ZN (NAND2_X4)                      0.02       0.81 f
  U1166/ZN (INV_X4)                        0.03       0.83 r
  U762/ZN (NOR2_X4)                        0.02       0.85 f
  U2801/ZN (NAND4_X4)                      0.04       0.89 r
  U3352/ZN (NAND3_X4)                      0.05       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1672/ZN (OAI21_X4)                      0.03       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.65 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U3143/ZN (XNOR2_X2)                      0.06       0.20 f
  U3145/ZN (OAI21_X4)                      0.04       0.24 r
  U1388/ZN (INV_X2)                        0.02       0.26 f
  U2189/ZN (NAND2_X4)                      0.02       0.28 r
  U1534/ZN (NAND2_X4)                      0.02       0.30 f
  U1606/ZN (INV_X8)                        0.02       0.32 r
  U1604/ZN (NAND2_X4)                      0.01       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.39 f
  U1613/ZN (NAND2_X4)                      0.03       0.42 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.76 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.68 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U1847/ZN (NAND2_X4)                      0.04       0.98 r
  U1350/ZN (INV_X4)                        0.01       1.00 f
  U3555/ZN (AOI21_X4)                      0.03       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U1168/ZN (NAND2_X4)                      0.02       0.39 f
  U2717/ZN (NAND2_X4)                      0.03       0.43 r
  U2639/ZN (INV_X8)                        0.01       0.44 f
  U2785/ZN (NAND3_X2)                      0.04       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.57 f
  U1637/ZN (NAND2_X4)                      0.03       0.60 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.77 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.89 f
  U1020/ZN (INV_X4)                        0.02       0.91 r
  U3458/ZN (OAI21_X4)                      0.02       0.93 f
  U3459/ZN (NAND3_X4)                      0.02       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U1546/ZN (XNOR2_X2)                      0.07       0.95 r
  U1547/ZN (NOR2_X2)                       0.03       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[10] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[10] (in)                               0.00       0.00 r
  U1519/ZN (INV_X4)                        0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.09 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.32 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1227/ZN (INV_X4)                        0.02       0.44 f
  U2503/ZN (OAI21_X4)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.91 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.96 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[6] (in)                                0.00       0.00 f
  U2060/ZN (INV_X32)                       0.01       0.01 r
  U2059/ZN (NAND2_X4)                      0.02       0.03 f
  U2731/ZN (INV_X8)                        0.02       0.05 r
  U2730/ZN (NAND2_X4)                      0.02       0.06 f
  U1030/ZN (INV_X2)                        0.02       0.08 r
  U2092/ZN (NAND3_X2)                      0.03       0.11 f
  U3119/ZN (OAI21_X4)                      0.06       0.17 r
  U1319/ZN (NAND3_X4)                      0.03       0.19 f
  U1922/ZN (NAND2_X4)                      0.03       0.23 r
  U2083/ZN (INV_X8)                        0.02       0.24 f
  U2828/ZN (NAND2_X4)                      0.03       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.56 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2251/ZN (NAND2_X2)                      0.04       0.42 r
  U3239/ZN (INV_X4)                        0.01       0.43 f
  U2578/ZN (NAND2_X2)                      0.04       0.47 r
  U1311/ZN (NAND2_X4)                      0.03       0.50 f
  U1664/ZN (NAND2_X4)                      0.03       0.53 r
  U775/ZN (XNOR2_X1)                       0.09       0.62 r
  U3434/ZN (OAI211_X2)                     0.03       0.65 f
  U1625/ZN (NAND3_X2)                      0.04       0.69 r
  U2234/ZN (NAND2_X4)                      0.03       0.72 f
  U2796/ZN (INV_X8)                        0.02       0.74 r
  U1034/ZN (NAND2_X2)                      0.02       0.76 f
  U2638/ZN (NAND4_X4)                      0.04       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.65 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[10] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[10] (in)                               0.00       0.00 r
  U1519/ZN (INV_X4)                        0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.09 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.32 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1325/ZN (INV_X4)                        0.01       0.64 f
  U1848/ZN (INV_X4)                        0.02       0.66 r
  U2449/ZN (NAND2_X4)                      0.02       0.68 f
  U3403/ZN (NAND3_X2)                      0.04       0.73 r
  U1194/ZN (NOR2_X4)                       0.02       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.35 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2696/ZN (NOR2_X4)                       0.02       0.45 f
  U2750/ZN (NAND2_X4)                      0.04       0.49 r
  U2753/ZN (NAND2_X4)                      0.03       0.52 f
  U877/ZN (INV_X4)                         0.02       0.54 r
  U3479/ZN (NOR2_X4)                       0.01       0.55 f
  U2451/ZN (OAI21_X4)                      0.03       0.58 r
  U2621/ZN (NAND2_X4)                      0.02       0.61 f
  U2441/ZN (INV_X8)                        0.02       0.63 r
  U3482/ZN (XNOR2_X2)                      0.06       0.69 r
  U2397/ZN (XNOR2_X2)                      0.07       0.76 r
  U3483/ZN (XNOR2_X2)                      0.08       0.84 r
  U3545/ZN (XNOR2_X2)                      0.08       0.92 r
  U3546/ZN (NAND2_X2)                      0.03       0.95 f
  U3547/ZN (INV_X4)                        0.03       0.97 r
  U3548/ZN (NOR2_X4)                       0.02       0.99 f
  U3552/ZN (NOR3_X4)                       0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.02       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[11] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[11] (in)                               0.00       0.00 f
  U3149/ZN (NOR2_X4)                       0.03       0.04 r
  U804/ZN (NAND2_X2)                       0.02       0.05 f
  U2770/ZN (NOR3_X2)                       0.07       0.12 r
  U2771/ZN (NAND2_X4)                      0.03       0.15 f
  U3262/ZN (XNOR2_X2)                      0.04       0.19 r
  U2447/ZN (INV_X4)                        0.02       0.21 f
  U2844/ZN (OAI22_X4)                      0.06       0.27 r
  U1358/ZN (INV_X4)                        0.01       0.28 f
  U1355/ZN (NAND2_X4)                      0.03       0.31 r
  U1356/ZN (NAND2_X4)                      0.03       0.34 f
  U1360/ZN (INV_X16)                       0.02       0.36 r
  U1365/ZN (INV_X8)                        0.01       0.37 f
  U2084/ZN (INV_X4)                        0.03       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.91 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U973/ZN (OAI21_X2)                       0.04       1.08 r
  U976/ZN (NAND2_X2)                       0.02       1.10 f
  U2214/ZN (NAND2_X2)                      0.02       1.12 r
  result[33] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U1677/ZN (NAND3_X2)                      0.02       0.11 f
  U1254/ZN (INV_X4)                        0.02       0.13 r
  U1252/ZN (NAND2_X4)                      0.01       0.14 f
  U1253/ZN (NAND2_X4)                      0.03       0.17 r
  U2540/ZN (NAND2_X4)                      0.02       0.19 f
  U1769/ZN (NAND2_X2)                      0.06       0.24 r
  U2470/ZN (NAND4_X4)                      0.03       0.28 f
  U3153/ZN (NOR2_X4)                       0.04       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.64 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2857/ZN (NAND3_X2)                      0.05       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3323/ZN (XNOR2_X2)                      0.07       0.60 r
  U2292/ZN (INV_X8)                        0.02       0.62 f
  U2837/ZN (NAND2_X4)                      0.03       0.65 r
  U1936/ZN (INV_X4)                        0.02       0.66 f
  U1634/ZN (NOR3_X4)                       0.05       0.71 r
  U3494/ZN (OAI21_X4)                      0.03       0.74 f
  U2100/ZN (INV_X8)                        0.02       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U744/ZN (XNOR2_X1)                       0.08       0.96 r
  U2104/ZN (AOI21_X2)                      0.03       0.99 f
  U1159/ZN (NAND4_X2)                      0.06       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U2682/ZN (OAI21_X4)                      0.05       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2195/ZN (INV_X2)                        0.03       0.47 r
  U3263/ZN (OAI21_X4)                      0.02       0.49 f
  U3303/ZN (XNOR2_X2)                      0.07       0.55 f
  U1731/ZN (NAND2_X4)                      0.04       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[6] (in)                                0.00       0.00 f
  U2060/ZN (INV_X32)                       0.01       0.01 r
  U2059/ZN (NAND2_X4)                      0.02       0.03 f
  U2731/ZN (INV_X8)                        0.02       0.05 r
  U2730/ZN (NAND2_X4)                      0.02       0.06 f
  U1030/ZN (INV_X2)                        0.02       0.08 r
  U2092/ZN (NAND3_X2)                      0.03       0.11 f
  U3119/ZN (OAI21_X4)                      0.06       0.17 r
  U1319/ZN (NAND3_X4)                      0.03       0.19 f
  U1922/ZN (NAND2_X4)                      0.03       0.23 r
  U2083/ZN (INV_X8)                        0.02       0.24 f
  U2828/ZN (NAND2_X4)                      0.03       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U948/ZN (AND2_X2)                        0.05       0.76 f
  U2358/ZN (AOI21_X4)                      0.04       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1169/ZN (INV_X4)                        0.01       0.72 f
  U2286/ZN (AOI22_X4)                      0.06       0.77 r
  U2358/ZN (AOI21_X4)                      0.03       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2431/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.05 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2143/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U2209/ZN (NAND2_X4)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U1795/ZN (NAND2_X4)                      0.02       0.89 f
  U2050/ZN (NAND2_X4)                      0.04       0.93 r
  U2468/ZN (NOR3_X4)                       0.02       0.95 f
  U1555/ZN (OR2_X2)                        0.06       1.01 f
  U1554/ZN (NAND2_X2)                      0.03       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.89 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2879/ZN (NAND2_X4)                      0.03       0.62 f
  U766/ZN (INV_X8)                         0.03       0.65 r
  U2406/ZN (NAND2_X2)                      0.02       0.66 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.36 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U1677/ZN (NAND3_X2)                      0.02       0.11 f
  U1254/ZN (INV_X4)                        0.02       0.13 r
  U1252/ZN (NAND2_X4)                      0.01       0.14 f
  U1253/ZN (NAND2_X4)                      0.03       0.17 r
  U2540/ZN (NAND2_X4)                      0.02       0.19 f
  U1769/ZN (NAND2_X2)                      0.06       0.24 r
  U2470/ZN (NAND4_X4)                      0.03       0.28 f
  U3153/ZN (NOR2_X4)                       0.04       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U1505/ZN (NAND2_X2)                      0.04       0.14 r
  U776/ZN (NAND2_X2)                       0.02       0.16 f
  U818/ZN (INV_X4)                         0.02       0.19 r
  U2787/ZN (NAND3_X4)                      0.02       0.21 f
  U2755/ZN (NAND2_X4)                      0.03       0.24 r
  U704/ZN (INV_X4)                         0.01       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.91 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.08 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1672/ZN (OAI21_X4)                      0.03       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.64 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U2271/ZN (NAND2_X4)                      0.04       0.45 r
  U2341/ZN (XNOR2_X2)                      0.08       0.53 r
  U1021/ZN (NAND2_X4)                      0.03       0.56 f
  U2863/ZN (NAND2_X4)                      0.03       0.59 r
  U1977/ZN (INV_X4)                        0.02       0.60 f
  U3370/ZN (AOI211_X4)                     0.05       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.77 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.89 f
  U1020/ZN (INV_X4)                        0.02       0.91 r
  U3458/ZN (OAI21_X4)                      0.02       0.93 f
  U3459/ZN (NAND3_X4)                      0.02       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U1546/ZN (XNOR2_X2)                      0.07       0.95 r
  U1547/ZN (NOR2_X2)                       0.03       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1227/ZN (INV_X4)                        0.02       0.44 f
  U2503/ZN (OAI21_X4)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U997/ZN (NAND3_X1)                       0.03       0.11 f
  U1251/ZN (NAND2_X2)                      0.03       0.15 r
  U1253/ZN (NAND2_X4)                      0.02       0.16 f
  U2540/ZN (NAND2_X4)                      0.03       0.19 r
  U1953/ZN (INV_X8)                        0.01       0.20 f
  U1031/ZN (AOI22_X2)                      0.07       0.27 r
  U1535/ZN (NAND2_X4)                      0.02       0.29 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U877/ZN (INV_X4)                         0.01       0.55 f
  U3479/ZN (NOR2_X4)                       0.03       0.57 r
  U2451/ZN (OAI21_X4)                      0.02       0.59 f
  U2621/ZN (NAND2_X4)                      0.03       0.63 r
  U2441/ZN (INV_X8)                        0.01       0.64 f
  U3482/ZN (XNOR2_X2)                      0.06       0.70 f
  U2397/ZN (XNOR2_X2)                      0.07       0.77 f
  U3483/ZN (XNOR2_X2)                      0.07       0.84 f
  U3545/ZN (XNOR2_X2)                      0.07       0.91 f
  U2709/ZN (INV_X2)                        0.03       0.94 r
  U1454/ZN (NOR2_X4)                       0.02       0.95 f
  U3559/ZN (NOR2_X4)                       0.04       0.99 r
  U1951/ZN (NOR2_X4)                       0.01       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.89 r
  U3460/ZN (INV_X4)                        0.02       0.91 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U951/ZN (INV_X16)                        0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.01       0.02 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2143/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1017/ZN (NAND2_X2)                      0.04       0.33 r
  U717/ZN (OAI21_X4)                       0.03       0.36 f
  U716/ZN (INV_X8)                         0.02       0.38 r
  U652/ZN (NAND2_X2)                       0.02       0.40 f
  U654/ZN (INV_X4)                         0.01       0.42 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.89 r
  U3460/ZN (INV_X4)                        0.02       0.91 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1672/ZN (OAI21_X4)                      0.03       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1707/ZN (NAND3_X2)                      0.03       0.73 f
  U2401/ZN (OAI221_X4)                     0.06       0.79 r
  U3452/ZN (XNOR2_X2)                      0.08       0.87 r
  U1861/ZN (NAND2_X2)                      0.03       0.90 f
  U1681/ZN (NOR3_X4)                       0.06       0.96 r
  U3454/ZN (AOI21_X4)                      0.03       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U2459/ZN (NAND3_X2)                      0.02       0.16 f
  U2201/ZN (NOR2_X2)                       0.04       0.19 r
  U2598/ZN (NAND2_X4)                      0.03       0.22 f
  U2150/ZN (INV_X8)                        0.02       0.24 r
  U2330/ZN (NAND2_X4)                      0.02       0.26 f
  U3388/ZN (NAND2_X2)                      0.03       0.29 r
  U2619/ZN (NAND2_X4)                      0.03       0.32 f
  U2509/ZN (OAI22_X4)                      0.07       0.39 r
  U1010/ZN (INV_X8)                        0.02       0.40 f
  U3391/ZN (XNOR2_X2)                      0.06       0.46 f
  U3392/ZN (INV_X4)                        0.02       0.49 r
  U3393/ZN (XNOR2_X2)                      0.06       0.55 r
  U2442/ZN (XNOR2_X2)                      0.08       0.62 r
  U2707/ZN (INV_X8)                        0.02       0.64 f
  U2652/ZN (INV_X8)                        0.02       0.66 r
  U1056/ZN (INV_X4)                        0.01       0.67 f
  U2568/ZN (NAND2_X4)                      0.04       0.71 r
  U1786/ZN (INV_X4)                        0.01       0.73 f
  U2233/ZN (AOI211_X4)                     0.07       0.79 r
  U2627/ZN (NAND3_X2)                      0.03       0.82 f
  U3525/ZN (NAND2_X2)                      0.04       0.87 r
  U2118/ZN (INV_X4)                        0.01       0.88 f
  U1257/ZN (NAND2_X4)                      0.02       0.90 r
  U1499/ZN (NAND2_X4)                      0.03       0.92 f
  U3526/ZN (NOR3_X4)                       0.04       0.97 r
  U2082/ZN (INV_X2)                        0.01       0.98 f
  U1274/ZN (NAND3_X2)                      0.04       1.02 r
  U2473/ZN (NAND2_X4)                      0.02       1.04 f
  U3528/ZN (OAI21_X4)                      0.03       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U951/ZN (INV_X16)                        0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.01       0.02 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1325/ZN (INV_X4)                        0.01       0.64 f
  U1848/ZN (INV_X4)                        0.02       0.66 r
  U2449/ZN (NAND2_X4)                      0.02       0.68 f
  U3403/ZN (NAND3_X2)                      0.04       0.73 r
  U1194/ZN (NOR2_X4)                       0.02       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2857/ZN (NAND3_X2)                      0.05       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3323/ZN (XNOR2_X2)                      0.07       0.60 r
  U2292/ZN (INV_X8)                        0.02       0.62 f
  U2837/ZN (NAND2_X4)                      0.03       0.65 r
  U1936/ZN (INV_X4)                        0.02       0.66 f
  U1634/ZN (NOR3_X4)                       0.05       0.71 r
  U3494/ZN (OAI21_X4)                      0.03       0.74 f
  U2100/ZN (INV_X8)                        0.02       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U2581/ZN (OAI21_X2)                      0.04       0.87 r
  U3550/ZN (XNOR2_X2)                      0.07       0.94 r
  U2636/ZN (NAND2_X4)                      0.02       0.96 f
  U2626/ZN (INV_X8)                        0.02       0.99 r
  U1951/ZN (NOR2_X4)                       0.02       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[6] (in)                                0.00       0.00 f
  U2060/ZN (INV_X32)                       0.01       0.01 r
  U2059/ZN (NAND2_X4)                      0.02       0.03 f
  U2731/ZN (INV_X8)                        0.02       0.05 r
  U2730/ZN (NAND2_X4)                      0.02       0.06 f
  U1030/ZN (INV_X2)                        0.02       0.08 r
  U2092/ZN (NAND3_X2)                      0.03       0.11 f
  U3119/ZN (OAI21_X4)                      0.06       0.17 r
  U1319/ZN (NAND3_X4)                      0.03       0.19 f
  U1922/ZN (NAND2_X4)                      0.03       0.23 r
  U2083/ZN (INV_X8)                        0.02       0.24 f
  U2828/ZN (NAND2_X4)                      0.03       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2143/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U3143/ZN (XNOR2_X2)                      0.06       0.20 f
  U3145/ZN (OAI21_X4)                      0.04       0.24 r
  U1388/ZN (INV_X2)                        0.02       0.26 f
  U2189/ZN (NAND2_X4)                      0.02       0.28 r
  U1534/ZN (NAND2_X4)                      0.02       0.30 f
  U1606/ZN (INV_X8)                        0.02       0.32 r
  U1604/ZN (NAND2_X4)                      0.01       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.39 f
  U1613/ZN (NAND2_X4)                      0.03       0.42 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.76 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1926/ZN (NAND2_X1)                      0.04       0.86 r
  U1924/ZN (NAND2_X2)                      0.03       0.89 f
  U2383/ZN (OAI21_X4)                      0.04       0.93 r
  U2468/ZN (NOR3_X4)                       0.02       0.95 f
  U1555/ZN (OR2_X2)                        0.06       1.01 f
  U1554/ZN (NAND2_X2)                      0.03       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1016/ZN (INV_X2)                        0.02       0.30 r
  U1213/ZN (NAND2_X2)                      0.01       0.32 f
  U799/ZN (NAND2_X2)                       0.04       0.35 r
  U1473/ZN (INV_X8)                        0.02       0.37 f
  U1671/ZN (NAND2_X4)                      0.02       0.40 r
  U1486/ZN (INV_X8)                        0.02       0.41 f
  U3322/ZN (NAND3_X4)                      0.03       0.44 r
  U2696/ZN (NOR2_X4)                       0.02       0.46 f
  U2750/ZN (NAND2_X4)                      0.04       0.49 r
  U2013/ZN (NAND3_X2)                      0.03       0.52 f
  U2607/ZN (NAND2_X4)                      0.03       0.55 r
  U1696/ZN (XNOR2_X2)                      0.07       0.62 r
  U1695/ZN (INV_X8)                        0.03       0.65 f
  U2411/ZN (NAND2_X4)                      0.03       0.68 r
  U3493/ZN (INV_X4)                        0.01       0.69 f
  U3494/ZN (OAI21_X4)                      0.04       0.73 r
  U2100/ZN (INV_X8)                        0.01       0.75 f
  U3520/ZN (NAND3_X2)                      0.05       0.80 r
  U2131/ZN (NAND2_X4)                      0.02       0.82 f
  U749/ZN (INV_X4)                         0.02       0.85 r
  U2581/ZN (OAI21_X2)                      0.02       0.87 f
  U3550/ZN (XNOR2_X2)                      0.07       0.94 f
  U2636/ZN (NAND2_X4)                      0.03       0.96 r
  U2626/ZN (INV_X8)                        0.02       0.98 f
  U3552/ZN (NOR3_X4)                       0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.02       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U1246/ZN (NAND2_X4)                      0.02       0.39 f
  U1248/ZN (INV_X4)                        0.02       0.41 r
  U1247/ZN (NAND3_X4)                      0.03       0.45 f
  U1808/ZN (NAND4_X2)                      0.04       0.48 r
  U807/ZN (INV_X4)                         0.02       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U3408/ZN (NAND2_X2)                      0.04       0.70 r
  U2392/ZN (INV_X4)                        0.02       0.71 f
  U3428/ZN (NAND3_X2)                      0.03       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U744/ZN (XNOR2_X1)                       0.08       0.96 r
  U2104/ZN (AOI21_X2)                      0.03       0.99 f
  U1159/ZN (NAND4_X2)                      0.06       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1017/ZN (NAND2_X2)                      0.04       0.33 r
  U717/ZN (OAI21_X4)                       0.03       0.36 f
  U716/ZN (INV_X8)                         0.02       0.38 r
  U652/ZN (NAND2_X2)                       0.02       0.40 f
  U654/ZN (INV_X4)                         0.01       0.42 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.07 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U3408/ZN (NAND2_X2)                      0.04       0.70 r
  U2392/ZN (INV_X4)                        0.02       0.71 f
  U3428/ZN (NAND3_X2)                      0.03       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[10] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[10] (in)                               0.00       0.00 r
  U1519/ZN (INV_X4)                        0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.09 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.32 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.57 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1707/ZN (NAND3_X2)                      0.03       0.73 f
  U2401/ZN (OAI221_X4)                     0.06       0.79 r
  U3452/ZN (XNOR2_X2)                      0.08       0.87 r
  U1471/ZN (INV_X4)                        0.01       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U2832/ZN (NAND3_X4)                      0.03       0.79 f
  U2711/ZN (NAND4_X4)                      0.03       0.82 r
  U2710/ZN (OAI211_X4)                     0.04       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U2395/ZN (NAND2_X4)                      0.03       0.98 r
  U3530/ZN (OAI21_X4)                      0.03       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.56 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.68 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.86 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       0.99 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U1131/ZN (NAND3_X2)                      0.03       0.49 r
  U1451/ZN (NAND2_X4)                      0.02       0.51 f
  U3237/ZN (XNOR2_X2)                      0.05       0.56 r
  U1442/ZN (INV_X8)                        0.02       0.58 f
  U1829/ZN (INV_X8)                        0.02       0.60 r
  U1323/ZN (NAND2_X2)                      0.02       0.62 f
  U3312/ZN (NOR3_X4)                       0.03       0.65 r
  U2322/ZN (NAND2_X4)                      0.02       0.68 f
  U2606/ZN (INV_X8)                        0.02       0.70 r
  U2264/ZN (NAND3_X4)                      0.02       0.72 f
  U3448/ZN (AOI21_X4)                      0.05       0.77 r
  U2027/ZN (NAND2_X4)                      0.02       0.79 f
  U2363/ZN (NAND2_X4)                      0.03       0.82 r
  U2829/ZN (NAND2_X4)                      0.02       0.84 f
  U2672/ZN (NAND2_X2)                      0.03       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1034/ZN (NAND2_X2)                      0.04       0.76 r
  U2638/ZN (NAND4_X4)                      0.03       0.79 f
  U2410/ZN (NAND2_X2)                      0.05       0.84 r
  U1456/ZN (INV_X4)                        0.01       0.85 f
  U2326/ZN (NAND2_X2)                      0.03       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.81 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2251/ZN (NAND2_X2)                      0.04       0.42 r
  U3239/ZN (INV_X4)                        0.01       0.43 f
  U2578/ZN (NAND2_X2)                      0.04       0.47 r
  U1311/ZN (NAND2_X4)                      0.03       0.50 f
  U1664/ZN (NAND2_X4)                      0.03       0.53 r
  U775/ZN (XNOR2_X1)                       0.09       0.62 r
  U3434/ZN (OAI211_X2)                     0.03       0.65 f
  U1625/ZN (NAND3_X2)                      0.04       0.69 r
  U2234/ZN (NAND2_X4)                      0.03       0.72 f
  U2796/ZN (INV_X8)                        0.02       0.74 r
  U1034/ZN (NAND2_X2)                      0.02       0.76 f
  U2638/ZN (NAND4_X4)                      0.04       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2025/ZN (NAND2_X2)                      0.02       0.47 f
  U2536/ZN (NAND2_X4)                      0.03       0.49 r
  U1485/ZN (INV_X8)                        0.02       0.51 f
  U2352/ZN (NAND2_X4)                      0.02       0.53 r
  U2283/ZN (INV_X8)                        0.01       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.67 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1325/ZN (INV_X4)                        0.01       0.64 f
  U1848/ZN (INV_X4)                        0.02       0.66 r
  U2449/ZN (NAND2_X4)                      0.02       0.68 f
  U3403/ZN (NAND3_X2)                      0.04       0.73 r
  U1194/ZN (NOR2_X4)                       0.02       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2807/ZN (NAND3_X1)                      0.07       0.78 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U965/Z (CLKBUF_X3)                       0.06       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1672/ZN (OAI21_X4)                      0.03       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1707/ZN (NAND3_X2)                      0.03       0.73 f
  U2401/ZN (OAI221_X4)                     0.06       0.79 r
  U3452/ZN (XNOR2_X2)                      0.08       0.87 r
  U1861/ZN (NAND2_X2)                      0.03       0.90 f
  U1681/ZN (NOR3_X4)                       0.06       0.96 r
  U3454/ZN (AOI21_X4)                      0.03       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2898/ZN (NOR2_X4)                       0.03       0.04 r
  U2501/ZN (NAND2_X4)                      0.02       0.06 f
  U2575/ZN (NAND2_X4)                      0.04       0.10 r
  U2398/ZN (NAND3_X4)                      0.03       0.13 f
  U2757/ZN (NAND2_X4)                      0.04       0.17 r
  U1986/ZN (NAND2_X4)                      0.03       0.19 f
  U2256/ZN (INV_X8)                        0.02       0.21 r
  U2758/ZN (NAND2_X4)                      0.02       0.23 f
  U1187/ZN (NAND2_X4)                      0.02       0.26 r
  U1058/ZN (NAND2_X4)                      0.02       0.27 f
  U1533/ZN (NAND3_X2)                      0.04       0.31 r
  U1961/ZN (INV_X4)                        0.01       0.32 f
  U1958/ZN (NAND2_X4)                      0.03       0.35 r
  U1959/ZN (NAND2_X4)                      0.02       0.37 f
  U2086/ZN (XNOR2_X2)                      0.06       0.43 f
  U2708/ZN (INV_X8)                        0.03       0.46 r
  U746/ZN (INV_X16)                        0.01       0.47 f
  U2982/ZN (NAND3_X4)                      0.02       0.50 r
  U2842/ZN (NAND4_X4)                      0.03       0.53 f
  U2132/ZN (NAND2_X4)                      0.03       0.56 r
  U2471/ZN (NAND3_X2)                      0.02       0.58 f
  U2593/ZN (NAND2_X4)                      0.03       0.61 r
  U3095/S (FA_X1)                          0.14       0.75 f
  U2571/ZN (OAI211_X4)                     0.05       0.80 r
  U2533/ZN (INV_X8)                        0.01       0.82 f
  U3183/ZN (OAI21_X4)                      0.04       0.86 r
  U1414/ZN (INV_X4)                        0.02       0.88 f
  U1504/ZN (OAI21_X4)                      0.04       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U2682/ZN (OAI21_X4)                      0.05       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2578/ZN (NAND2_X2)                      0.05       0.47 r
  U2425/ZN (NAND2_X4)                      0.02       0.49 f
  U1928/ZN (NAND2_X4)                      0.03       0.53 r
  U1817/ZN (XNOR2_X2)                      0.07       0.59 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2095/ZN (INV_X16)                       0.01       0.01 f
  U2780/ZN (NAND2_X4)                      0.03       0.03 r
  U2002/ZN (INV_X4)                        0.01       0.04 f
  U2323/ZN (NAND2_X4)                      0.02       0.07 r
  U3057/ZN (NOR3_X4)                       0.02       0.09 f
  U3058/ZN (XNOR2_X2)                      0.06       0.15 f
  U2376/ZN (NAND2_X2)                      0.03       0.18 r
  U2580/ZN (INV_X4)                        0.02       0.20 f
  U3059/ZN (XNOR2_X2)                      0.06       0.26 f
  U1135/ZN (NAND2_X4)                      0.03       0.29 r
  U2736/ZN (NAND2_X4)                      0.02       0.31 f
  U3152/ZN (NAND3_X2)                      0.03       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.68 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U1847/ZN (NAND2_X4)                      0.04       0.98 r
  U1350/ZN (INV_X4)                        0.01       1.00 f
  U3555/ZN (AOI21_X4)                      0.03       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1672/ZN (OAI21_X4)                      0.03       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1169/ZN (INV_X4)                        0.01       0.72 f
  U2286/ZN (AOI22_X4)                      0.06       0.77 r
  U2358/ZN (AOI21_X4)                      0.03       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.68 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U1847/ZN (NAND2_X4)                      0.04       0.98 r
  U1350/ZN (INV_X4)                        0.01       1.00 f
  U3555/ZN (AOI21_X4)                      0.03       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2143/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.89 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U2209/ZN (NAND2_X4)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U948/ZN (AND2_X2)                        0.05       0.76 f
  U2358/ZN (AOI21_X4)                      0.04       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.36 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[12] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[12] (in)                               0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.06 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.12 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.54 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.89 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.96 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U1971/ZN (NAND2_X2)                      0.03       0.07 r
  U2555/ZN (INV_X4)                        0.01       0.08 f
  U2015/ZN (NAND2_X2)                      0.03       0.12 r
  U2752/ZN (NOR3_X4)                       0.02       0.14 f
  U2845/ZN (OAI21_X4)                      0.05       0.18 r
  U3167/ZN (OAI21_X4)                      0.04       0.22 f
  U2551/ZN (AOI21_X2)                      0.07       0.29 r
  U3220/ZN (OAI21_X4)                      0.04       0.32 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2879/ZN (NAND2_X4)                      0.03       0.62 f
  U766/ZN (INV_X8)                         0.03       0.65 r
  U2406/ZN (NAND2_X2)                      0.02       0.66 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.36 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U2271/ZN (NAND2_X4)                      0.04       0.45 r
  U2341/ZN (XNOR2_X2)                      0.08       0.53 r
  U1021/ZN (NAND2_X4)                      0.03       0.56 f
  U2863/ZN (NAND2_X4)                      0.03       0.59 r
  U1977/ZN (INV_X4)                        0.02       0.60 f
  U3370/ZN (AOI211_X4)                     0.05       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U1582/ZN (NAND2_X4)                      0.02       0.12 r
  U1583/ZN (XNOR2_X2)                      0.07       0.19 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.39 f
  U1613/ZN (NAND2_X4)                      0.03       0.42 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.76 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2095/ZN (INV_X16)                       0.01       0.01 f
  U2780/ZN (NAND2_X4)                      0.03       0.03 r
  U2002/ZN (INV_X4)                        0.01       0.04 f
  U2323/ZN (NAND2_X4)                      0.02       0.07 r
  U3057/ZN (NOR3_X4)                       0.02       0.09 f
  U3058/ZN (XNOR2_X2)                      0.06       0.15 f
  U2376/ZN (NAND2_X2)                      0.03       0.18 r
  U2580/ZN (INV_X4)                        0.02       0.20 f
  U3059/ZN (XNOR2_X2)                      0.06       0.26 f
  U1135/ZN (NAND2_X4)                      0.03       0.29 r
  U2736/ZN (NAND2_X4)                      0.02       0.31 f
  U3152/ZN (NAND3_X2)                      0.03       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U2271/ZN (NAND2_X4)                      0.04       0.45 r
  U2341/ZN (XNOR2_X2)                      0.08       0.53 r
  U1021/ZN (NAND2_X4)                      0.03       0.56 f
  U2863/ZN (NAND2_X4)                      0.03       0.59 r
  U1977/ZN (INV_X4)                        0.02       0.60 f
  U3370/ZN (AOI211_X4)                     0.05       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U2581/ZN (OAI21_X2)                      0.04       0.87 r
  U3550/ZN (XNOR2_X2)                      0.07       0.94 r
  U2636/ZN (NAND2_X4)                      0.02       0.96 f
  U2626/ZN (INV_X8)                        0.02       0.99 r
  U1951/ZN (NOR2_X4)                       0.02       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U3408/ZN (NAND2_X2)                      0.04       0.70 r
  U2392/ZN (INV_X4)                        0.02       0.71 f
  U3428/ZN (NAND3_X2)                      0.03       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3191/ZN (NOR3_X4)                       0.04       0.60 r
  U2130/ZN (NOR2_X2)                       0.02       0.62 f
  U3192/ZN (OAI211_X2)                     0.05       0.67 r
  U3209/ZN (NAND2_X2)                      0.03       0.70 f
  U3210/ZN (NAND2_X2)                      0.04       0.74 r
  U986/ZN (NAND2_X1)                       0.03       0.77 f
  U1288/ZN (NAND2_X4)                      0.04       0.81 r
  U1079/ZN (NAND2_X4)                      0.02       0.83 f
  U2801/ZN (NAND4_X4)                      0.06       0.89 r
  U3352/ZN (NAND3_X4)                      0.05       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1614/ZN (NAND2_X4)                      0.04       0.44 r
  U2463/ZN (NAND2_X4)                      0.02       0.46 f
  U2658/ZN (OAI21_X4)                      0.04       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U1704/ZN (NAND2_X2)                      0.03       0.51 r
  U1636/ZN (XNOR2_X2)                      0.06       0.57 r
  U1635/ZN (INV_X4)                        0.02       0.60 f
  U1632/ZN (INV_X16)                       0.02       0.62 r
  U1074/ZN (INV_X16)                       0.02       0.63 f
  U2273/ZN (NAND2_X4)                      0.03       0.66 r
  U1750/ZN (NAND2_X2)                      0.03       0.69 f
  U1620/ZN (NOR2_X4)                       0.04       0.72 r
  U3368/ZN (NAND2_X2)                      0.02       0.75 f
  U1523/ZN (OAI21_X4)                      0.04       0.78 r
  U1938/ZN (INV_X4)                        0.01       0.79 f
  U985/ZN (NAND2_X2)                       0.03       0.83 r
  U1239/ZN (INV_X4)                        0.01       0.84 f
  U1237/ZN (NAND2_X4)                      0.02       0.86 r
  U1238/ZN (NAND2_X4)                      0.03       0.89 f
  U785/ZN (NAND3_X1)                       0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1325/ZN (INV_X4)                        0.01       0.65 f
  U1848/ZN (INV_X4)                        0.02       0.66 r
  U2449/ZN (NAND2_X4)                      0.02       0.69 f
  U3403/ZN (NAND3_X2)                      0.04       0.73 r
  U1194/ZN (NOR2_X4)                       0.02       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.81 r
  U1933/ZN (NAND2_X2)                      0.03       0.84 f
  U1051/ZN (NAND2_X4)                      0.03       0.87 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.90 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U1246/ZN (NAND2_X4)                      0.02       0.39 f
  U1248/ZN (INV_X4)                        0.02       0.41 r
  U1247/ZN (NAND3_X4)                      0.03       0.45 f
  U1808/ZN (NAND4_X2)                      0.04       0.48 r
  U807/ZN (INV_X4)                         0.02       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U2221/ZN (NAND4_X2)                      0.06       0.82 r
  U3554/ZN (OAI21_X4)                      0.03       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.91 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U997/ZN (NAND3_X1)                       0.03       0.11 f
  U1251/ZN (NAND2_X2)                      0.03       0.15 r
  U1253/ZN (NAND2_X4)                      0.02       0.16 f
  U2540/ZN (NAND2_X4)                      0.03       0.19 r
  U1953/ZN (INV_X8)                        0.01       0.20 f
  U1031/ZN (AOI22_X2)                      0.07       0.27 r
  U1535/ZN (NAND2_X4)                      0.02       0.29 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[14] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[14] (in)                               0.00       0.00 f
  U2154/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.01       0.02 f
  U2153/ZN (INV_X4)                        0.02       0.04 r
  U1450/ZN (NAND3_X4)                      0.03       0.07 f
  U1443/ZN (NOR2_X4)                       0.03       0.10 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.17 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U1168/ZN (NAND2_X4)                      0.02       0.39 f
  U2717/ZN (NAND2_X4)                      0.03       0.42 r
  U2639/ZN (INV_X8)                        0.01       0.44 f
  U2785/ZN (NAND3_X2)                      0.04       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U1042/ZN (NAND2_X2)                      0.03       0.26 r
  U768/ZN (NAND2_X4)                       0.02       0.28 f
  U3220/ZN (OAI21_X4)                      0.05       0.33 r
  U1615/ZN (INV_X4)                        0.01       0.34 f
  U1605/ZN (OAI21_X4)                      0.03       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.39 f
  U1613/ZN (NAND2_X4)                      0.03       0.42 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.76 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[4] (in)                                0.00       0.00 f
  U1601/ZN (INV_X16)                       0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.02       0.03 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3120/ZN (XNOR2_X2)                      0.06       0.16 f
  U2462/ZN (NAND2_X4)                      0.03       0.19 r
  U1193/ZN (INV_X8)                        0.01       0.21 f
  U1192/ZN (NOR2_X4)                       0.02       0.23 r
  U2828/ZN (NAND2_X4)                      0.02       0.25 f
  U2625/ZN (NAND2_X4)                      0.03       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.84 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U1546/ZN (XNOR2_X2)                      0.07       0.95 r
  U1547/ZN (NOR2_X2)                       0.03       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U1704/ZN (NAND2_X2)                      0.03       0.51 r
  U1636/ZN (XNOR2_X2)                      0.06       0.57 r
  U1635/ZN (INV_X4)                        0.02       0.59 f
  U1632/ZN (INV_X16)                       0.02       0.62 r
  U1074/ZN (INV_X16)                       0.02       0.63 f
  U2273/ZN (NAND2_X4)                      0.03       0.66 r
  U1750/ZN (NAND2_X2)                      0.03       0.69 f
  U1620/ZN (NOR2_X4)                       0.04       0.72 r
  U3368/ZN (NAND2_X2)                      0.02       0.74 f
  U1523/ZN (OAI21_X4)                      0.04       0.78 r
  U1938/ZN (INV_X4)                        0.01       0.79 f
  U985/ZN (NAND2_X2)                       0.03       0.83 r
  U1239/ZN (INV_X4)                        0.01       0.84 f
  U1237/ZN (NAND2_X4)                      0.02       0.86 r
  U1238/ZN (NAND2_X4)                      0.03       0.89 f
  U785/ZN (NAND3_X1)                       0.06       0.94 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2143/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[14] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[14] (in)                               0.00       0.00 f
  U2154/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.01       0.02 f
  U2153/ZN (INV_X4)                        0.02       0.04 r
  U1450/ZN (NAND3_X4)                      0.03       0.07 f
  U1443/ZN (NOR2_X4)                       0.03       0.10 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.17 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.38 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.60 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.64 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2838/ZN (NAND2_X4)                      0.03       0.40 r
  U2864/ZN (NAND2_X4)                      0.02       0.43 f
  U2172/ZN (INV_X8)                        0.02       0.45 r
  U1502/ZN (NAND2_X4)                      0.01       0.46 f
  U2536/ZN (NAND2_X4)                      0.03       0.49 r
  U1485/ZN (INV_X8)                        0.02       0.51 f
  U2352/ZN (NAND2_X4)                      0.02       0.53 r
  U2283/ZN (INV_X8)                        0.01       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.67 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U1918/ZN (NAND2_X4)                      0.02       0.28 f
  U2778/ZN (NAND2_X4)                      0.03       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.09 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2602/ZN (NAND2_X1)                      0.04       0.30 r
  U3111/ZN (NOR2_X2)                       0.02       0.32 f
  U3112/ZN (NAND2_X2)                      0.04       0.36 r
  U2290/ZN (OAI21_X2)                      0.03       0.39 f
  U2062/ZN (NAND2_X4)                      0.04       0.43 r
  U3127/ZN (XNOR2_X2)                      0.07       0.50 r
  U2270/ZN (NAND2_X4)                      0.03       0.52 f
  U2767/ZN (NAND2_X4)                      0.05       0.57 r
  U2635/ZN (NOR3_X4)                       0.02       0.59 f
  U2701/ZN (NOR2_X4)                       0.03       0.62 r
  U2867/ZN (OAI211_X4)                     0.04       0.66 f
  U2703/ZN (NAND2_X4)                      0.04       0.69 r
  U2808/ZN (INV_X8)                        0.02       0.71 f
  U1391/ZN (OAI21_X4)                      0.04       0.74 r
  U1989/ZN (INV_X4)                        0.01       0.76 f
  U1987/ZN (NAND2_X4)                      0.02       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1672/ZN (OAI21_X4)                      0.03       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1731/ZN (NAND2_X4)                      0.02       0.61 f
  U1094/ZN (INV_X4)                        0.02       0.63 r
  U1013/ZN (INV_X4)                        0.02       0.64 f
  U1626/ZN (NAND3_X4)                      0.03       0.67 r
  U650/ZN (INV_X8)                         0.02       0.69 f
  U1170/ZN (INV_X8)                        0.02       0.71 r
  U1169/ZN (INV_X4)                        0.01       0.72 f
  U2286/ZN (AOI22_X4)                      0.06       0.77 r
  U2358/ZN (AOI21_X4)                      0.03       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.86 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.67 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.68 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1325/ZN (INV_X4)                        0.01       0.64 f
  U1848/ZN (INV_X4)                        0.02       0.66 r
  U2449/ZN (NAND2_X4)                      0.02       0.68 f
  U3403/ZN (NAND3_X2)                      0.04       0.73 r
  U1194/ZN (NOR2_X4)                       0.02       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.69 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.87 r
  U779/ZN (NAND2_X2)                       0.02       0.89 f
  U2369/ZN (NAND2_X2)                      0.03       0.91 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U1704/ZN (NAND2_X2)                      0.03       0.51 r
  U1636/ZN (XNOR2_X2)                      0.06       0.57 r
  U1635/ZN (INV_X4)                        0.02       0.60 f
  U1632/ZN (INV_X16)                       0.02       0.62 r
  U1074/ZN (INV_X16)                       0.02       0.63 f
  U1631/ZN (NAND2_X4)                      0.03       0.67 r
  U950/ZN (INV_X4)                         0.02       0.68 f
  U1620/ZN (NOR2_X4)                       0.04       0.72 r
  U3368/ZN (NAND2_X2)                      0.02       0.75 f
  U1523/ZN (OAI21_X4)                      0.04       0.78 r
  U1938/ZN (INV_X4)                        0.01       0.79 f
  U985/ZN (NAND2_X2)                       0.03       0.83 r
  U1239/ZN (INV_X4)                        0.01       0.84 f
  U1237/ZN (NAND2_X4)                      0.02       0.86 r
  U1238/ZN (NAND2_X4)                      0.03       0.89 f
  U785/ZN (NAND3_X1)                       0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[4] (in)                                0.00       0.00 f
  U1601/ZN (INV_X16)                       0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.02       0.03 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2037/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.86 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U948/ZN (AND2_X2)                        0.05       0.76 f
  U2358/ZN (AOI21_X4)                      0.04       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.68 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.73 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U2395/ZN (NAND2_X4)                      0.03       0.98 r
  U3530/ZN (OAI21_X4)                      0.03       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U1122/ZN (NAND2_X1)                      0.06       0.43 r
  U3221/ZN (INV_X4)                        0.02       0.45 f
  U3236/ZN (OAI21_X4)                      0.04       0.49 r
  U1075/ZN (NAND2_X1)                      0.03       0.52 f
  U1128/ZN (NAND2_X4)                      0.03       0.56 r
  U1130/ZN (INV_X2)                        0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1511/ZN (NAND2_X2)                      0.03       1.02 r
  U1512/ZN (INV_X4)                        0.01       1.04 f
  U2272/ZN (OAI21_X4)                      0.03       1.07 r
  U934/ZN (XNOR2_X2)                       0.06       1.12 r
  result[31] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U1978/ZN (NAND4_X4)                      0.02       0.08 f
  U1179/ZN (INV_X4)                        0.02       0.10 r
  U2496/ZN (NAND2_X4)                      0.01       0.12 f
  U2497/ZN (NAND2_X4)                      0.03       0.15 r
  U2631/ZN (INV_X8)                        0.02       0.17 f
  U2998/ZN (OAI21_X4)                      0.03       0.19 r
  U1758/ZN (NAND2_X2)                      0.02       0.22 f
  U2051/ZN (INV_X4)                        0.02       0.24 r
  U2052/ZN (INV_X8)                        0.01       0.25 f
  U2101/ZN (AOI21_X4)                      0.04       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.45 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.67 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U2836/ZN (NAND2_X4)                      0.03       0.73 r
  U1194/ZN (NOR2_X4)                       0.01       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U1168/ZN (NAND2_X4)                      0.02       0.39 f
  U2717/ZN (NAND2_X4)                      0.03       0.43 r
  U2639/ZN (INV_X8)                        0.01       0.44 f
  U2785/ZN (NAND3_X2)                      0.04       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U1918/ZN (NAND2_X4)                      0.02       0.28 f
  U2778/ZN (NAND2_X4)                      0.03       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.33 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U1704/ZN (NAND2_X2)                      0.03       0.51 r
  U1636/ZN (XNOR2_X2)                      0.06       0.57 r
  U1635/ZN (INV_X4)                        0.02       0.59 f
  U1632/ZN (INV_X16)                       0.02       0.62 r
  U1074/ZN (INV_X16)                       0.02       0.63 f
  U1631/ZN (NAND2_X4)                      0.03       0.66 r
  U950/ZN (INV_X4)                         0.02       0.68 f
  U1620/ZN (NOR2_X4)                       0.04       0.72 r
  U3368/ZN (NAND2_X2)                      0.02       0.74 f
  U1523/ZN (OAI21_X4)                      0.04       0.78 r
  U1938/ZN (INV_X4)                        0.01       0.79 f
  U985/ZN (NAND2_X2)                       0.03       0.83 r
  U1239/ZN (INV_X4)                        0.01       0.84 f
  U1237/ZN (NAND2_X4)                      0.02       0.86 r
  U1238/ZN (NAND2_X4)                      0.03       0.89 f
  U785/ZN (NAND3_X1)                       0.06       0.94 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2251/ZN (NAND2_X2)                      0.04       0.42 r
  U3239/ZN (INV_X4)                        0.01       0.43 f
  U2578/ZN (NAND2_X2)                      0.04       0.47 r
  U1311/ZN (NAND2_X4)                      0.03       0.50 f
  U1664/ZN (NAND2_X4)                      0.03       0.53 r
  U775/ZN (XNOR2_X1)                       0.09       0.62 r
  U3434/ZN (OAI211_X2)                     0.03       0.65 f
  U1625/ZN (NAND3_X2)                      0.04       0.69 r
  U2234/ZN (NAND2_X4)                      0.03       0.72 f
  U780/ZN (AOI21_X4)                       0.05       0.77 r
  U3544/ZN (OAI21_X4)                      0.03       0.80 f
  U1331/ZN (NAND2_X4)                      0.03       0.82 r
  U3554/ZN (OAI21_X4)                      0.02       0.85 f
  U2370/ZN (INV_X4)                        0.02       0.87 r
  U2185/ZN (NAND2_X4)                      0.01       0.88 f
  U2369/ZN (NAND2_X2)                      0.03       0.91 r
  U2746/ZN (NAND2_X4)                      0.02       0.93 f
  U1308/ZN (INV_X8)                        0.02       0.96 r
  U1547/ZN (NOR2_X2)                       0.02       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1392/ZN (NAND2_X2)                      0.02       0.78 f
  U1480/ZN (NAND2_X4)                      0.03       0.81 r
  U3447/ZN (NOR2_X4)                       0.02       0.83 f
  U2672/ZN (NAND2_X2)                      0.04       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.69 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U2393/ZN (NAND2_X2)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.79 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1926/ZN (NAND2_X1)                      0.04       0.86 r
  U1924/ZN (NAND2_X2)                      0.03       0.89 f
  U2383/ZN (OAI21_X4)                      0.04       0.93 r
  U2468/ZN (NOR3_X4)                       0.02       0.95 f
  U1555/ZN (OR2_X2)                        0.06       1.01 f
  U1554/ZN (NAND2_X2)                      0.03       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.65 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2956/ZN (NOR2_X4)                       0.03       0.08 r
  U2487/ZN (NAND2_X2)                      0.02       0.10 f
  U2489/ZN (NAND2_X4)                      0.03       0.14 r
  U2563/ZN (INV_X8)                        0.02       0.15 f
  U2974/ZN (OAI21_X4)                      0.03       0.18 r
  U2684/ZN (NAND2_X4)                      0.02       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1108/ZN (NAND2_X2)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.81 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2162/ZN (INV_X32)                       0.01       0.01 r
  U2505/ZN (NAND3_X4)                      0.03       0.04 f
  U1494/ZN (INV_X4)                        0.03       0.07 r
  U2613/ZN (NAND2_X4)                      0.02       0.09 f
  U1965/ZN (INV_X4)                        0.02       0.11 r
  U1963/ZN (NAND2_X4)                      0.01       0.12 f
  U1964/ZN (NAND2_X4)                      0.03       0.15 r
  U2151/ZN (NOR2_X4)                       0.02       0.17 f
  U2958/ZN (OAI21_X4)                      0.05       0.22 r
  U2694/ZN (NAND4_X4)                      0.03       0.25 f
  U2693/ZN (INV_X8)                        0.02       0.28 r
  U1302/ZN (INV_X4)                        0.01       0.29 f
  U2402/ZN (OAI211_X4)                     0.05       0.34 r
  U2173/ZN (INV_X8)                        0.01       0.35 f
  U2999/ZN (OAI21_X4)                      0.04       0.39 r
  U2546/ZN (XNOR2_X2)                      0.07       0.46 r
  U2435/ZN (NAND2_X4)                      0.03       0.49 f
  U1256/ZN (NAND2_X4)                      0.03       0.52 r
  U2133/ZN (INV_X4)                        0.01       0.53 f
  U2132/ZN (NAND2_X4)                      0.03       0.56 r
  U2471/ZN (NAND3_X2)                      0.02       0.58 f
  U2593/ZN (NAND2_X4)                      0.03       0.61 r
  U3095/S (FA_X1)                          0.14       0.75 f
  U2571/ZN (OAI211_X4)                     0.05       0.80 r
  U2533/ZN (INV_X8)                        0.01       0.82 f
  U3183/ZN (OAI21_X4)                      0.04       0.86 r
  U1414/ZN (INV_X4)                        0.02       0.88 f
  U1504/ZN (OAI21_X4)                      0.04       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2290/ZN (OAI21_X2)                      0.03       0.40 f
  U2062/ZN (NAND2_X4)                      0.04       0.43 r
  U3127/ZN (XNOR2_X2)                      0.07       0.50 r
  U2270/ZN (NAND2_X4)                      0.03       0.53 f
  U3185/ZN (NAND4_X2)                      0.06       0.59 r
  U2349/ZN (INV_X4)                        0.02       0.61 f
  U2350/ZN (INV_X8)                        0.02       0.63 r
  U2867/ZN (OAI211_X4)                     0.03       0.66 f
  U2703/ZN (NAND2_X4)                      0.04       0.69 r
  U2808/ZN (INV_X8)                        0.02       0.71 f
  U1391/ZN (OAI21_X4)                      0.04       0.74 r
  U1989/ZN (INV_X4)                        0.01       0.76 f
  U1987/ZN (NAND2_X4)                      0.02       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U1978/ZN (NAND4_X4)                      0.02       0.08 f
  U1179/ZN (INV_X4)                        0.02       0.10 r
  U2496/ZN (NAND2_X4)                      0.01       0.12 f
  U2497/ZN (NAND2_X4)                      0.03       0.15 r
  U2631/ZN (INV_X8)                        0.02       0.17 f
  U2998/ZN (OAI21_X4)                      0.03       0.19 r
  U1758/ZN (NAND2_X2)                      0.02       0.22 f
  U2051/ZN (INV_X4)                        0.02       0.24 r
  U2052/ZN (INV_X8)                        0.01       0.25 f
  U2101/ZN (AOI21_X4)                      0.04       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1034/ZN (NAND2_X2)                      0.04       0.76 r
  U2638/ZN (NAND4_X4)                      0.03       0.79 f
  U2410/ZN (NAND2_X2)                      0.05       0.84 r
  U1456/ZN (INV_X4)                        0.01       0.85 f
  U2326/ZN (NAND2_X2)                      0.03       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.64 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.89 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1034/ZN (NAND2_X2)                      0.04       0.76 r
  U2638/ZN (NAND4_X4)                      0.03       0.79 f
  U2637/ZN (NAND2_X4)                      0.03       0.82 r
  U1725/ZN (NOR2_X4)                       0.02       0.84 f
  U1716/ZN (NAND2_X1)                      0.04       0.88 r
  U1059/ZN (NAND2_X2)                      0.03       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.86 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U1978/ZN (NAND4_X4)                      0.02       0.08 f
  U1179/ZN (INV_X4)                        0.02       0.10 r
  U2496/ZN (NAND2_X4)                      0.01       0.12 f
  U2497/ZN (NAND2_X4)                      0.03       0.15 r
  U2631/ZN (INV_X8)                        0.02       0.17 f
  U2998/ZN (OAI21_X4)                      0.03       0.19 r
  U1758/ZN (NAND2_X2)                      0.02       0.22 f
  U2051/ZN (INV_X4)                        0.02       0.24 r
  U2052/ZN (INV_X8)                        0.01       0.25 f
  U2101/ZN (AOI21_X4)                      0.04       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.45 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.67 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.91 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.81 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2857/ZN (NAND3_X2)                      0.05       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3323/ZN (XNOR2_X2)                      0.07       0.60 r
  U2292/ZN (INV_X8)                        0.02       0.62 f
  U2837/ZN (NAND2_X4)                      0.03       0.65 r
  U1936/ZN (INV_X4)                        0.02       0.66 f
  U1634/ZN (NOR3_X4)                       0.05       0.71 r
  U3494/ZN (OAI21_X4)                      0.03       0.74 f
  U2100/ZN (INV_X8)                        0.02       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U1546/ZN (XNOR2_X2)                      0.07       0.95 r
  U1547/ZN (NOR2_X2)                       0.03       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2857/ZN (NAND3_X2)                      0.05       0.48 r
  U3329/ZN (INV_X4)                        0.01       0.50 f
  U2754/ZN (NOR2_X4)                       0.03       0.53 r
  U1748/ZN (INV_X4)                        0.01       0.54 f
  U2334/ZN (NAND2_X4)                      0.03       0.57 r
  U2335/ZN (NAND2_X4)                      0.02       0.59 f
  U2336/ZN (NAND2_X4)                      0.04       0.63 r
  U1050/ZN (NAND2_X4)                      0.02       0.65 f
  U1796/ZN (NAND3_X1)                      0.06       0.71 r
  U3407/ZN (AOI21_X2)                      0.03       0.74 f
  U1778/ZN (OAI21_X2)                      0.05       0.78 r
  U1777/ZN (NAND2_X4)                      0.02       0.81 f
  U2318/ZN (INV_X4)                        0.02       0.82 r
  U2316/ZN (NAND2_X4)                      0.01       0.84 f
  U2317/ZN (NAND2_X4)                      0.04       0.88 r
  U2321/ZN (INV_X8)                        0.01       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U2682/ZN (OAI21_X4)                      0.05       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1016/ZN (INV_X2)                        0.02       0.30 r
  U1213/ZN (NAND2_X2)                      0.01       0.32 f
  U799/ZN (NAND2_X2)                       0.04       0.35 r
  U1473/ZN (INV_X8)                        0.02       0.37 f
  U1671/ZN (NAND2_X4)                      0.02       0.40 r
  U1486/ZN (INV_X8)                        0.02       0.41 f
  U3322/ZN (NAND3_X4)                      0.03       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3323/ZN (XNOR2_X2)                      0.07       0.60 r
  U2292/ZN (INV_X8)                        0.02       0.62 f
  U2837/ZN (NAND2_X4)                      0.03       0.65 r
  U1936/ZN (INV_X4)                        0.02       0.66 f
  U1634/ZN (NOR3_X4)                       0.05       0.71 r
  U3494/ZN (OAI21_X4)                      0.03       0.74 f
  U2100/ZN (INV_X8)                        0.02       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U744/ZN (XNOR2_X1)                       0.08       0.96 r
  U2104/ZN (AOI21_X2)                      0.03       0.99 f
  U1159/ZN (NAND4_X2)                      0.06       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U877/ZN (INV_X4)                         0.01       0.55 f
  U3479/ZN (NOR2_X4)                       0.03       0.57 r
  U2451/ZN (OAI21_X4)                      0.02       0.59 f
  U2621/ZN (NAND2_X4)                      0.03       0.63 r
  U2441/ZN (INV_X8)                        0.01       0.64 f
  U3482/ZN (XNOR2_X2)                      0.06       0.70 f
  U2397/ZN (XNOR2_X2)                      0.07       0.77 f
  U3483/ZN (XNOR2_X2)                      0.07       0.84 f
  U3545/ZN (XNOR2_X2)                      0.07       0.91 f
  U2709/ZN (INV_X2)                        0.03       0.94 r
  U1454/ZN (NOR2_X4)                       0.02       0.95 f
  U3559/ZN (NOR2_X4)                       0.04       0.99 r
  U1951/ZN (NOR2_X4)                       0.01       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.64 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1392/ZN (NAND2_X2)                      0.02       0.78 f
  U1480/ZN (NAND2_X4)                      0.03       0.81 r
  U3447/ZN (NOR2_X4)                       0.02       0.83 f
  U2672/ZN (NAND2_X2)                      0.04       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.66 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.67 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2578/ZN (NAND2_X2)                      0.05       0.47 r
  U2425/ZN (NAND2_X4)                      0.02       0.49 f
  U1928/ZN (NAND2_X4)                      0.03       0.53 r
  U1817/ZN (XNOR2_X2)                      0.07       0.59 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.79 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.79 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2073/ZN (INV_X4)                        0.01       0.29 f
  U3153/ZN (NOR2_X4)                       0.02       0.32 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U2682/ZN (OAI21_X4)                      0.05       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2808/ZN (INV_X8)                        0.02       0.73 r
  U1391/ZN (OAI21_X4)                      0.02       0.75 f
  U1628/ZN (NAND2_X2)                      0.03       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.35 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3365/ZN (XNOR2_X2)                      0.07       0.60 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2143/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[11] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[11] (in)                               0.00       0.00 f
  U3149/ZN (NOR2_X4)                       0.03       0.04 r
  U804/ZN (NAND2_X2)                       0.02       0.05 f
  U2770/ZN (NOR3_X2)                       0.07       0.12 r
  U2771/ZN (NAND2_X4)                      0.03       0.15 f
  U3262/ZN (XNOR2_X2)                      0.04       0.19 r
  U2447/ZN (INV_X4)                        0.02       0.21 f
  U2844/ZN (OAI22_X4)                      0.06       0.27 r
  U1358/ZN (INV_X4)                        0.01       0.28 f
  U1355/ZN (NAND2_X4)                      0.03       0.31 r
  U1356/ZN (NAND2_X4)                      0.03       0.34 f
  U1360/ZN (INV_X16)                       0.02       0.36 r
  U1365/ZN (INV_X8)                        0.01       0.37 f
  U2084/ZN (INV_X4)                        0.03       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U1056/ZN (INV_X4)                        0.02       0.67 r
  U2810/ZN (NAND2_X1)                      0.03       0.70 f
  U2772/ZN (OAI21_X2)                      0.05       0.75 r
  U3487/ZN (OAI21_X4)                      0.03       0.78 f
  U2001/ZN (NOR2_X4)                       0.04       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U2209/ZN (NAND2_X4)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U2271/ZN (NAND2_X4)                      0.04       0.45 r
  U2341/ZN (XNOR2_X2)                      0.08       0.53 r
  U1021/ZN (NAND2_X4)                      0.03       0.56 f
  U2863/ZN (NAND2_X4)                      0.03       0.59 r
  U1977/ZN (INV_X4)                        0.02       0.60 f
  U3370/ZN (AOI211_X4)                     0.05       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1439/ZN (OAI22_X4)                      0.06       0.29 r
  U2656/ZN (NAND2_X2)                      0.03       0.32 f
  U2657/ZN (NAND2_X4)                      0.03       0.36 r
  U2749/ZN (INV_X8)                        0.02       0.37 f
  U708/ZN (NAND2_X4)                       0.03       0.41 r
  U2105/ZN (INV_X8)                        0.01       0.42 f
  U3322/ZN (NAND3_X4)                      0.02       0.44 r
  U2696/ZN (NOR2_X4)                       0.02       0.45 f
  U2750/ZN (NAND2_X4)                      0.04       0.49 r
  U2013/ZN (NAND3_X2)                      0.03       0.52 f
  U2607/ZN (NAND2_X4)                      0.03       0.55 r
  U1696/ZN (XNOR2_X2)                      0.07       0.62 r
  U1695/ZN (INV_X8)                        0.03       0.65 f
  U2411/ZN (NAND2_X4)                      0.03       0.68 r
  U3493/ZN (INV_X4)                        0.01       0.69 f
  U3494/ZN (OAI21_X4)                      0.04       0.73 r
  U2100/ZN (INV_X8)                        0.01       0.75 f
  U3520/ZN (NAND3_X2)                      0.05       0.80 r
  U2131/ZN (NAND2_X4)                      0.02       0.82 f
  U749/ZN (INV_X4)                         0.02       0.85 r
  U2581/ZN (OAI21_X2)                      0.02       0.87 f
  U3550/ZN (XNOR2_X2)                      0.07       0.94 f
  U2636/ZN (NAND2_X4)                      0.03       0.96 r
  U2626/ZN (INV_X8)                        0.02       0.98 f
  U3552/ZN (NOR3_X4)                       0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.02       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U744/ZN (XNOR2_X1)                       0.08       0.96 r
  U2104/ZN (AOI21_X2)                      0.03       0.99 f
  U1159/ZN (NAND4_X2)                      0.06       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[4] (in)                                0.00       0.00 f
  U1601/ZN (INV_X16)                       0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.02       0.03 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[12] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[12] (in)                               0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.06 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.12 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U1978/ZN (NAND4_X4)                      0.02       0.08 f
  U1179/ZN (INV_X4)                        0.02       0.10 r
  U2496/ZN (NAND2_X4)                      0.01       0.12 f
  U2497/ZN (NAND2_X4)                      0.03       0.15 r
  U2631/ZN (INV_X8)                        0.02       0.17 f
  U2998/ZN (OAI21_X4)                      0.03       0.19 r
  U1758/ZN (NAND2_X2)                      0.02       0.22 f
  U2051/ZN (INV_X4)                        0.02       0.24 r
  U2052/ZN (INV_X8)                        0.01       0.25 f
  U2101/ZN (AOI21_X4)                      0.04       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2143/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1574/ZN (XNOR2_X2)                      0.07       0.32 r
  U651/ZN (INV_X4)                         0.02       0.34 f
  U1571/ZN (NAND3_X4)                      0.03       0.37 r
  U2648/ZN (INV_X4)                        0.01       0.38 f
  U1689/ZN (NOR2_X4)                       0.03       0.42 r
  U2184/ZN (NAND2_X4)                      0.02       0.44 f
  U2857/ZN (NAND3_X2)                      0.05       0.48 r
  U3329/ZN (INV_X4)                        0.01       0.50 f
  U2754/ZN (NOR2_X4)                       0.03       0.53 r
  U1748/ZN (INV_X4)                        0.01       0.54 f
  U2334/ZN (NAND2_X4)                      0.03       0.57 r
  U2335/ZN (NAND2_X4)                      0.02       0.59 f
  U2336/ZN (NAND2_X4)                      0.04       0.63 r
  U1050/ZN (NAND2_X4)                      0.02       0.65 f
  U1796/ZN (NAND3_X1)                      0.06       0.71 r
  U3428/ZN (NAND3_X2)                      0.03       0.74 f
  U1230/ZN (NAND2_X4)                      0.03       0.77 r
  U2547/ZN (NAND2_X4)                      0.02       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.81 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U2940/ZN (NOR2_X4)                       0.03       0.03 r
  U2645/ZN (NAND2_X4)                      0.02       0.05 f
  U2480/ZN (INV_X4)                        0.02       0.07 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.13 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.21 r
  U2209/ZN (NAND2_X4)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U1057/ZN (INV_X2)                        0.02       0.58 f
  U2528/ZN (NOR2_X4)                       0.04       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U1971/ZN (NAND2_X2)                      0.03       0.07 r
  U2555/ZN (INV_X4)                        0.01       0.08 f
  U2015/ZN (NAND2_X2)                      0.03       0.12 r
  U2752/ZN (NOR3_X4)                       0.02       0.14 f
  U2845/ZN (OAI21_X4)                      0.05       0.18 r
  U3167/ZN (OAI21_X4)                      0.04       0.22 f
  U2551/ZN (AOI21_X2)                      0.07       0.29 r
  U3220/ZN (OAI21_X4)                      0.04       0.32 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U1201/ZN (NAND2_X2)                      0.02       0.61 f
  U1776/ZN (NAND2_X4)                      0.03       0.64 r
  U2745/ZN (NAND2_X4)                      0.02       0.66 f
  U2180/ZN (INV_X4)                        0.03       0.69 r
  U3490/ZN (NOR2_X4)                       0.01       0.70 f
  U2511/ZN (NAND2_X4)                      0.04       0.74 r
  U1200/ZN (INV_X4)                        0.01       0.75 f
  U2254/ZN (AOI211_X4)                     0.08       0.83 r
  U2710/ZN (OAI211_X4)                     0.03       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.95 f
  U1847/ZN (NAND2_X4)                      0.04       0.98 r
  U1350/ZN (INV_X4)                        0.01       1.00 f
  U3555/ZN (AOI21_X4)                      0.03       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.06 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U1849/ZN (NAND2_X2)                      0.02       1.10 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U2459/ZN (NAND3_X2)                      0.02       0.16 f
  U2201/ZN (NOR2_X2)                       0.04       0.19 r
  U2598/ZN (NAND2_X4)                      0.03       0.22 f
  U2150/ZN (INV_X8)                        0.02       0.24 r
  U2330/ZN (NAND2_X4)                      0.02       0.26 f
  U1407/ZN (INV_X4)                        0.02       0.28 r
  U2618/ZN (NAND2_X4)                      0.02       0.29 f
  U2619/ZN (NAND2_X4)                      0.05       0.34 r
  U2509/ZN (OAI22_X4)                      0.04       0.38 f
  U1010/ZN (INV_X8)                        0.02       0.40 r
  U1759/ZN (XNOR2_X2)                      0.07       0.48 r
  U2102/ZN (NOR2_X4)                       0.02       0.50 f
  U2597/ZN (NAND2_X4)                      0.03       0.53 r
  U3479/ZN (NOR2_X4)                       0.02       0.55 f
  U2451/ZN (OAI21_X4)                      0.03       0.58 r
  U2621/ZN (NAND2_X4)                      0.02       0.61 f
  U2441/ZN (INV_X8)                        0.02       0.63 r
  U3482/ZN (XNOR2_X2)                      0.06       0.69 r
  U2397/ZN (XNOR2_X2)                      0.07       0.76 r
  U3483/ZN (XNOR2_X2)                      0.08       0.84 r
  U3545/ZN (XNOR2_X2)                      0.08       0.92 r
  U3546/ZN (NAND2_X2)                      0.03       0.95 f
  U3547/ZN (INV_X4)                        0.03       0.97 r
  U3548/ZN (NOR2_X4)                       0.02       0.99 f
  U3552/ZN (NOR3_X4)                       0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.02       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U781/ZN (NAND2_X2)                       0.03       0.87 r
  U2735/ZN (NAND2_X4)                      0.02       0.89 f
  U1717/ZN (NAND2_X2)                      0.04       0.93 r
  U1702/ZN (NOR3_X4)                       0.02       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U2832/ZN (NAND3_X4)                      0.03       0.79 f
  U2711/ZN (NAND4_X4)                      0.03       0.82 r
  U2710/ZN (OAI211_X4)                     0.04       0.86 f
  U1137/ZN (INV_X4)                        0.02       0.88 r
  U2253/ZN (NAND2_X4)                      0.02       0.89 f
  U2302/ZN (NAND2_X4)                      0.03       0.92 r
  U2799/ZN (NAND2_X4)                      0.02       0.94 f
  U2395/ZN (NAND2_X4)                      0.03       0.98 r
  U3530/ZN (OAI21_X4)                      0.03       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U2271/ZN (NAND2_X4)                      0.04       0.45 r
  U2341/ZN (XNOR2_X2)                      0.08       0.53 r
  U1021/ZN (NAND2_X4)                      0.03       0.56 f
  U2863/ZN (NAND2_X4)                      0.03       0.59 r
  U1977/ZN (INV_X4)                        0.02       0.60 f
  U3370/ZN (AOI211_X4)                     0.05       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U3408/ZN (NAND2_X2)                      0.04       0.70 r
  U2392/ZN (INV_X4)                        0.02       0.71 f
  U3428/ZN (NAND3_X2)                      0.03       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U2505/ZN (NAND3_X4)                      0.03       0.04 f
  U1494/ZN (INV_X4)                        0.03       0.07 r
  U2613/ZN (NAND2_X4)                      0.02       0.09 f
  U1965/ZN (INV_X4)                        0.02       0.11 r
  U1963/ZN (NAND2_X4)                      0.01       0.12 f
  U1964/ZN (NAND2_X4)                      0.03       0.15 r
  U2151/ZN (NOR2_X4)                       0.02       0.17 f
  U2958/ZN (OAI21_X4)                      0.05       0.22 r
  U2694/ZN (NAND4_X4)                      0.03       0.25 f
  U2693/ZN (INV_X8)                        0.02       0.28 r
  U1302/ZN (INV_X4)                        0.01       0.29 f
  U2402/ZN (OAI211_X4)                     0.05       0.34 r
  U2173/ZN (INV_X8)                        0.01       0.35 f
  U2999/ZN (OAI21_X4)                      0.04       0.39 r
  U2546/ZN (XNOR2_X2)                      0.07       0.46 r
  U2435/ZN (NAND2_X4)                      0.03       0.49 f
  U765/ZN (NAND2_X1)                       0.06       0.55 r
  U2471/ZN (NAND3_X2)                      0.03       0.58 f
  U2593/ZN (NAND2_X4)                      0.03       0.62 r
  U3095/S (FA_X1)                          0.14       0.76 f
  U2571/ZN (OAI211_X4)                     0.05       0.81 r
  U2533/ZN (INV_X8)                        0.01       0.82 f
  U3183/ZN (OAI21_X4)                      0.04       0.86 r
  U1414/ZN (INV_X4)                        0.02       0.88 f
  U1504/ZN (OAI21_X4)                      0.04       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.07       0.70 f
  U1720/ZN (INV_X8)                        0.02       0.72 r
  U1721/ZN (XNOR2_X1)                      0.10       0.82 r
  U1178/ZN (INV_X2)                        0.02       0.84 f
  U2326/ZN (NAND2_X2)                      0.04       0.88 r
  U2327/ZN (NAND2_X4)                      0.03       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U1971/ZN (NAND2_X2)                      0.03       0.07 r
  U2555/ZN (INV_X4)                        0.01       0.08 f
  U2015/ZN (NAND2_X2)                      0.03       0.12 r
  U2752/ZN (NOR3_X4)                       0.02       0.14 f
  U2845/ZN (OAI21_X4)                      0.05       0.18 r
  U1378/ZN (INV_X4)                        0.02       0.20 f
  U1380/ZN (NAND2_X4)                      0.02       0.22 r
  U1377/ZN (NAND2_X4)                      0.02       0.24 f
  U1874/ZN (NAND2_X4)                      0.04       0.28 r
  U1534/ZN (NAND2_X4)                      0.02       0.30 f
  U1606/ZN (INV_X8)                        0.02       0.32 r
  U1604/ZN (NAND2_X4)                      0.01       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.39 f
  U1613/ZN (NAND2_X4)                      0.03       0.42 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.76 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2290/ZN (OAI21_X2)                      0.03       0.40 f
  U2062/ZN (NAND2_X4)                      0.04       0.43 r
  U3127/ZN (XNOR2_X2)                      0.07       0.50 r
  U2270/ZN (NAND2_X4)                      0.03       0.53 f
  U3185/ZN (NAND4_X2)                      0.06       0.59 r
  U2349/ZN (INV_X4)                        0.02       0.61 f
  U2350/ZN (INV_X8)                        0.02       0.63 r
  U2867/ZN (OAI211_X4)                     0.03       0.66 f
  U2703/ZN (NAND2_X4)                      0.04       0.69 r
  U2808/ZN (INV_X8)                        0.02       0.71 f
  U1391/ZN (OAI21_X4)                      0.04       0.74 r
  U1989/ZN (INV_X4)                        0.01       0.76 f
  U1987/ZN (NAND2_X4)                      0.02       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U2817/ZN (NAND2_X2)                      0.03       0.58 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.79 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2431/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.05 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1935/ZN (INV_X4)                        0.02       0.82 r
  U1934/ZN (NAND2_X4)                      0.02       0.83 f
  U1051/ZN (NAND2_X4)                      0.03       0.86 r
  U1373/ZN (NAND2_X4)                      0.03       0.89 f
  U2149/ZN (NAND4_X2)                      0.06       0.95 r
  U3557/ZN (NAND3_X2)                      0.03       0.98 f
  U701/ZN (OAI21_X2)                       0.04       1.02 r
  U1159/ZN (NAND4_X2)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U3048/ZN (NOR2_X4)                       0.01       0.01 f
  U2692/ZN (NAND2_X4)                      0.04       0.05 r
  U3070/ZN (NOR2_X4)                       0.02       0.07 f
  U2456/ZN (NAND2_X4)                      0.02       0.09 r
  U2444/ZN (INV_X8)                        0.01       0.10 f
  U1495/ZN (NAND2_X4)                      0.02       0.13 r
  U2129/ZN (XNOR2_X2)                      0.07       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U2271/ZN (NAND2_X4)                      0.04       0.45 r
  U2341/ZN (XNOR2_X2)                      0.08       0.53 r
  U1021/ZN (NAND2_X4)                      0.03       0.56 f
  U2863/ZN (NAND2_X4)                      0.03       0.59 r
  U1977/ZN (INV_X4)                        0.02       0.60 f
  U3370/ZN (AOI211_X4)                     0.05       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1932/ZN (NOR4_X4)                       0.07       0.07 r
  U1393/ZN (NAND3_X2)                      0.03       0.10 f
  U2360/ZN (NAND2_X4)                      0.03       0.13 r
  U668/ZN (INV_X8)                         0.01       0.14 f
  U2592/ZN (NAND2_X4)                      0.03       0.17 r
  U982/ZN (NAND2_X2)                       0.03       0.20 f
  U981/ZN (INV_X4)                         0.02       0.21 r
  U2049/ZN (NAND2_X2)                      0.02       0.23 f
  U1196/ZN (NAND2_X4)                      0.03       0.26 r
  U3062/ZN (INV_X4)                        0.01       0.27 f
  U1535/ZN (NAND2_X4)                      0.02       0.29 r
  U1441/ZN (INV_X8)                        0.01       0.31 f
  U2839/ZN (NAND3_X4)                      0.02       0.33 r
  U1792/ZN (INV_X8)                        0.01       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U2271/ZN (NAND2_X4)                      0.04       0.45 r
  U2341/ZN (XNOR2_X2)                      0.08       0.53 r
  U1021/ZN (NAND2_X4)                      0.03       0.56 f
  U2863/ZN (NAND2_X4)                      0.03       0.59 r
  U1977/ZN (INV_X4)                        0.02       0.60 f
  U3370/ZN (AOI211_X4)                     0.05       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3191/ZN (NOR3_X4)                       0.04       0.60 r
  U2130/ZN (NOR2_X2)                       0.02       0.62 f
  U3192/ZN (OAI211_X2)                     0.05       0.67 r
  U3193/ZN (NAND2_X2)                      0.03       0.70 f
  U3208/ZN (XNOR2_X2)                      0.07       0.77 f
  U2576/ZN (NAND2_X4)                      0.03       0.80 r
  U2706/ZN (NAND3_X2)                      0.03       0.83 f
  U2801/ZN (NAND4_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.05       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1505/ZN (NAND2_X2)                      0.02       0.16 f
  U776/ZN (NAND2_X2)                       0.03       0.18 r
  U818/ZN (INV_X4)                         0.02       0.20 f
  U2787/ZN (NAND3_X4)                      0.02       0.22 r
  U2755/ZN (NAND2_X4)                      0.02       0.23 f
  U704/ZN (INV_X4)                         0.02       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2290/ZN (OAI21_X2)                      0.03       0.40 f
  U2062/ZN (NAND2_X4)                      0.04       0.43 r
  U3127/ZN (XNOR2_X2)                      0.07       0.50 r
  U2270/ZN (NAND2_X4)                      0.03       0.53 f
  U3185/ZN (NAND4_X2)                      0.06       0.59 r
  U2349/ZN (INV_X4)                        0.02       0.61 f
  U2350/ZN (INV_X8)                        0.02       0.63 r
  U2867/ZN (OAI211_X4)                     0.03       0.66 f
  U2703/ZN (NAND2_X4)                      0.04       0.69 r
  U2808/ZN (INV_X8)                        0.02       0.71 f
  U1391/ZN (OAI21_X4)                      0.04       0.74 r
  U1989/ZN (INV_X4)                        0.01       0.76 f
  U1987/ZN (NAND2_X4)                      0.02       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.48 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.57 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.79 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U3408/ZN (NAND2_X2)                      0.04       0.70 r
  U2392/ZN (INV_X4)                        0.02       0.71 f
  U3428/ZN (NAND3_X2)                      0.03       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U1677/ZN (NAND3_X2)                      0.02       0.11 f
  U1254/ZN (INV_X4)                        0.02       0.13 r
  U1252/ZN (NAND2_X4)                      0.01       0.14 f
  U1253/ZN (NAND2_X4)                      0.03       0.17 r
  U2540/ZN (NAND2_X4)                      0.02       0.19 f
  U1769/ZN (NAND2_X2)                      0.06       0.24 r
  U2470/ZN (NAND4_X4)                      0.03       0.28 f
  U3153/ZN (NOR2_X4)                       0.04       0.31 r
  U2865/ZN (NAND2_X4)                      0.02       0.34 f
  U1345/ZN (INV_X4)                        0.02       0.35 r
  U1528/ZN (NAND2_X4)                      0.02       0.37 f
  U2786/ZN (NAND2_X4)                      0.04       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[4] (in)                                0.00       0.00 f
  U1601/ZN (INV_X16)                       0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.02       0.03 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.81 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[11] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[11] (in)                               0.00       0.00 f
  U3149/ZN (NOR2_X4)                       0.03       0.04 r
  U804/ZN (NAND2_X2)                       0.02       0.05 f
  U2770/ZN (NOR3_X2)                       0.07       0.12 r
  U2771/ZN (NAND2_X4)                      0.03       0.15 f
  U3262/ZN (XNOR2_X2)                      0.04       0.19 r
  U2447/ZN (INV_X4)                        0.02       0.21 f
  U2844/ZN (OAI22_X4)                      0.06       0.27 r
  U1358/ZN (INV_X4)                        0.01       0.28 f
  U1355/ZN (NAND2_X4)                      0.03       0.31 r
  U1356/ZN (NAND2_X4)                      0.03       0.34 f
  U1360/ZN (INV_X16)                       0.02       0.36 r
  U1365/ZN (INV_X8)                        0.01       0.37 f
  U2084/ZN (INV_X4)                        0.03       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2184/ZN (NAND2_X4)                      0.03       0.45 r
  U2857/ZN (NAND3_X2)                      0.03       0.48 f
  U2756/ZN (NAND2_X2)                      0.03       0.51 r
  U1281/ZN (INV_X4)                        0.02       0.53 f
  U3323/ZN (XNOR2_X2)                      0.06       0.59 f
  U2292/ZN (INV_X8)                        0.03       0.62 r
  U2258/ZN (INV_X16)                       0.01       0.63 f
  U2605/ZN (NAND2_X4)                      0.03       0.66 r
  U968/ZN (NAND2_X1)                       0.04       0.70 f
  U2401/ZN (OAI221_X4)                     0.09       0.79 r
  U3452/ZN (XNOR2_X2)                      0.08       0.87 r
  U1861/ZN (NAND2_X2)                      0.03       0.90 f
  U1681/ZN (NOR3_X4)                       0.06       0.96 r
  U3454/ZN (AOI21_X4)                      0.03       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U973/ZN (OAI21_X2)                       0.04       1.08 r
  U976/ZN (NAND2_X2)                       0.02       1.10 f
  U2214/ZN (NAND2_X2)                      0.02       1.12 r
  result[33] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U951/ZN (INV_X16)                        0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.01       0.02 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.56 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.71 f
  U2807/ZN (NAND3_X1)                      0.07       0.78 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U965/Z (CLKBUF_X3)                       0.06       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U2763/ZN (NAND2_X4)                      0.03       0.61 r
  U860/ZN (INV_X4)                         0.02       0.63 f
  U1408/ZN (OAI21_X4)                      0.04       0.67 r
  U1229/ZN (INV_X8)                        0.01       0.68 f
  U1567/ZN (NAND2_X4)                      0.03       0.71 r
  U3403/ZN (NAND3_X2)                      0.03       0.74 f
  U1194/ZN (NOR2_X4)                       0.04       0.77 r
  U2358/ZN (AOI21_X4)                      0.02       0.80 f
  U1933/ZN (NAND2_X2)                      0.04       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U1978/ZN (NAND4_X4)                      0.02       0.08 f
  U1179/ZN (INV_X4)                        0.02       0.10 r
  U2496/ZN (NAND2_X4)                      0.01       0.12 f
  U2497/ZN (NAND2_X4)                      0.03       0.15 r
  U2631/ZN (INV_X8)                        0.02       0.17 f
  U2998/ZN (OAI21_X4)                      0.03       0.19 r
  U1758/ZN (NAND2_X2)                      0.02       0.22 f
  U2051/ZN (INV_X4)                        0.02       0.24 r
  U2052/ZN (INV_X8)                        0.01       0.25 f
  U2101/ZN (AOI21_X4)                      0.04       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U1017/ZN (NAND2_X2)                      0.04       0.31 f
  U717/ZN (OAI21_X4)                       0.06       0.37 r
  U716/ZN (INV_X8)                         0.02       0.39 f
  U652/ZN (NAND2_X2)                       0.03       0.42 r
  U654/ZN (INV_X4)                         0.01       0.43 f
  U653/ZN (NAND3_X2)                       0.04       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.50 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U721/ZN (NAND2_X4)                       0.02       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U997/ZN (NAND3_X1)                       0.03       0.11 f
  U1251/ZN (NAND2_X2)                      0.03       0.15 r
  U1253/ZN (NAND2_X4)                      0.02       0.16 f
  U2540/ZN (NAND2_X4)                      0.03       0.19 r
  U1953/ZN (INV_X8)                        0.01       0.20 f
  U1031/ZN (AOI22_X2)                      0.07       0.27 r
  U1535/ZN (NAND2_X4)                      0.02       0.29 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U1520/ZN (INV_X32)                       0.01       0.01 f
  U1517/ZN (NAND4_X4)                      0.05       0.06 r
  U1479/ZN (INV_X8)                        0.01       0.07 f
  U2732/ZN (NAND2_X4)                      0.02       0.10 r
  U2094/ZN (INV_X8)                        0.01       0.11 f
  U2193/ZN (NAND3_X2)                      0.04       0.15 r
  U3197/ZN (XNOR2_X2)                      0.07       0.21 r
  U2768/ZN (NAND2_X4)                      0.02       0.23 f
  U2089/ZN (INV_X4)                        0.02       0.25 r
  U1041/ZN (NAND2_X2)                      0.02       0.27 f
  U768/ZN (NAND2_X4)                       0.03       0.30 r
  U3220/ZN (OAI21_X4)                      0.03       0.33 f
  U1615/ZN (INV_X4)                        0.02       0.35 r
  U1605/ZN (OAI21_X4)                      0.02       0.37 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1392/ZN (NAND2_X2)                      0.02       0.78 f
  U1480/ZN (NAND2_X4)                      0.03       0.81 r
  U3447/ZN (NOR2_X4)                       0.02       0.83 f
  U2672/ZN (NAND2_X2)                      0.04       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U1047/ZN (NAND2_X1)                      0.03       0.12 f
  U2860/ZN (OAI21_X4)                      0.05       0.17 r
  U1431/ZN (OAI21_X4)                      0.03       0.20 f
  U1404/ZN (INV_X4)                        0.03       0.23 r
  U1432/ZN (INV_X4)                        0.01       0.24 f
  U2144/ZN (OAI21_X4)                      0.04       0.29 r
  U1819/ZN (INV_X8)                        0.01       0.30 f
  U3152/ZN (NAND3_X2)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U3356/ZN (OAI21_X4)                      0.02       0.72 f
  U3357/ZN (OAI21_X4)                      0.04       0.76 r
  U1905/ZN (INV_X4)                        0.01       0.77 f
  U1904/ZN (NAND2_X4)                      0.02       0.79 r
  U1480/ZN (NAND2_X4)                      0.02       0.81 f
  U3447/ZN (NOR2_X4)                       0.03       0.84 r
  U2674/ZN (INV_X4)                        0.01       0.85 f
  U2673/ZN (NAND2_X4)                      0.02       0.87 r
  U1945/ZN (NAND2_X4)                      0.02       0.89 f
  U3451/ZN (XNOR2_X2)                      0.06       0.95 f
  U2862/ZN (NAND2_X4)                      0.03       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.52 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2879/ZN (NAND2_X4)                      0.03       0.62 f
  U766/ZN (INV_X8)                         0.03       0.65 r
  U2406/ZN (NAND2_X2)                      0.02       0.66 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U948/ZN (AND2_X2)                        0.05       0.76 f
  U2358/ZN (AOI21_X4)                      0.04       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1325/ZN (INV_X4)                        0.01       0.64 f
  U1848/ZN (INV_X4)                        0.02       0.66 r
  U2449/ZN (NAND2_X4)                      0.02       0.68 f
  U3403/ZN (NAND3_X2)                      0.04       0.73 r
  U1194/ZN (NOR2_X4)                       0.02       0.75 f
  U2358/ZN (AOI21_X4)                      0.06       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2578/ZN (NAND2_X2)                      0.05       0.47 r
  U2425/ZN (NAND2_X4)                      0.02       0.49 f
  U1928/ZN (NAND2_X4)                      0.03       0.53 r
  U1817/ZN (XNOR2_X2)                      0.07       0.59 r
  U2413/ZN (NAND3_X2)                      0.03       0.62 f
  U2414/ZN (INV_X4)                        0.02       0.64 r
  U1631/ZN (NAND2_X4)                      0.02       0.66 f
  U1182/ZN (NAND2_X2)                      0.02       0.69 r
  U1580/ZN (NOR2_X2)                       0.02       0.70 f
  U1624/ZN (NAND3_X2)                      0.04       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U997/ZN (NAND3_X1)                       0.03       0.11 f
  U1251/ZN (NAND2_X2)                      0.03       0.15 r
  U1253/ZN (NAND2_X4)                      0.02       0.16 f
  U2540/ZN (NAND2_X4)                      0.03       0.19 r
  U1953/ZN (INV_X8)                        0.01       0.20 f
  U1031/ZN (AOI22_X2)                      0.07       0.27 r
  U1535/ZN (NAND2_X4)                      0.02       0.29 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1731/ZN (NAND2_X4)                      0.03       0.60 r
  U1094/ZN (INV_X4)                        0.01       0.61 f
  U1013/ZN (INV_X4)                        0.03       0.63 r
  U1626/ZN (NAND3_X4)                      0.04       0.67 f
  U650/ZN (INV_X8)                         0.03       0.70 r
  U1170/ZN (INV_X8)                        0.01       0.71 f
  U1707/ZN (NAND3_X2)                      0.05       0.76 r
  U2401/ZN (OAI221_X4)                     0.04       0.80 f
  U3452/ZN (XNOR2_X2)                      0.07       0.86 f
  U1471/ZN (INV_X4)                        0.02       0.88 r
  U1693/ZN (NAND3_X2)                      0.03       0.91 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2143/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.81 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.57 f
  U1637/ZN (NAND2_X4)                      0.03       0.60 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1325/ZN (INV_X4)                        0.02       0.66 r
  U1848/ZN (INV_X4)                        0.01       0.67 f
  U2449/ZN (NAND2_X4)                      0.04       0.70 r
  U3432/ZN (NAND3_X4)                      0.04       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1926/ZN (NAND2_X1)                      0.04       0.86 r
  U1924/ZN (NAND2_X2)                      0.03       0.89 f
  U2383/ZN (OAI21_X4)                      0.04       0.93 r
  U2468/ZN (NOR3_X4)                       0.02       0.95 f
  U1555/ZN (OR2_X2)                        0.06       1.01 f
  U1554/ZN (NAND2_X2)                      0.03       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1614/ZN (NAND2_X4)                      0.03       0.41 f
  U1310/ZN (NAND2_X2)                      0.03       0.45 r
  U1312/ZN (INV_X4)                        0.01       0.46 f
  U1311/ZN (NAND2_X4)                      0.03       0.49 r
  U1664/ZN (NAND2_X4)                      0.02       0.51 f
  U2428/ZN (XNOR2_X2)                      0.06       0.57 f
  U3370/ZN (AOI211_X4)                     0.09       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U2736/ZN (NAND2_X4)                      0.03       0.33 r
  U3114/ZN (NAND2_X2)                      0.03       0.35 f
  U665/ZN (INV_X8)                         0.02       0.37 r
  U2290/ZN (OAI21_X2)                      0.03       0.40 f
  U2062/ZN (NAND2_X4)                      0.04       0.43 r
  U3127/ZN (XNOR2_X2)                      0.07       0.50 r
  U2270/ZN (NAND2_X4)                      0.03       0.53 f
  U3185/ZN (NAND4_X2)                      0.06       0.59 r
  U2349/ZN (INV_X4)                        0.02       0.61 f
  U2350/ZN (INV_X8)                        0.02       0.63 r
  U2867/ZN (OAI211_X4)                     0.03       0.66 f
  U2703/ZN (NAND2_X4)                      0.04       0.69 r
  U2808/ZN (INV_X8)                        0.02       0.71 f
  U1391/ZN (OAI21_X4)                      0.04       0.74 r
  U1989/ZN (INV_X4)                        0.01       0.76 f
  U1987/ZN (NAND2_X4)                      0.02       0.78 r
  U1988/ZN (NAND2_X4)                      0.02       0.80 f
  U2738/ZN (NAND2_X4)                      0.02       0.82 r
  U2479/ZN (INV_X8)                        0.01       0.84 f
  U3349/ZN (AOI21_X4)                      0.05       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U2271/ZN (NAND2_X4)                      0.04       0.45 r
  U2341/ZN (XNOR2_X2)                      0.08       0.53 r
  U1021/ZN (NAND2_X4)                      0.03       0.56 f
  U2863/ZN (NAND2_X4)                      0.03       0.59 r
  U1977/ZN (INV_X4)                        0.02       0.60 f
  U3370/ZN (AOI211_X4)                     0.05       0.66 r
  U786/ZN (NAND2_X2)                       0.03       0.68 f
  U1566/ZN (NAND2_X4)                      0.03       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.48 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.55 f
  U3216/ZN (NOR3_X4)                       0.05       0.60 r
  U2701/ZN (NOR2_X4)                       0.02       0.62 f
  U2867/ZN (OAI211_X4)                     0.05       0.68 r
  U2703/ZN (NAND2_X4)                      0.03       0.70 f
  U2807/ZN (NAND3_X1)                      0.07       0.77 r
  U945/ZN (NAND2_X4)                       0.03       0.80 f
  U3327/ZN (XNOR2_X2)                      0.07       0.87 f
  U1504/ZN (OAI21_X4)                      0.05       0.92 r
  U2554/ZN (INV_X4)                        0.01       0.93 f
  U2522/ZN (NOR2_X4)                       0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U1246/ZN (NAND2_X4)                      0.02       0.39 f
  U1248/ZN (INV_X4)                        0.02       0.41 r
  U1247/ZN (NAND3_X4)                      0.03       0.44 f
  U1808/ZN (NAND4_X2)                      0.04       0.48 r
  U807/ZN (INV_X4)                         0.02       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.00 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U997/ZN (NAND3_X1)                       0.03       0.11 f
  U1251/ZN (NAND2_X2)                      0.03       0.15 r
  U1253/ZN (NAND2_X4)                      0.02       0.16 f
  U2540/ZN (NAND2_X4)                      0.03       0.19 r
  U1953/ZN (INV_X8)                        0.01       0.20 f
  U1827/ZN (INV_X8)                        0.02       0.22 r
  U1332/ZN (NOR2_X4)                       0.02       0.24 f
  U2101/ZN (AOI21_X4)                      0.05       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.58 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U1057/ZN (INV_X2)                        0.02       0.58 f
  U2528/ZN (NOR2_X4)                       0.04       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U951/ZN (INV_X16)                        0.01       0.01 r
  U1600/ZN (NAND2_X4)                      0.01       0.02 f
  U1597/ZN (INV_X8)                        0.02       0.05 r
  U1102/ZN (NAND2_X2)                      0.02       0.07 f
  U1183/ZN (OAI21_X4)                      0.05       0.12 r
  U1026/ZN (NAND3_X4)                      0.03       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.66 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.45 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U2528/ZN (NOR2_X4)                       0.03       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1108/ZN (NAND2_X2)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.82 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U1795/ZN (NAND2_X4)                      0.02       0.88 f
  U2050/ZN (NAND2_X4)                      0.04       0.93 r
  U2468/ZN (NOR3_X4)                       0.02       0.95 f
  U1555/ZN (OR2_X2)                        0.06       1.01 f
  U1554/ZN (NAND2_X2)                      0.03       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U2143/ZN (INV_X32)                       0.01       0.01 r
  U2121/ZN (NAND3_X4)                      0.03       0.04 f
  U2457/ZN (NOR2_X4)                       0.04       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[9] (in)                                0.00       0.00 r
  U3200/ZN (NOR2_X4)                       0.01       0.01 f
  U2552/ZN (NAND2_X4)                      0.03       0.05 r
  U1449/ZN (INV_X8)                        0.01       0.06 f
  U1585/ZN (NAND3_X4)                      0.02       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.23 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U3409/ZN (OAI21_X4)                      0.04       0.58 r
  U3421/ZN (XNOR2_X2)                      0.07       0.65 r
  U1299/ZN (INV_X4)                        0.02       0.67 f
  U2382/ZN (INV_X16)                       0.02       0.69 r
  U1305/ZN (INV_X8)                        0.01       0.70 f
  U3490/ZN (NOR2_X4)                       0.03       0.74 r
  U2511/ZN (NAND2_X4)                      0.02       0.76 f
  U1200/ZN (INV_X4)                        0.02       0.78 r
  U2254/ZN (AOI211_X4)                     0.03       0.81 f
  U2710/ZN (OAI211_X4)                     0.04       0.85 r
  U1137/ZN (INV_X4)                        0.01       0.87 f
  U2253/ZN (NAND2_X4)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.00 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[6] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[6] (in)                                0.00       0.00 r
  U2060/ZN (INV_X32)                       0.01       0.01 f
  U2059/ZN (NAND2_X4)                      0.03       0.03 r
  U2731/ZN (INV_X8)                        0.02       0.05 f
  U2730/ZN (NAND2_X4)                      0.03       0.07 r
  U2797/ZN (NOR4_X4)                       0.02       0.10 f
  U3075/ZN (XNOR2_X2)                      0.07       0.16 f
  U2586/ZN (NAND2_X4)                      0.03       0.19 r
  U730/ZN (INV_X4)                         0.01       0.21 f
  U3116/ZN (OAI21_X4)                      0.04       0.24 r
  U1956/ZN (INV_X8)                        0.01       0.25 f
  U2625/ZN (NAND2_X4)                      0.02       0.28 r
  U2074/ZN (INV_X4)                        0.02       0.30 f
  U3151/ZN (OAI21_X4)                      0.04       0.34 r
  U2633/ZN (NAND2_X4)                      0.02       0.36 f
  U2786/ZN (NAND2_X4)                      0.05       0.41 r
  U653/ZN (NAND3_X2)                       0.03       0.44 f
  U1363/ZN (NAND2_X4)                      0.03       0.48 r
  U3280/ZN (XNOR2_X2)                      0.06       0.54 r
  U1729/ZN (NAND2_X4)                      0.03       0.57 f
  U1640/ZN (OAI211_X4)                     0.06       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1460/ZN (NOR2_X4)                       0.01       0.24 f
  U1462/ZN (NOR2_X4)                       0.02       0.27 r
  U1459/ZN (INV_X4)                        0.02       0.28 f
  U1016/ZN (INV_X2)                        0.02       0.30 r
  U1213/ZN (NAND2_X2)                      0.01       0.32 f
  U799/ZN (NAND2_X2)                       0.04       0.35 r
  U1473/ZN (INV_X8)                        0.02       0.37 f
  U1671/ZN (NAND2_X4)                      0.02       0.40 r
  U1486/ZN (INV_X8)                        0.02       0.41 f
  U3322/ZN (NAND3_X4)                      0.03       0.44 r
  U2550/ZN (INV_X4)                        0.01       0.45 f
  U2857/ZN (NAND3_X2)                      0.03       0.48 r
  U2756/ZN (NAND2_X2)                      0.02       0.51 f
  U1281/ZN (INV_X4)                        0.02       0.53 r
  U3323/ZN (XNOR2_X2)                      0.07       0.60 r
  U2292/ZN (INV_X8)                        0.02       0.62 f
  U2837/ZN (NAND2_X4)                      0.03       0.65 r
  U1936/ZN (INV_X4)                        0.02       0.66 f
  U1634/ZN (NOR3_X4)                       0.05       0.71 r
  U3494/ZN (OAI21_X4)                      0.03       0.74 f
  U2100/ZN (INV_X8)                        0.02       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U2581/ZN (OAI21_X2)                      0.04       0.87 r
  U3550/ZN (XNOR2_X2)                      0.07       0.94 r
  U2636/ZN (NAND2_X4)                      0.02       0.96 f
  U2626/ZN (INV_X8)                        0.02       0.99 r
  U1951/ZN (NOR2_X4)                       0.02       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U1505/ZN (NAND2_X2)                      0.04       0.14 r
  U776/ZN (NAND2_X2)                       0.02       0.16 f
  U818/ZN (INV_X4)                         0.02       0.19 r
  U2787/ZN (NAND3_X4)                      0.02       0.21 f
  U2755/ZN (NAND2_X4)                      0.03       0.24 r
  U704/ZN (INV_X4)                         0.01       0.25 f
  U1113/ZN (XNOR2_X2)                      0.06       0.31 f
  U1604/ZN (NAND2_X4)                      0.03       0.34 r
  U1605/ZN (OAI21_X4)                      0.02       0.36 f
  U1093/ZN (INV_X4)                        0.02       0.39 r
  U1613/ZN (NAND2_X4)                      0.02       0.41 f
  U1228/ZN (INV_X8)                        0.02       0.43 r
  U1661/ZN (OAI21_X4)                      0.02       0.45 f
  U1662/ZN (OAI21_X4)                      0.04       0.49 r
  U1641/ZN (XNOR2_X2)                      0.07       0.55 r
  U1637/ZN (NAND2_X4)                      0.02       0.58 f
  U1640/ZN (OAI211_X4)                     0.05       0.63 r
  U1621/ZN (NAND3_X2)                      0.05       0.68 f
  U1411/ZN (NAND2_X2)                      0.04       0.72 r
  U1581/ZN (INV_X4)                        0.01       0.73 f
  U1563/ZN (NAND2_X4)                      0.02       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.07       0.21 f
  U3134/ZN (OAI21_X4)                      0.05       0.26 r
  U3135/ZN (XNOR2_X2)                      0.07       0.33 r
  U1218/ZN (INV_X4)                        0.02       0.35 f
  U2682/ZN (OAI21_X4)                      0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1593/ZN (NAND3_X4)                      0.03       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U1057/ZN (INV_X2)                        0.02       0.58 f
  U2528/ZN (NOR2_X4)                       0.04       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.55 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.59 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.70 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.75 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1545/ZN (NAND2_X1)                      0.04       1.11 r
  U1541/ZN (NAND2_X2)                      0.01       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U1006/ZN (OAI211_X4)                     0.04       0.37 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U1343/ZN (NAND2_X4)                      0.03       0.69 r
  U2061/ZN (NAND2_X4)                      0.02       0.71 f
  U1624/ZN (NAND3_X2)                      0.03       0.74 r
  U1564/ZN (NAND3_X2)                      0.03       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U1601/ZN (INV_X16)                       0.01       0.01 f
  U1600/ZN (NAND2_X4)                      0.03       0.03 r
  U1597/ZN (INV_X8)                        0.02       0.05 f
  U1589/ZN (NAND3_X2)                      0.04       0.08 r
  U1588/ZN (INV_X8)                        0.02       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.22 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U3408/ZN (NAND2_X2)                      0.04       0.70 r
  U2392/ZN (INV_X4)                        0.02       0.71 f
  U3428/ZN (NAND3_X2)                      0.03       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.06       0.21 f
  U1463/ZN (INV_X8)                        0.02       0.23 r
  U1540/ZN (OAI21_X4)                      0.02       0.25 f
  U1574/ZN (XNOR2_X2)                      0.06       0.31 f
  U651/ZN (INV_X4)                         0.03       0.34 r
  U1571/ZN (NAND3_X4)                      0.04       0.38 f
  U2648/ZN (INV_X4)                        0.02       0.40 r
  U1689/ZN (NOR2_X4)                       0.02       0.42 f
  U2461/ZN (NAND2_X4)                      0.03       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.70 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U2832/ZN (NAND3_X4)                      0.03       0.79 f
  U2711/ZN (NAND4_X4)                      0.03       0.82 r
  U2710/ZN (OAI211_X4)                     0.04       0.86 f
  U2393/ZN (NAND2_X2)                      0.03       0.89 r
  U2302/ZN (NAND2_X4)                      0.02       0.91 f
  U2799/ZN (NAND2_X4)                      0.03       0.95 r
  U2395/ZN (NAND2_X4)                      0.02       0.97 f
  U3530/ZN (OAI21_X4)                      0.04       1.00 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.65 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.80 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1712/ZN (INV_X2)                        0.02       0.98 f
  U2055/ZN (NAND2_X2)                      0.02       1.01 r
  U2056/ZN (NAND2_X2)                      0.02       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[3] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.15 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.28 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U1978/ZN (NAND4_X4)                      0.02       0.08 f
  U1179/ZN (INV_X4)                        0.02       0.10 r
  U2496/ZN (NAND2_X4)                      0.01       0.12 f
  U2497/ZN (NAND2_X4)                      0.03       0.15 r
  U2631/ZN (INV_X8)                        0.02       0.17 f
  U2998/ZN (OAI21_X4)                      0.03       0.19 r
  U1758/ZN (NAND2_X2)                      0.02       0.22 f
  U2051/ZN (INV_X4)                        0.02       0.24 r
  U2052/ZN (INV_X8)                        0.01       0.25 f
  U2101/ZN (AOI21_X4)                      0.04       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1578/ZN (INV_X8)                        0.02       0.61 r
  U978/ZN (INV_X4)                         0.01       0.62 f
  U1484/ZN (AND4_X4)                       0.08       0.70 f
  U1772/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1133/ZN (OAI22_X4)                      0.05       0.29 r
  U2355/ZN (INV_X4)                        0.01       0.30 f
  U2585/ZN (NAND2_X4)                      0.02       0.32 r
  U2657/ZN (NAND2_X4)                      0.02       0.35 f
  U2749/ZN (INV_X8)                        0.03       0.37 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U3408/ZN (NAND2_X2)                      0.04       0.70 r
  U2392/ZN (INV_X4)                        0.02       0.71 f
  U3428/ZN (NAND3_X2)                      0.03       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3007/ZN (NOR3_X4)                       0.05       0.05 r
  U1410/ZN (NAND2_X4)                      0.02       0.07 f
  U728/ZN (INV_X8)                         0.01       0.08 r
  U997/ZN (NAND3_X1)                       0.03       0.11 f
  U1251/ZN (NAND2_X2)                      0.03       0.15 r
  U1253/ZN (NAND2_X4)                      0.02       0.16 f
  U2540/ZN (NAND2_X4)                      0.03       0.19 r
  U1953/ZN (INV_X8)                        0.01       0.20 f
  U1827/ZN (INV_X8)                        0.02       0.22 r
  U1332/ZN (NOR2_X4)                       0.02       0.24 f
  U2101/ZN (AOI21_X4)                      0.05       0.29 r
  U2778/ZN (NAND2_X4)                      0.02       0.31 f
  U2865/ZN (NAND2_X4)                      0.04       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U2170/ZN (OAI211_X4)                     0.05       0.68 r
  U1088/ZN (INV_X4)                        0.01       0.70 f
  U3543/ZN (NOR2_X4)                       0.03       0.73 r
  U780/ZN (AOI21_X4)                       0.02       0.75 f
  U3544/ZN (OAI21_X4)                      0.05       0.80 r
  U1331/ZN (NAND2_X4)                      0.02       0.82 f
  U3554/ZN (OAI21_X4)                      0.05       0.86 r
  U2370/ZN (INV_X4)                        0.01       0.88 f
  U2185/ZN (NAND2_X4)                      0.02       0.90 r
  U2369/ZN (NAND2_X2)                      0.02       0.92 f
  U2746/ZN (NAND2_X4)                      0.03       0.95 r
  U1308/ZN (INV_X8)                        0.01       0.96 f
  U1547/ZN (NOR2_X2)                       0.04       0.99 r
  U3555/ZN (AOI21_X4)                      0.03       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.59 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.73 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.46 f
  U2658/ZN (OAI21_X4)                      0.03       0.49 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U2581/ZN (OAI21_X2)                      0.04       0.87 r
  U3550/ZN (XNOR2_X2)                      0.07       0.94 r
  U2636/ZN (NAND2_X4)                      0.02       0.96 f
  U2626/ZN (INV_X8)                        0.02       0.99 r
  U1951/ZN (NOR2_X4)                       0.02       1.00 f
  U1159/ZN (NAND4_X2)                      0.05       1.05 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2786/ZN (NAND2_X4)                      0.03       0.42 f
  U2088/ZN (INV_X8)                        0.02       0.44 r
  U2087/ZN (INV_X4)                        0.01       0.45 f
  U2785/ZN (NAND3_X2)                      0.03       0.48 r
  U649/ZN (NAND2_X2)                       0.03       0.51 f
  U817/ZN (INV_X4)                         0.02       0.53 r
  U1735/ZN (NAND2_X4)                      0.02       0.54 f
  U1630/ZN (NAND2_X4)                      0.02       0.57 r
  U1627/ZN (INV_X8)                        0.02       0.58 f
  U1629/ZN (NOR4_X2)                       0.09       0.68 r
  U3305/ZN (NOR3_X4)                       0.02       0.70 f
  U2268/ZN (NAND2_X4)                      0.02       0.72 r
  U2659/ZN (NAND2_X4)                      0.02       0.74 f
  U2356/ZN (INV_X8)                        0.02       0.76 r
  U2422/ZN (NAND2_X4)                      0.02       0.77 f
  U1741/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U3382/ZN (INV_X4)                        0.02       0.52 r
  U971/ZN (NOR3_X4)                        0.01       0.53 f
  U1177/ZN (OAI21_X4)                      0.03       0.56 r
  U3383/ZN (XNOR2_X2)                      0.07       0.63 r
  U2556/ZN (NAND2_X4)                      0.02       0.65 f
  U1782/ZN (NAND2_X2)                      0.03       0.69 r
  U3384/ZN (INV_X4)                        0.02       0.70 f
  U948/ZN (AND2_X2)                        0.05       0.76 f
  U2358/ZN (AOI21_X4)                      0.04       0.80 r
  U1935/ZN (INV_X4)                        0.01       0.82 f
  U1934/ZN (NAND2_X4)                      0.03       0.84 r
  U781/ZN (NAND2_X2)                       0.02       0.86 f
  U2735/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U2019/ZN (INV_X2)                        0.02       1.00 f
  U2866/ZN (OAI221_X4)                     0.08       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[0] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[0] (in)                                0.00       0.00 f
  U1435/ZN (INV_X32)                       0.01       0.01 r
  U1300/ZN (NAND3_X2)                      0.03       0.04 f
  U2797/ZN (NOR4_X4)                       0.08       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U2183/ZN (INV_X4)                        0.01       0.47 f
  U2658/ZN (OAI21_X4)                      0.03       0.50 r
  U3301/ZN (XNOR2_X2)                      0.06       0.56 r
  U2464/ZN (NAND2_X4)                      0.03       0.59 f
  U1764/ZN (INV_X4)                        0.03       0.62 r
  U1794/ZN (INV_X8)                        0.02       0.64 f
  U1087/ZN (OAI211_X2)                     0.06       0.69 r
  U2855/ZN (NAND2_X4)                      0.03       0.72 f
  U1033/ZN (NAND2_X4)                      0.04       0.76 r
  U3520/ZN (NAND3_X2)                      0.03       0.79 f
  U2131/ZN (NAND2_X4)                      0.03       0.82 r
  U749/ZN (INV_X4)                         0.02       0.83 f
  U3536/ZN (OAI21_X4)                      0.04       0.88 r
  U1546/ZN (XNOR2_X2)                      0.07       0.95 r
  U1547/ZN (NOR2_X2)                       0.03       0.97 f
  U3555/ZN (AOI21_X4)                      0.05       1.03 r
  U2727/ZN (OAI21_X4)                      0.03       1.05 f
  U2819/ZN (NAND2_X4)                      0.03       1.08 r
  U2531/ZN (INV_X4)                        0.01       1.09 f
  U2529/ZN (NAND2_X4)                      0.02       1.11 r
  U2530/ZN (NAND2_X2)                      0.01       1.12 f
  result[35] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[1] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[1] (in)                                0.00       0.00 f
  U1596/ZN (INV_X32)                       0.01       0.02 r
  U1593/ZN (NAND3_X4)                      0.02       0.04 f
  U1591/ZN (INV_X8)                        0.02       0.06 r
  U1592/ZN (NAND2_X4)                      0.02       0.07 f
  U3057/ZN (NOR3_X4)                       0.03       0.10 r
  U3058/ZN (XNOR2_X2)                      0.07       0.17 r
  U2376/ZN (NAND2_X2)                      0.02       0.19 f
  U2580/ZN (INV_X4)                        0.02       0.21 r
  U3059/ZN (XNOR2_X2)                      0.06       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U1057/ZN (INV_X2)                        0.02       0.58 f
  U2528/ZN (NOR2_X4)                       0.04       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1108/ZN (NAND2_X2)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.81 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U2718/ZN (NAND2_X4)                      0.02       0.09 f
  U2719/ZN (NAND2_X4)                      0.02       0.11 r
  U667/ZN (INV_X8)                         0.01       0.12 f
  U1400/ZN (NOR2_X4)                       0.02       0.15 r
  U2592/ZN (NAND2_X4)                      0.02       0.17 f
  U982/ZN (NAND2_X2)                       0.04       0.20 r
  U981/ZN (INV_X4)                         0.01       0.22 f
  U2049/ZN (NAND2_X2)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.66 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2124/ZN (NAND2_X4)                      0.03       0.71 r
  U1623/ZN (NAND2_X4)                      0.02       0.73 f
  U3426/ZN (NAND3_X2)                      0.04       0.77 r
  U2547/ZN (NAND2_X4)                      0.03       0.80 f
  U2091/ZN (INV_X8)                        0.02       0.81 r
  U2379/ZN (NAND2_X4)                      0.01       0.83 f
  U2220/ZN (NAND2_X4)                      0.03       0.86 r
  U2815/ZN (NAND2_X4)                      0.02       0.88 f
  U1691/ZN (NAND4_X2)                      0.06       0.94 r
  U3446/ZN (INV_X4)                        0.02       0.96 f
  U2862/ZN (NAND2_X4)                      0.02       0.98 r
  U1538/ZN (INV_X4)                        0.01       0.99 f
  U1536/ZN (OAI21_X4)                      0.04       1.03 r
  U974/ZN (INV_X8)                         0.01       1.04 f
  U3528/ZN (OAI21_X4)                      0.04       1.08 r
  U2215/ZN (INV_X4)                        0.01       1.09 f
  U1046/ZN (NAND2_X4)                      0.02       1.11 r
  U2214/ZN (NAND2_X2)                      0.01       1.12 f
  result[33] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U1496/ZN (NOR2_X4)                       0.02       0.51 f
  U1497/ZN (INV_X4)                        0.02       0.53 r
  U2525/ZN (NAND2_X4)                      0.02       0.55 f
  U2798/ZN (NAND2_X4)                      0.02       0.57 r
  U805/ZN (INV_X4)                         0.02       0.59 f
  U3367/ZN (NOR2_X4)                       0.02       0.61 r
  U2514/ZN (NAND4_X2)                      0.04       0.64 f
  U1068/ZN (INV_X8)                        0.02       0.67 r
  U2226/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.02       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U2638/ZN (NAND4_X4)                      0.05       0.79 r
  U2637/ZN (NAND2_X4)                      0.03       0.82 f
  U1725/ZN (NOR2_X4)                       0.03       0.85 r
  U1715/ZN (INV_X4)                        0.01       0.86 f
  U1713/ZN (NAND2_X4)                      0.02       0.88 r
  U1059/ZN (NAND2_X2)                      0.02       0.90 f
  U1702/ZN (NOR3_X4)                       0.06       0.97 r
  U1555/ZN (OR2_X2)                        0.04       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2073/ZN (INV_X4)                        0.02       0.31 r
  U3153/ZN (NOR2_X4)                       0.01       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2864/ZN (NAND2_X4)                      0.03       0.44 r
  U2172/ZN (INV_X8)                        0.01       0.46 f
  U1242/ZN (NAND2_X2)                      0.03       0.49 r
  U2203/ZN (NAND2_X4)                      0.02       0.51 f
  U2527/ZN (NAND2_X4)                      0.03       0.54 r
  U2285/ZN (INV_X8)                        0.02       0.56 f
  U3191/ZN (NOR3_X4)                       0.04       0.60 r
  U2130/ZN (NOR2_X2)                       0.02       0.62 f
  U3192/ZN (OAI211_X2)                     0.05       0.67 r
  U3209/ZN (NAND2_X2)                      0.03       0.70 f
  U3210/ZN (NAND2_X2)                      0.04       0.74 r
  U986/ZN (NAND2_X1)                       0.03       0.77 f
  U1288/ZN (NAND2_X4)                      0.04       0.81 r
  U1079/ZN (NAND2_X4)                      0.02       0.83 f
  U2801/ZN (NAND4_X4)                      0.06       0.89 r
  U3352/ZN (NAND3_X4)                      0.05       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.98 f
  U2841/ZN (NAND2_X4)                      0.03       1.01 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2830/ZN (OAI21_X2)                      0.04       1.06 r
  U2328/ZN (XNOR2_X2)                      0.06       1.12 r
  result[30] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[13] (in)                               0.00       0.00 f
  U2155/ZN (INV_X32)                       0.01       0.01 r
  U2152/ZN (NAND2_X4)                      0.02       0.03 f
  U2153/ZN (INV_X4)                        0.02       0.05 r
  U1450/ZN (NAND3_X4)                      0.03       0.08 f
  U1443/ZN (NOR2_X4)                       0.03       0.11 r
  U944/ZN (NAND2_X2)                       0.02       0.13 f
  U2553/ZN (OAI21_X4)                      0.05       0.18 r
  U2343/ZN (NAND2_X4)                      0.03       0.20 f
  U2077/ZN (OAI22_X4)                      0.07       0.27 r
  U922/ZN (INV_X4)                         0.01       0.29 f
  U1213/ZN (NAND2_X2)                      0.03       0.31 r
  U799/ZN (NAND2_X2)                       0.03       0.34 f
  U1473/ZN (INV_X8)                        0.02       0.36 r
  U1671/ZN (NAND2_X4)                      0.02       0.38 f
  U1486/ZN (INV_X8)                        0.02       0.40 r
  U3322/ZN (NAND3_X4)                      0.03       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.56 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U2815/ZN (NAND2_X4)                      0.03       0.88 r
  U3460/ZN (INV_X4)                        0.02       0.90 f
  U966/ZN (OAI21_X4)                       0.04       0.94 r
  U3509/ZN (INV_X4)                        0.01       0.95 f
  U2439/ZN (NAND2_X4)                      0.02       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2940/ZN (NOR2_X4)                       0.01       0.01 f
  U2645/ZN (NAND2_X4)                      0.03       0.04 r
  U2480/ZN (INV_X4)                        0.01       0.05 f
  U2718/ZN (NAND2_X4)                      0.03       0.08 r
  U1834/ZN (INV_X2)                        0.02       0.10 f
  U1027/ZN (INV_X8)                        0.02       0.12 r
  U1026/ZN (NAND3_X4)                      0.02       0.14 f
  U2604/ZN (NAND2_X4)                      0.04       0.18 r
  U2684/ZN (NAND2_X4)                      0.03       0.21 f
  U2694/ZN (NAND4_X4)                      0.05       0.26 r
  U2693/ZN (INV_X8)                        0.02       0.27 f
  U2840/ZN (NAND2_X4)                      0.03       0.31 r
  U2839/ZN (NAND3_X4)                      0.04       0.34 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2455/ZN (OAI221_X4)                     0.10       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1996/ZN (NOR2_X4)                       0.03       0.03 r
  U1995/ZN (NAND2_X4)                      0.02       0.05 f
  U1994/ZN (INV_X8)                        0.02       0.07 r
  U1275/ZN (NAND2_X4)                      0.02       0.08 f
  U2066/ZN (NOR2_X4)                       0.03       0.11 r
  U3021/ZN (XNOR2_X2)                      0.06       0.18 r
  U2065/ZN (INV_X4)                        0.02       0.19 f
  U3060/ZN (OAI21_X4)                      0.03       0.22 r
  U3110/ZN (NAND3_X2)                      0.03       0.26 f
  U2470/ZN (NAND4_X4)                      0.04       0.30 r
  U3153/ZN (NOR2_X4)                       0.02       0.32 f
  U2865/ZN (NAND2_X4)                      0.03       0.35 r
  U1345/ZN (INV_X4)                        0.01       0.36 f
  U1528/ZN (NAND2_X4)                      0.03       0.39 r
  U2838/ZN (NAND2_X4)                      0.02       0.41 f
  U2461/ZN (NAND2_X4)                      0.04       0.45 r
  U3335/ZN (NAND4_X2)                      0.03       0.48 f
  U3363/ZN (NAND2_X2)                      0.03       0.51 r
  U3364/ZN (XNOR2_X2)                      0.07       0.59 r
  U2404/ZN (NAND2_X2)                      0.04       0.63 f
  U1575/ZN (NAND2_X2)                      0.04       0.67 r
  U935/ZN (NOR2_X4)                        0.02       0.69 f
  U1566/ZN (NAND2_X4)                      0.02       0.71 r
  U1565/ZN (INV_X4)                        0.01       0.72 f
  U1563/ZN (NAND2_X4)                      0.03       0.75 r
  U1564/ZN (NAND3_X2)                      0.02       0.77 f
  U1464/ZN (XNOR2_X2)                      0.06       0.83 f
  U1465/ZN (NAND2_X4)                      0.03       0.87 r
  U1020/ZN (INV_X4)                        0.01       0.88 f
  U3458/ZN (OAI21_X4)                      0.04       0.92 r
  U3459/ZN (NAND3_X4)                      0.03       0.95 f
  U2439/ZN (NAND2_X4)                      0.03       0.98 r
  U1552/ZN (INV_X4)                        0.01       0.99 f
  U1550/ZN (NOR2_X4)                       0.03       1.02 r
  U1549/ZN (OAI21_X4)                      0.02       1.04 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[2] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[2] (in)                                0.00       0.00 f
  U1595/ZN (INV_X32)                       0.01       0.01 r
  U1594/ZN (NAND3_X4)                      0.03       0.04 f
  U1314/ZN (INV_X16)                       0.02       0.06 r
  U815/ZN (NAND2_X2)                       0.02       0.09 f
  U2861/ZN (NOR4_X4)                       0.04       0.13 r
  U790/ZN (OAI21_X2)                       0.03       0.16 f
  U3055/ZN (NOR2_X4)                       0.05       0.21 r
  U3059/ZN (XNOR2_X2)                      0.07       0.28 r
  U1135/ZN (NAND2_X4)                      0.02       0.30 f
  U995/ZN (NAND2_X4)                       0.02       0.32 r
  U3160/ZN (INV_X4)                        0.01       0.34 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U2271/ZN (NAND2_X4)                      0.02       0.45 f
  U2341/ZN (XNOR2_X2)                      0.07       0.52 f
  U1022/ZN (NAND2_X2)                      0.03       0.56 r
  U1057/ZN (INV_X2)                        0.02       0.58 f
  U2528/ZN (NOR2_X4)                       0.04       0.62 r
  U2282/ZN (NAND3_X4)                      0.03       0.64 f
  U2239/ZN (INV_X8)                        0.02       0.66 r
  U1107/ZN (NAND2_X4)                      0.02       0.68 f
  U2126/ZN (NAND2_X4)                      0.03       0.71 r
  U3432/ZN (NAND3_X4)                      0.03       0.74 f
  U1202/ZN (INV_X1)                        0.05       0.79 r
  U2001/ZN (NOR2_X4)                       0.02       0.81 f
  U2742/ZN (NAND2_X4)                      0.03       0.83 r
  U2666/ZN (NAND2_X4)                      0.02       0.85 f
  U1293/ZN (NAND2_X1)                      0.04       0.89 r
  U1295/ZN (NAND2_X4)                      0.03       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1672/ZN (OAI21_X4)                      0.03       0.47 r
  U1363/ZN (NAND2_X4)                      0.02       0.49 f
  U3280/ZN (XNOR2_X2)                      0.06       0.55 f
  U1729/ZN (NAND2_X4)                      0.04       0.59 r
  U1326/ZN (INV_X4)                        0.02       0.61 f
  U975/ZN (NAND2_X2)                       0.03       0.63 r
  U1743/ZN (INV_X4)                        0.01       0.65 f
  U3305/ZN (NOR3_X4)                       0.04       0.69 r
  U2268/ZN (NAND2_X4)                      0.02       0.71 f
  U2659/ZN (NAND2_X4)                      0.02       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: y[0] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  y[0] (in)                                0.00       0.00 f
  U1610/ZN (INV_X32)                       0.01       0.01 r
  U1609/ZN (NAND2_X4)                      0.02       0.03 f
  U794/ZN (INV_X8)                         0.04       0.07 r
  U1608/ZN (INV_X32)                       0.03       0.10 f
  U792/ZN (NOR2_X2)                        0.05       0.15 r
  U3201/ZN (AOI21_X4)                      0.02       0.17 f
  U2769/ZN (NAND2_X4)                      0.04       0.22 r
  U2043/ZN (INV_X2)                        0.02       0.23 f
  U1042/ZN (NAND2_X2)                      0.03       0.26 r
  U768/ZN (NAND2_X4)                       0.02       0.28 f
  U3220/ZN (OAI21_X4)                      0.05       0.33 r
  U1615/ZN (INV_X4)                        0.01       0.34 f
  U1605/ZN (OAI21_X4)                      0.03       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.39 f
  U1613/ZN (NAND2_X4)                      0.03       0.42 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U1661/ZN (OAI21_X4)                      0.03       0.47 r
  U1662/ZN (OAI21_X4)                      0.03       0.50 f
  U1641/ZN (XNOR2_X2)                      0.06       0.56 f
  U1637/ZN (NAND2_X4)                      0.03       0.59 r
  U1640/ZN (OAI211_X4)                     0.04       0.63 f
  U1621/ZN (NAND3_X2)                      0.07       0.70 r
  U1411/ZN (NAND2_X2)                      0.02       0.73 f
  U1581/ZN (INV_X4)                        0.02       0.75 r
  U1563/ZN (NAND2_X4)                      0.02       0.76 f
  U1564/ZN (NAND3_X2)                      0.03       0.79 r
  U1464/ZN (XNOR2_X2)                      0.07       0.86 r
  U1465/ZN (NAND2_X4)                      0.03       0.88 f
  U1693/ZN (NAND3_X2)                      0.04       0.92 r
  U1702/ZN (NOR3_X4)                       0.03       0.95 f
  U1556/ZN (NOR4_X2)                       0.09       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3075/ZN (XNOR2_X2)                      0.07       0.20 r
  U2586/ZN (NAND2_X4)                      0.02       0.22 f
  U730/ZN (INV_X4)                         0.02       0.24 r
  U3116/ZN (OAI21_X4)                      0.02       0.26 f
  U1956/ZN (INV_X8)                        0.02       0.28 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U1006/ZN (OAI211_X4)                     0.04       0.38 r
  U2695/ZN (NAND2_X4)                      0.02       0.40 f
  U2455/ZN (OAI221_X4)                     0.09       0.49 r
  U2235/ZN (NAND2_X4)                      0.02       0.51 f
  U2525/ZN (NAND2_X4)                      0.03       0.54 r
  U2798/ZN (NAND2_X4)                      0.02       0.56 f
  U805/ZN (INV_X4)                         0.03       0.58 r
  U3367/ZN (NOR2_X4)                       0.01       0.60 f
  U2514/ZN (NAND4_X2)                      0.06       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1544/ZN (INV_X4)                        0.01       1.08 f
  U745/ZN (NAND2_X2)                       0.02       1.11 r
  U1541/ZN (NAND2_X2)                      0.02       1.12 f
  result[34] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[3] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[3] (in)                                0.00       0.00 f
  U3048/ZN (NOR2_X4)                       0.03       0.03 r
  U2692/ZN (NAND2_X4)                      0.03       0.06 f
  U2797/ZN (NOR4_X4)                       0.07       0.12 r
  U3120/ZN (XNOR2_X2)                      0.07       0.19 r
  U2462/ZN (NAND2_X4)                      0.03       0.22 f
  U1193/ZN (INV_X8)                        0.02       0.24 r
  U1192/ZN (NOR2_X4)                       0.01       0.25 f
  U2828/ZN (NAND2_X4)                      0.02       0.27 r
  U2625/ZN (NAND2_X4)                      0.02       0.29 f
  U2074/ZN (INV_X4)                        0.02       0.32 r
  U1018/ZN (NOR2_X4)                       0.02       0.33 f
  U964/ZN (OAI211_X2)                      0.04       0.38 r
  U2008/ZN (NAND2_X2)                      0.03       0.40 f
  U2728/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U920/ZN (NAND2_X2)                       0.03       0.48 r
  U1570/ZN (XNOR2_X2)                      0.07       0.55 r
  U1907/ZN (INV_X8)                        0.02       0.57 f
  U992/ZN (NAND2_X2)                       0.04       0.62 r
  U1484/ZN (AND4_X4)                       0.07       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U2467/ZN (NAND2_X4)                      0.02       0.86 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2039/ZN (INV_X4)                        0.01       1.08 f
  U1970/ZN (NAND2_X2)                      0.02       1.11 r
  U2332/ZN (NAND2_X2)                      0.01       1.12 f
  result[32] (out)                         0.00       1.12 f
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[4] (input port clocked by clk)
  Endpoint: result[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[4] (in)                                0.00       0.00 r
  U2097/ZN (INV_X32)                       0.01       0.01 f
  U2175/ZN (NAND2_X4)                      0.02       0.03 r
  U963/ZN (INV_X4)                         0.02       0.04 f
  U1978/ZN (NAND4_X4)                      0.05       0.09 r
  U1179/ZN (INV_X4)                        0.01       0.11 f
  U2496/ZN (NAND2_X4)                      0.02       0.13 r
  U2497/ZN (NAND2_X4)                      0.02       0.15 f
  U1914/ZN (AOI21_X2)                      0.05       0.20 r
  U2210/ZN (INV_X4)                        0.01       0.22 f
  U2209/ZN (NAND2_X4)                      0.03       0.24 r
  U1196/ZN (NAND2_X4)                      0.02       0.26 f
  U3062/ZN (INV_X4)                        0.02       0.28 r
  U1535/ZN (NAND2_X4)                      0.02       0.30 f
  U1441/ZN (INV_X8)                        0.02       0.32 r
  U2839/ZN (NAND3_X4)                      0.03       0.35 f
  U1792/ZN (INV_X8)                        0.02       0.37 r
  U2682/ZN (OAI21_X4)                      0.02       0.39 f
  U2671/ZN (NAND2_X4)                      0.03       0.43 r
  U3215/ZN (NAND3_X2)                      0.03       0.46 f
  U2179/ZN (NAND2_X2)                      0.04       0.49 r
  U1232/ZN (XNOR2_X2)                      0.07       0.57 r
  U1568/ZN (INV_X8)                        0.03       0.59 f
  U2644/ZN (NAND2_X4)                      0.04       0.63 r
  U1484/ZN (AND4_X4)                       0.06       0.69 r
  U1772/ZN (NAND2_X4)                      0.02       0.70 f
  U2659/ZN (NAND2_X4)                      0.03       0.73 r
  U2356/ZN (INV_X8)                        0.01       0.74 f
  U2422/ZN (NAND2_X4)                      0.02       0.77 r
  U2169/ZN (INV_X4)                        0.01       0.78 f
  U2389/ZN (NAND2_X4)                      0.02       0.80 r
  U2390/ZN (NAND2_X4)                      0.02       0.82 f
  U2249/ZN (NAND2_X4)                      0.03       0.84 r
  U3350/ZN (NAND2_X2)                      0.02       0.87 f
  U2762/ZN (NAND2_X4)                      0.03       0.89 r
  U3352/ZN (NAND3_X4)                      0.04       0.93 f
  U2517/ZN (NAND2_X4)                      0.03       0.96 r
  U1937/ZN (OAI21_X4)                      0.02       0.99 f
  U2841/ZN (NAND2_X4)                      0.03       1.02 r
  U777/ZN (INV_X8)                         0.01       1.03 f
  U2866/ZN (OAI221_X4)                     0.04       1.07 r
  U2331/ZN (NAND2_X2)                      0.02       1.10 f
  U2332/ZN (NAND2_X2)                      0.02       1.12 r
  result[32] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[13] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  x[13] (in)                               0.00       0.00 r
  U2155/ZN (INV_X32)                       0.01       0.01 f
  U2152/ZN (NAND2_X4)                      0.03       0.04 r
  U1587/ZN (NOR3_X4)                       0.02       0.06 f
  U1585/ZN (NAND3_X4)                      0.03       0.08 r
  U1584/ZN (INV_X16)                       0.01       0.10 f
  U2459/ZN (NAND3_X2)                      0.04       0.14 r
  U3284/ZN (XNOR2_X2)                      0.07       0.21 r
  U1440/ZN (INV_X8)                        0.02       0.24 f
  U1476/ZN (OAI22_X4)                      0.06       0.29 r
  U1147/ZN (INV_X4)                        0.01       0.31 f
  U1145/ZN (NAND2_X4)                      0.02       0.33 r
  U1146/ZN (NAND2_X4)                      0.03       0.36 f
  U709/ZN (INV_X16)                        0.02       0.38 r
  U708/ZN (NAND2_X4)                       0.02       0.39 f
  U2105/ZN (INV_X8)                        0.02       0.41 r
  U3322/ZN (NAND3_X4)                      0.02       0.43 f
  U2696/ZN (NOR2_X4)                       0.04       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.50 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.73 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U1181/ZN (INV_X8)                        0.02       0.94 r
  U1419/ZN (NOR3_X4)                       0.01       0.96 f
  U3530/ZN (OAI21_X4)                      0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.03       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2716/ZN (NAND2_X4)                      0.03       0.53 r
  U2612/ZN (INV_X8)                        0.01       0.54 f
  U1371/ZN (OAI21_X1)                      0.05       0.59 r
  U2081/ZN (NAND2_X2)                      0.03       0.63 f
  U1724/ZN (XNOR2_X2)                      0.06       0.68 r
  U1720/ZN (INV_X8)                        0.02       0.70 f
  U1723/ZN (NAND2_X4)                      0.03       0.72 r
  U3485/ZN (INV_X4)                        0.01       0.74 f
  U2870/ZN (AOI211_X4)                     0.07       0.81 r
  U2742/ZN (NAND2_X4)                      0.02       0.83 f
  U2666/ZN (NAND2_X4)                      0.03       0.86 r
  U1296/ZN (INV_X2)                        0.02       0.88 f
  U1294/ZN (NAND2_X4)                      0.02       0.90 r
  U1295/ZN (NAND2_X4)                      0.02       0.92 f
  U2252/ZN (NAND2_X4)                      0.03       0.95 r
  U2715/ZN (INV_X4)                        0.02       0.97 f
  U2516/ZN (NOR2_X4)                       0.03       1.00 r
  U2515/ZN (OAI21_X4)                      0.02       1.02 f
  U2727/ZN (OAI21_X4)                      0.04       1.06 r
  U2819/ZN (NAND2_X4)                      0.02       1.08 f
  U2531/ZN (INV_X4)                        0.02       1.09 r
  U2529/ZN (NAND2_X4)                      0.01       1.11 f
  U2530/ZN (NAND2_X2)                      0.02       1.12 r
  result[35] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[7] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[7] (in)                                0.00       0.00 f
  U1590/ZN (NOR4_X4)                       0.07       0.07 r
  U1589/ZN (NAND3_X2)                      0.03       0.11 f
  U1588/ZN (INV_X8)                        0.03       0.13 r
  U1582/ZN (NAND2_X4)                      0.01       0.15 f
  U1583/ZN (XNOR2_X2)                      0.05       0.20 r
  U1463/ZN (INV_X8)                        0.02       0.21 f
  U1540/ZN (OAI21_X4)                      0.04       0.25 r
  U1113/ZN (XNOR2_X2)                      0.07       0.32 r
  U1604/ZN (NAND2_X4)                      0.02       0.34 f
  U1605/ZN (OAI21_X4)                      0.04       0.38 r
  U1093/ZN (INV_X4)                        0.02       0.40 f
  U1613/ZN (NAND2_X4)                      0.03       0.43 r
  U1228/ZN (INV_X8)                        0.02       0.44 f
  U2696/ZN (NOR2_X4)                       0.03       0.47 r
  U2750/ZN (NAND2_X4)                      0.03       0.49 f
  U2753/ZN (NAND2_X4)                      0.04       0.53 r
  U1767/ZN (NAND2_X4)                      0.02       0.55 f
  U2442/ZN (XNOR2_X2)                      0.06       0.62 f
  U2707/ZN (INV_X8)                        0.03       0.65 r
  U2652/ZN (INV_X8)                        0.01       0.66 f
  U2615/ZN (NAND2_X4)                      0.03       0.68 r
  U1197/ZN (INV_X2)                        0.02       0.70 f
  U3427/ZN (AOI21_X4)                      0.05       0.75 r
  U1230/ZN (NAND2_X4)                      0.02       0.77 f
  U2547/ZN (NAND2_X4)                      0.04       0.81 r
  U2091/ZN (INV_X8)                        0.01       0.82 f
  U2379/ZN (NAND2_X4)                      0.02       0.84 r
  U2220/ZN (NAND2_X4)                      0.02       0.86 f
  U1795/ZN (NAND2_X4)                      0.03       0.89 r
  U2050/ZN (NAND2_X4)                      0.02       0.91 f
  U2468/ZN (NOR3_X4)                       0.05       0.97 r
  U1555/ZN (OR2_X2)                        0.05       1.01 r
  U1554/ZN (NAND2_X2)                      0.02       1.03 f
  U1548/ZN (OAI21_X4)                      0.04       1.07 r
  U1545/ZN (NAND2_X1)                      0.03       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


  Startpoint: x[9] (input port clocked by clk)
  Endpoint: result[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  foureach           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  x[9] (in)                                0.00       0.00 f
  U3051/ZN (NOR2_X4)                       0.03       0.03 r
  U2426/ZN (NAND2_X4)                      0.02       0.06 f
  U2457/ZN (NOR2_X4)                       0.03       0.09 r
  U2456/ZN (NAND2_X4)                      0.02       0.11 f
  U2444/ZN (INV_X8)                        0.02       0.12 r
  U1495/ZN (NAND2_X4)                      0.02       0.14 f
  U2129/ZN (XNOR2_X2)                      0.06       0.20 r
  U3134/ZN (OAI21_X4)                      0.03       0.23 f
  U2737/ZN (NAND2_X4)                      0.05       0.28 r
  U1106/ZN (INV_X8)                        0.01       0.30 f
  U714/ZN (OR2_X2)                         0.05       0.35 f
  U2443/ZN (NOR2_X2)                       0.04       0.39 r
  U2671/ZN (NAND2_X4)                      0.02       0.41 f
  U3215/ZN (NAND3_X2)                      0.04       0.46 r
  U920/ZN (NAND2_X2)                       0.02       0.48 f
  U1570/ZN (XNOR2_X2)                      0.06       0.54 f
  U1907/ZN (INV_X8)                        0.03       0.57 r
  U994/ZN (NAND2_X2)                       0.02       0.59 f
  U2514/ZN (NAND4_X2)                      0.07       0.65 r
  U1068/ZN (INV_X8)                        0.01       0.67 f
  U2226/ZN (NAND2_X4)                      0.03       0.69 r
  U2124/ZN (NAND2_X4)                      0.02       0.72 f
  U1623/ZN (NAND2_X4)                      0.03       0.74 r
  U3426/ZN (NAND3_X2)                      0.03       0.77 f
  U2547/ZN (NAND2_X4)                      0.03       0.81 r
  U2493/ZN (XNOR2_X1)                      0.08       0.89 r
  U1510/ZN (NAND2_X4)                      0.03       0.92 f
  U3459/ZN (NAND3_X4)                      0.04       0.95 r
  U2439/ZN (NAND2_X4)                      0.02       0.97 f
  U1552/ZN (INV_X4)                        0.02       0.99 r
  U1550/ZN (NOR2_X4)                       0.01       1.00 f
  U1549/ZN (OAI21_X4)                      0.04       1.04 r
  U1548/ZN (OAI21_X4)                      0.03       1.07 f
  U1544/ZN (INV_X4)                        0.02       1.09 r
  U745/ZN (NAND2_X2)                       0.01       1.10 f
  U1541/ZN (NAND2_X2)                      0.02       1.12 r
  result[34] (out)                         0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.12


1
