; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -o - %s -O2 | FileCheck %s --check-prefixes=CHECK
; RUN: llc -mcpu=kv3-2 -o - %s -O2 | FileCheck %s --check-prefixes=CHECK
; RUN: clang -O2 -c -o /dev/null %s
; RUN: clang -O2 -march=kv3-2 -c -o /dev/null %s

target triple = "kvx-kalray-cos"

define i64 @f1(i64 %a, i64 %b){
; CHECK-LABEL: f1:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2d $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %shl = shl i64 %b, 1
  %sub = sub nsw i64 %a, %shl
  ret i64 %sub
}

define i64 @f2(i64 %a, i64 %b){
; CHECK-LABEL: f2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2d $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %mul = shl nsw i64 %b, 1
  %sub = sub nsw i64 %a, %mul
  ret i64 %sub
}

define i32 @f3(i32 %a, i32 %b){
; CHECK-LABEL: f3:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2w $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %shl = shl i32 %b, 1
  %sub = sub nsw i32 %a, %shl
  ret i32 %sub
}

define i32 @f4(i32 %a, i32 %b){
; CHECK-LABEL: f4:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2w $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %mul = shl nsw i32 %b, 1
  %sub = sub nsw i32 %a, %mul
  ret i32 %sub
}

define i64 @f5(i64 %a, i32 %b){
; CHECK-LABEL: f5:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2uwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %shl = shl nuw i32 %b, 1
  %conv = zext i32 %shl to i64
  %sub = sub nsw i64 %a, %conv
  ret i64 %sub
}

define i64 @f5_2(i64 %a, i32 %b){
; CHECK-LABEL: f5_2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2uwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %conv = zext i32 %b to i64
  %shl = shl i64 %conv, 1
  %sub = sub nsw i64 %a, %shl
  ret i64 %sub
}

define i64 @f6(i64 %a, i32 %b){
; CHECK-LABEL: f6:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2uwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %mul = shl nuw i32 %b, 1
  %conv = zext i32 %mul to i64
  %sub = sub nsw i64 %a, %conv
  ret i64 %sub
}

define i64 @f6_2(i64 %a, i32 %b){
; CHECK-LABEL: f6_2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2uwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %conv = zext i32 %b to i64
  %mul = shl i64 %conv, 1
  %sub = sub nsw i64 %a, %mul
  ret i64 %sub
}

define i64 @f7(i64 %a, i32 %b){
; CHECK-LABEL: f7:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2wd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %shl = shl nsw i32 %b, 1
  %conv = sext i32 %shl to i64
  %sub = sub nsw i64 %a, %conv
  ret i64 %sub
}

define i64 @f7_2(i64 %a, i32 %b){
; CHECK-LABEL: f7_2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2wd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %conv = sext i32 %b to i64
  %shl = shl i64 %conv, 1
  %sub = sub nsw i64 %a, %shl
  ret i64 %sub
}

define i64 @f1imm(i64 %b){
; CHECK-LABEL: f1imm:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2d $r0 = $r0, 0x1beeeeef
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %shl = shl i64 %b, 1
  %sub = sub nsw i64 468643567, %shl
  ret i64 %sub
}

define i64 @f2imm(i64 %b){
; CHECK-LABEL: f2imm:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2d $r0 = $r0, 0x1beeeeef.@
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %mul = shl nsw i64 %b, 1
  %sub = sub nsw i64 2012808794214428399, %mul
  ret i64 %sub
}

define i32 @f3imm(i32 %b){
; CHECK-LABEL: f3imm:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2w $r0 = $r0, 0xffffa460
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %shl = shl i32 %b, 1
  %sub = sub nsw i32 -23456, %shl
  ret i32 %sub
}

define i32 @f4imm(i32 %b){
; CHECK-LABEL: f4imm:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2w $r0 = $r0, 0xffffa460
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %mul = shl nsw i32 %b, 1
  %sub = sub nsw i32 -23456, %mul
  ret i32 %sub
}

define i64 @f5imm(i32 %b){
; CHECK-LABEL: f5imm:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2uwd $r0 = $r0, 0x1e240
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %shl = shl nuw i32 %b, 1
  %conv = zext i32 %shl to i64
  %sub = sub nsw i64 123456, %conv
  ret i64 %sub
}

define i64 @f5imm_2(i32 %b){
; CHECK-LABEL: f5imm_2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2uwd $r0 = $r0, 0x1e240
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %conv = zext i32 %b to i64
  %shl = shl nuw i64 %conv, 1
  %sub = sub nsw i64 123456, %shl
  ret i64 %sub
}

define i64 @f6imm(i32 %b){
; CHECK-LABEL: f6imm:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sllw $r0 = $r0, 1
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    sbfuwd $r0 = $r0, 0x1e240
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
entry:
  %mul = shl i32 %b, 1
  %conv = zext i32 %mul to i64
  %sub = sub nsw i64 123456, %conv
  ret i64 %sub
}

define i64 @f7imm(i32 %b){
; CHECK-LABEL: f7imm:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2wd $r0 = $r0, 0xffffa460
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %shl = shl nsw i32 %b, 1
  %conv = sext i32 %shl to i64
  %sub = sub nsw i64 -23456, %conv
  ret i64 %sub
}

define i64 @f7imm_2(i32 %b){
; CHECK-LABEL: f7imm_2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sbfx2wd $r0 = $r0, 0xffffa460
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
entry:
  %conv = sext i32 %b to i64
  %shl = shl i64 %conv, 1
  %sub = sub nsw i64 -23456, %shl
  ret i64 %sub
}

