library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity OR_GATE is
port
(
Input_A, Input_B, Input_C : IN STD_LOGIC;
Output : OUT STD_LOGIC
);
end OR_GATE;


Architecture behavioral of XOR_GATE is
begin

Output <= Input_A XOR Input_B XOR Input_C;

end behavioral;