<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ConvAccelerator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">50000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">50000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s01_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXI.FREQ_HZ">50000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RSTN.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">m00_axis:s00_axis:s01_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rstn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s01_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ConvAccelerator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bf52a610</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ConvAccelerator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9df7a3c7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8e92bc10</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>ConvAccelerator_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0f52e820</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>INPUT_SIZE_BIT_WIDTH</spirit:name>
        <spirit:displayName>Input Size Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INPUT_DEPTH_BIT_WIDTH</spirit:name>
        <spirit:displayName>Input Depth Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_DEPTH_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">13</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STRIDE_BIT_WIDTH</spirit:name>
        <spirit:displayName>Stride Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STRIDE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>KERNEL_DEPTH_BIT_WIDTH</spirit:name>
        <spirit:displayName>Kernel Depth Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.KERNEL_DEPTH_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">13</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>KERNEL_SIZE_BIT_WIDTH</spirit:name>
        <spirit:displayName>Kernel Size Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.KERNEL_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_KERNEL_DEPTH</spirit:name>
        <spirit:displayName>Max Kernel Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_KERNEL_DEPTH" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_COMPUTE_BYTE</spirit:name>
        <spirit:displayName>Max Compute Byte</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_COMPUTE_BYTE" spirit:minimum="0" spirit:rangeType="long">25</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_INPUT_SIZE</spirit:name>
        <spirit:displayName>Max Input Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_INPUT_SIZE" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_KERNEL_SIZE</spirit:name>
        <spirit:displayName>Max Kernel Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_KERNEL_SIZE" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ADDR_WIDTH</spirit:name>
        <spirit:displayName>Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADDR_WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OUTPUT_SIZE_BIT_WIDTH</spirit:name>
        <spirit:displayName>Output Size Bit Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OUTPUT_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../constrs_1/new/my_constrain.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ACCU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ALU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/BRAM_SP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DIS_RAM_SP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/MyAccelerator_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/data_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dff.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/main_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/w_sticker.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/weight_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ConvAccelerator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_47f0c100</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ACCU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ALU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/BRAM_SP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DIS_RAM_SP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/MyAccelerator_v2_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/data_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dff.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/main_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/w_sticker.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/weight_buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ConvAccelerator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ConvAccelerator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8e92bc10</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../IpProj.sim/ConvAccelerator_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../ConvAccelerator_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ConvAccelerator_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>INPUT_SIZE_BIT_WIDTH</spirit:name>
      <spirit:displayName>Input Size Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INPUT_DEPTH_BIT_WIDTH</spirit:name>
      <spirit:displayName>Input Depth Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_DEPTH_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">13</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>STRIDE_BIT_WIDTH</spirit:name>
      <spirit:displayName>Stride Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.STRIDE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>KERNEL_DEPTH_BIT_WIDTH</spirit:name>
      <spirit:displayName>Kernel Depth Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.KERNEL_DEPTH_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">13</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>KERNEL_SIZE_BIT_WIDTH</spirit:name>
      <spirit:displayName>Kernel Size Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.KERNEL_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_KERNEL_DEPTH</spirit:name>
      <spirit:displayName>Max Kernel Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_KERNEL_DEPTH" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_COMPUTE_BYTE</spirit:name>
      <spirit:displayName>Max Compute Byte</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_COMPUTE_BYTE" spirit:minimum="0" spirit:rangeType="long">25</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_INPUT_SIZE</spirit:name>
      <spirit:displayName>Max Input Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_INPUT_SIZE" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_KERNEL_SIZE</spirit:name>
      <spirit:displayName>Max Kernel Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_KERNEL_SIZE" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_WIDTH</spirit:name>
      <spirit:displayName>Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_ADDR_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ConvAccelerator_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OUTPUT_SIZE_BIT_WIDTH</spirit:name>
      <spirit:displayName>Output Size Bit Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OUTPUT_SIZE_BIT_WIDTH" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ConvAccelerator_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-02-17T14:58:27Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540fb9ab_ARCHIVE_LOCATION">d:/master_thesis/vivado/ipproj/ipproj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5a7c1d_ARCHIVE_LOCATION">d:/master_thesis/vivado/ipproj/ipproj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1594bc82_ARCHIVE_LOCATION">d:/master_thesis/vivado/ipproj/ipproj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfbfbd9_ARCHIVE_LOCATION">d:/master_thesis/vivado/ipproj/ipproj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6996d6c0_ARCHIVE_LOCATION">d:/master_thesis/vivado/ipproj/ipproj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cfd6cfe_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52dbf69b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e161111_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d482cb0_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de2f1c6_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7491105c_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d17a375_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba780c6_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650706b7_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f916960_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6954ee76_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d971eb_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b17e39_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775e0ee0_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f21215_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15472bf4_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e859f40_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8815fb_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38686830_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329a4531_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4900f9c2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f891b5a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ddce0f6_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665a0ecd_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d83b5a2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702977c2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e76dea3_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cc6f33_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214c3c69_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a75e683_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261e78c0_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d7fd2d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354fb69b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e8070d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217054d6_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200e8ba5_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0fa218_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bea416_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29067780_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5390e_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b930aed_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf47121_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684129a8_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b6ea1e_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a871599_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f47801_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca71657_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcc2e2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3344ab6d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc6261d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1567ecb0_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37baa50_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25651ffe_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db83d3b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24731948_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b6259a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37706b64_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127e9ed2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bdcaa2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9ccc1b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fe5b4_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad044f0_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75938187_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f822924_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b840c1a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a6e215_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb79ce1_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e341e45_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c4df92_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8735fc_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b90d50_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b8cca8_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b947287_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3d99b3_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d356e2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb63ab4_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580a8900_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ae24ec_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68aaf536_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb691b0_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339f23fe_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f57be45_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c4e8aa_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1607bd_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b258cb_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8c9dc5_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a1cadd_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725efaef_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7a5d94_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ceedec9_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46364b81_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2f7fc9_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744721a4_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb4d8a8_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d322cde_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6197a195_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ac18c3_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a665f4_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1ffcdb_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536e764f_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473a6918_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688d49d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6441583f_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b03c6d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9990c5c_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e74d14_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73912303_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477df01_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38151756_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420d6ae5_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc0a762_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9f4a7a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532e85f0_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f2499_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a6f945_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18dd0da5_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5f34a7_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554f2311_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e4ef75_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0222d5_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345238c6_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3936705a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a37890_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f30745d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45122908_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f871824_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eae106_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e2d83b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3f67b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176eff8_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcafb82_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337e5f1b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30705255_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ba0a91_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6129d805_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dbb95b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e5fbd7_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f361b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4f8523_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1882bae1_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708585f7_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0eb702_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183fc6cd_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b86b3b8_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7644b9e0_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f96c0bb_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c7f679_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f462a3a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc9ad66_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326a31f1_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e5e471_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d0bbb6_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6c11d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61deebe3_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32584eb8_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e9aa26_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c287739_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52dd7fb3_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b66601a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d266ab_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4ec012_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797a1d2c_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e376f8_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7205d88_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50701855_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42584f52_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395f8502_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772c892a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38089768_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c0439_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d73a64_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628d1d12_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7b9ada_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d51b2e5_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711843a2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eec7b8e_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eae4ba_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6096206f_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c303e47_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c796d03_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c579d9d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc509e3_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e31badb_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d39239e_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc059a9_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15524a14_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2597abe6_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b31b7f3_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dba658d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55eadaac_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20301bb6_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15421a33_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324f61d1_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d9ca78_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe7b916_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d19b19_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274e7a1d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4880b4ff_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123aee5d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4774e031_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da6d053_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57adf789_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bf36b2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a144e83_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f44f7f_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b05095a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353ec72b_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1e2905_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62715c04_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2593ce32_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b2f3f_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb0d91e_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd0b1ef_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290b1e9e_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f431cfa_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7ec91c_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486618cc_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b5614_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b30745e_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c66dc55_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1818bbcf_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336343c5_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167eca25_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390a4176_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3288abbc_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a9ccdf_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f7889e_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d851278_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eec61ff_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1481d6a7_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a14949_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25496cdd_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1d33de_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a62f1a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1497860d_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a655b34_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3787faf9_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b43d3_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14abbce4_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a56bcd3_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c6a7c7_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73175575_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2073e891_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe5717a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5e975f_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21db9d83_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6777044f_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b331982_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18eee365_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b088744_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf8bda8_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a54d5d2_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efd2101_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2df95a_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6ebdf1_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69864314_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316fd006_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f57033_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6f9319_ARCHIVE_LOCATION">d:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5e41db30"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="6b681430"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d4ef933e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="99502ed1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="24608fa7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="58bd3c0b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
