#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Nov 27 19:37:13 2021
# Process ID: 2436
# Current directory: C:/Users/penta/Documents/BikeRadar/Bajie7020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10020 C:\Users\penta\Documents\BikeRadar\Bajie7020\Bajie7020.xpr
# Log file: C:/Users/penta/Documents/BikeRadar/Bajie7020/vivado.log
# Journal file: C:/Users/penta/Documents/BikeRadar/Bajie7020\vivado.jou
# Running On: Penta0308-E402N, OS: Windows, CPU Frequency: 1094 MHz, CPU Physical cores: 4, Host memory: 4118 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.xpr
update_compile_order -fileset sources_1
reset_run bajie7020_xbar_0_synth_1
reset_run bajie7020_xbar_1_synth_1
reset_run bajie7020_xfft_0_0_synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
open_bd_design {C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd}
delete_bd_objs [get_bd_nets ADCD_DCLK_1] [get_bd_ports ADCD_DCLK]
delete_bd_objs [get_bd_ports ADCD_FCLK]
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ADCD_DCLK
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ADCD_FCLK
delete_bd_objs [get_bd_intf_ports ADCD_FCLK]
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ADCD_FCLK
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {-34 949} [get_bd_intf_ports ADCD_FCLK]
set_property location {-57 933} [get_bd_intf_ports ADCD_DCLK]
set_property location {-110 1040} [get_bd_intf_ports ADCD_FCLK]
set_property location {-37 850} [get_bd_intf_ports ADCD_FCLK]
set_property location {-29 875} [get_bd_intf_ports ADCD_DCLK]
undo
set_property location {-11 879} [get_bd_intf_ports ADCD_FCLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {IBUFDS}] [get_bd_cells util_ds_buf_0]
connect_bd_intf_net [get_bd_intf_ports ADCD_FCLK] [get_bd_intf_pins util_ds_buf_0/CLK_IN_D]
delete_bd_objs [get_bd_intf_nets ADCD_FCLK_1]
connect_bd_intf_net [get_bd_intf_ports ADCD_DCLK] [get_bd_intf_pins util_ds_buf_0/CLK_IN_D]
copy_bd_objs /  [get_bd_cells {util_ds_buf_0}]
connect_bd_intf_net [get_bd_intf_ports ADCD_FCLK] [get_bd_intf_pins util_ds_buf_1/CLK_IN_D]
copy_bd_objs /  [get_bd_cells {util_ds_buf_1}]
set_property -dict [list CONFIG.C_BUF_TYPE {BUFH}] [get_bd_cells util_ds_buf_2]
connect_bd_net [get_bd_pins util_ds_buf_2/BUFH_I] [get_bd_pins util_ds_buf_0/IBUF_OUT]
copy_bd_objs /  [get_bd_cells {util_ds_buf_2}]
connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins util_ds_buf_3/BUFH_I]
connect_bd_net [get_bd_pins util_ds_buf_2/BUFH_O] [get_bd_pins selectio_wiz_0/clk_in]
connect_bd_net [get_bd_pins util_ds_buf_3/BUFH_O] [get_bd_pins selectio_wiz_0/clk_div_in]
regenerate_bd_layout
startgroup
endgroup
save_bd_design
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_ports ADC_CLK]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ADC_CLK
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_4
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_4]
connect_bd_net [get_bd_pins util_ds_buf_4/OBUF_IN] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_intf_net [get_bd_intf_ports ADC_CLK] [get_bd_intf_pins util_ds_buf_4/CLK_OUT_D3]
regenerate_bd_layout
reset_run synth_1
save_bd_design
launch_runs impl_1
wait_on_run impl_1
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
close_bd_design [get_bd_designs bajie7020]
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
close_design
open_bd_design {C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.target_clock_frequency {125} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_bd_cells xfft_0]
endgroup
set_property name rst_ps7_0_125M [get_bd_cells rst_ps7_0_200M]
startgroup
set_property -dict [list CONFIG.Clock_Frequency {125} CONFIG.Output_Rounding_Mode {Truncate_LSBs} CONFIG.Output_Width {16} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {2}] [get_bd_cells fir_compiler_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dsp_macro:1.0 dsp_macro_0
endgroup
delete_bd_objs [get_bd_cells dsp_macro_0]
update_module_reference bajie7020_FIRSampleController_0_0
connect_bd_net [get_bd_pins FIRSampleController_0/start_counter] [get_bd_pins xlslice_2/Dout]
save_bd_design
update_module_reference bajie7020_FIRSampleController_0_0
connect_bd_net [get_bd_pins FIRSampleController_0/work_counter] [get_bd_pins xlconcat_2/In1]
connect_bd_net [get_bd_pins FIRSampleController_0/pll_refclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
make_bd_pins_external  [get_bd_pins FIRSampleController_0/pll_txdata]
endgroup
set_property name PLL_TXDATA [get_bd_ports pll_txdata_0]
startgroup
set_property -dict [list CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/SPI_1]
endgroup
set_property name PLL_SPI [get_bd_intf_ports SPI_1_0]
startgroup
set_property -dict [list CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {2} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_SPI_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
delete_bd_objs [get_bd_cells axi_quad_spi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze_mcs:3.0 microblaze_mcs_0
endgroup
delete_bd_objs [get_bd_cells microblaze_0]
set_property -dict [list CONFIG.MEMSIZE {4096} CONFIG.USE_IO_BUS {1} CONFIG.USE_UART_RX {1} CONFIG.UART_BAUDRATE {115200} CONFIG.USE_GPO1 {1} CONFIG.USE_GPI1 {1}] [get_bd_cells microblaze_mcs_0]
delete_bd_objs [get_bd_intf_ports PLL_SPI]
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_T]
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O]
delete_bd_objs [get_bd_nets xlconcat_2_dout]
delete_bd_objs [get_bd_nets FIRSampleController_0_work_sample] [get_bd_nets xlconstant_2_dout] [get_bd_nets xlconstant_3_dout] [get_bd_cells xlconcat_2]
delete_bd_objs [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_cells xlconstant_3]
delete_bd_objs [get_bd_nets util_vector_logic_1_Res] [get_bd_nets xlslice_2_Dout] [get_bd_cells xlslice_2]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_cells util_vector_logic_1]
set_property location {9 2531 1204} [get_bd_cells microblaze_mcs_0]
delete_bd_objs [get_bd_cells microblaze_mcs_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_v10_0
endgroup
delete_bd_objs [get_bd_cells lmb_v10_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_bram_if_cntlr_0
endgroup
set_property -dict [list CONFIG.C_NUM_LMB {2}] [get_bd_cells lmb_bram_if_cntlr_0]
set_property -dict [list CONFIG.C_NUM_LMB {1}] [get_bd_cells lmb_bram_if_cntlr_0]
group_bd_cells RadarController [get_bd_cells FIRSampleController_0]
copy_bd_objs RadarController  [get_bd_cells {microblaze_0 lmb_bram_if_cntlr_0}]
delete_bd_objs [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_cells lmb_bram_if_cntlr_0]
copy_bd_objs RadarController  [get_bd_cells {RadarController/lmb_bram_if_cntlr_0}]
connect_bd_intf_net [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_0/SLMB] [get_bd_intf_pins RadarController/microblaze_0/DLMB]
undo
connect_bd_intf_net [get_bd_intf_pins RadarController/microblaze_0/ILMB] [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_0/SLMB]
connect_bd_intf_net [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_1/SLMB] [get_bd_intf_pins RadarController/microblaze_0/DLMB]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 RadarController/blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells RadarController/blk_mem_gen_0]
startgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {1} CONFIG.C_D_AXI {1} CONFIG.C_USE_REORDER_INSTR {0} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_DCACHE_ADDR_TAG {0}] [get_bd_cells RadarController/microblaze_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_0/BRAM_PORT] [get_bd_intf_pins RadarController/blk_mem_gen_0/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins RadarController/blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins RadarController/lmb_bram_if_cntlr_1/BRAM_PORT]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (125 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RadarController/lmb_bram_if_cntlr_0/LMB_Clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (125 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RadarController/lmb_bram_if_cntlr_1/LMB_Clk]
endgroup
delete_bd_objs [get_bd_nets rst_ps7_0_125M_mb_reset] [get_bd_nets RadarController/Reset_1] [get_bd_pins RadarController/Reset]
delete_bd_objs [get_bd_nets rst_ps7_0_125M_bus_struct_reset] [get_bd_pins RadarController/LMB_Rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 RadarController/proc_sys_reset_0
endgroup
connect_bd_net [get_bd_pins RadarController/aresetn] [get_bd_pins RadarController/proc_sys_reset_0/ext_reset_in]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins RadarController/proc_sys_reset_0/mb_reset] [get_bd_pins RadarController/microblaze_0/Reset]
connect_bd_net [get_bd_pins RadarController/proc_sys_reset_0/bus_struct_reset] [get_bd_pins RadarController/lmb_bram_if_cntlr_0/LMB_Rst]
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 RadarController/axi_iic_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} CONFIG.PCW_I2C1_I2C1_IO {EMIO} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins RadarController/axi_iic_0/IIC]
endgroup
delete_bd_objs [get_bd_intf_nets RadarController_IIC_0] [get_bd_intf_ports IIC_0]
connect_bd_net [get_bd_pins RadarController/IIC_0_sda_i] [get_bd_pins processing_system7_0/I2C1_SDA_I]
delete_bd_objs [get_bd_nets IIC_0_sda_i_1]
connect_bd_net [get_bd_pins RadarController/IIC_0_sda_o] [get_bd_pins processing_system7_0/I2C1_SDA_I]
connect_bd_net [get_bd_pins processing_system7_0/I2C1_SDA_O] [get_bd_pins RadarController/IIC_0_sda_i]
connect_bd_net [get_bd_pins RadarController/IIC_0_scl_i] [get_bd_pins processing_system7_0/I2C1_SCL_O]
connect_bd_net [get_bd_pins processing_system7_0/I2C1_SCL_I] [get_bd_pins RadarController/IIC_0_scl_o]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_iic_0/s_axi_aclk]
connect_bd_net [get_bd_pins RadarController/axi_iic_0/s_axi_aresetn] [get_bd_pins RadarController/proc_sys_reset_0/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins RadarController/axi_iic_0/S_AXI] [get_bd_intf_pins RadarController/microblaze_0/M_AXI_DP]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 RadarController/axi_intc_0
endgroup
save_bd_design
connect_bd_intf_net [get_bd_intf_pins RadarController/axi_intc_0/interrupt] [get_bd_intf_pins RadarController/microblaze_0/INTERRUPT]
delete_bd_objs [get_bd_intf_nets RadarController/microblaze_0_M_AXI_DP]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 RadarController/axi_interconnect_0
endgroup
set_property -dict [list CONFIG.XBAR_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells RadarController/axi_interconnect_0]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1} CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.NUM_MI {1}] [get_bd_cells RadarController/axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins RadarController/microblaze_0/M_AXI_DP] -boundary_type upper [get_bd_intf_pins RadarController/axi_interconnect_0/S00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2} CONFIG.NUM_MI {2}] [get_bd_cells RadarController/axi_interconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins RadarController/axi_intc_0/s_axi] -boundary_type upper [get_bd_intf_pins RadarController/axi_interconnect_0/M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins RadarController/axi_interconnect_0/M01_AXI] [get_bd_intf_pins RadarController/axi_iic_0/S_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 RadarController/xlconcat_0
endgroup
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells RadarController/xlconcat_0]
connect_bd_net [get_bd_pins RadarController/xlconcat_0/dout] [get_bd_pins RadarController/axi_intc_0/intr]
connect_bd_net [get_bd_pins RadarController/xlconcat_0/In0] [get_bd_pins RadarController/axi_iic_0/gpo]
delete_bd_objs [get_bd_nets RadarController/axi_iic_0_gpo]
connect_bd_net [get_bd_pins RadarController/axi_iic_0/iic2intc_irpt] [get_bd_pins RadarController/xlconcat_0/In0]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins RadarController/axi_interconnect_0/ARESETN] [get_bd_pins RadarController/proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins RadarController/axi_intc_0/s_axi_aclk] [get_bd_pins RadarController/axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins RadarController/axi_intc_0/s_axi_aresetn] [get_bd_pins RadarController/axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_intc_0/s_axi_aclk]
connect_bd_net [get_bd_pins RadarController/axi_intc_0/s_axi_aresetn] [get_bd_pins RadarController/proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins RadarController/axi_interconnect_0/M01_ARESETN] [get_bd_pins RadarController/proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_pins RadarController/axi_interconnect_0/S00_ARESETN] [get_bd_pins RadarController/proc_sys_reset_0/interconnect_aresetn]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
startgroup
set_property -dict [list CONFIG.C_USE_BARREL {1} CONFIG.C_USE_DIV {1} CONFIG.C_USE_HW_MUL {1}] [get_bd_cells RadarController/microblaze_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells RadarController/axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 RadarController/axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells RadarController/axi_gpio_0]
connect_bd_intf_net [get_bd_intf_pins RadarController/axi_gpio_0/S_AXI] -boundary_type upper [get_bd_intf_pins RadarController/axi_interconnect_0/M02_AXI]
connect_bd_net [get_bd_pins RadarController/axi_interconnect_0/M02_ACLK] [get_bd_pins RadarController/axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_pins RadarController/aclk] [get_bd_pins RadarController/axi_interconnect_0/M02_ACLK]
connect_bd_net [get_bd_pins RadarController/axi_gpio_0/s_axi_aresetn] [get_bd_pins RadarController/axi_interconnect_0/M02_ARESETN]
connect_bd_net [get_bd_pins RadarController/axi_gpio_0/s_axi_aresetn] [get_bd_pins RadarController/proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController] -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 RadarController/xlslice_0
endgroup
connect_bd_net [get_bd_pins RadarController/xlslice_0/Din] [get_bd_pins RadarController/axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins RadarController/xlslice_0/Dout] [get_bd_pins RadarController/FIRSampleController_0/start_counter]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 RadarController/xlconcat_1
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN2_WIDTH.VALUE_SRC USER] [get_bd_cells RadarController/xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {3} CONFIG.IN1_WIDTH {15} CONFIG.IN2_WIDTH {16}] [get_bd_cells RadarController/xlconcat_1]
connect_bd_net [get_bd_pins RadarController/xlconcat_1/dout] [get_bd_pins RadarController/axi_gpio_0/gpio2_io_i]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 RadarController/xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {15} CONFIG.CONST_VAL {0}] [get_bd_cells RadarController/xlconstant_0]
connect_bd_net [get_bd_pins RadarController/xlconstant_0/dout] [get_bd_pins RadarController/xlconcat_1/In1]
connect_bd_net [get_bd_pins RadarController/xlconcat_1/In0] [get_bd_pins RadarController/FIRSampleController_0/work_counter]
connect_bd_net [get_bd_pins RadarController/FIRSampleController_0/pll_txdata] [get_bd_pins RadarController/xlconcat_1/In2]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
save_bd_design
regenerate_bd_layout
reset_run bajie7020_processing_system7_0_0_synth_1
reset_run bajie7020_fir_compiler_0_0_synth_1
reset_run bajie7020_xfft_0_0_synth_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
reset_run bajie7020_fir_compiler_0_0_synth_1
reset_run bajie7020_xbar_0_synth_1
reset_run bajie7020_axi_dma_1_0_synth_1
reset_run bajie7020_xbar_1_synth_1
reset_run bajie7020_xfft_0_0_synth_1
reset_run bajie7020_axis_register_slice_0_0_synth_1
reset_run bajie7020_rst_ps7_0_200M_0_synth_1
reset_run bajie7020_axi_dma_0_0_synth_1
reset_run bajie7020_FIRSampleController_0_0_synth_1
reset_run bajie7020_fifo_generator_0_0_synth_1
reset_run bajie7020_axi_gpio_0_0_synth_1
reset_run bajie7020_lmb_bram_if_cntlr_0_1_synth_1
reset_run bajie7020_blk_mem_gen_0_0_synth_1
reset_run bajie7020_proc_sys_reset_0_0_synth_1
reset_run bajie7020_lmb_bram_if_cntlr_0_2_synth_1
reset_run bajie7020_auto_pc_1_synth_1
reset_run bajie7020_auto_pc_2_synth_1
reset_run bajie7020_microblaze_0_2_synth_1
reset_run bajie7020_axi_intc_0_0_synth_1
reset_run bajie7020_axi_iic_0_0_synth_1
reset_run bajie7020_xbar_2_synth_1
reset_run bajie7020_auto_pc_0_synth_1
reset_run bajie7020_s00_mmu_0_synth_1
reset_run bajie7020_processing_system7_0_0_synth_1
update_module_reference bajie7020_FIRSampleController_0_0
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.TSTRB_WIDTH {4} CONFIG.TKEEP_WIDTH {4}] [get_bd_cells fifo_generator_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property -dict [list CONFIG.HAS_TSTRB.VALUE_SRC PROPAGATED CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {2} CONFIG.M_TDATA_NUM_BYTES {4} CONFIG.HAS_TLAST {1} CONFIG.HAS_MI_TKEEP {1}] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {4} CONFIG.M_TDATA_NUM_BYTES {8}] [get_bd_cells axis_dwidth_converter_0]
delete_bd_objs [get_bd_intf_nets FIRSampleController_0_m_axis_data]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS] -boundary_type upper [get_bd_intf_pins RadarController/m_axis_data]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins fifo_generator_0/S_AXIS]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {8} CONFIG.TSTRB_WIDTH {8} CONFIG.TKEEP_WIDTH {8} CONFIG.Input_Depth_axis {2048} CONFIG.Full_Threshold_Assert_Value_axis {2047} CONFIG.Empty_Threshold_Assert_Value_axis {2046}] [get_bd_cells fifo_generator_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
save_bd_design
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
reset_run bajie7020_fir_compiler_0_0_synth_1
reset_run bajie7020_xbar_0_synth_1
reset_run bajie7020_axi_dma_1_0_synth_1
reset_run bajie7020_xbar_1_synth_1
reset_run bajie7020_xfft_0_0_synth_1
reset_run bajie7020_axis_register_slice_0_0_synth_1
reset_run bajie7020_rst_ps7_0_200M_0_synth_1
reset_run bajie7020_axi_dma_0_0_synth_1
reset_run bajie7020_fifo_generator_0_0_synth_1
reset_run bajie7020_axi_gpio_0_0_synth_1
reset_run bajie7020_lmb_bram_if_cntlr_0_1_synth_1
reset_run bajie7020_blk_mem_gen_0_0_synth_1
reset_run bajie7020_proc_sys_reset_0_0_synth_1
reset_run bajie7020_lmb_bram_if_cntlr_0_2_synth_1
reset_run bajie7020_microblaze_0_2_synth_1
reset_run bajie7020_axi_intc_0_0_synth_1
reset_run bajie7020_axi_iic_0_0_synth_1
reset_run bajie7020_xbar_2_synth_1
reset_run bajie7020_FIRSampleController_0_0_synth_1
reset_run bajie7020_auto_pc_0_synth_1
reset_run bajie7020_auto_pc_2_synth_1
reset_run bajie7020_s00_mmu_0_synth_1
reset_run bajie7020_auto_pc_1_synth_1
reset_run bajie7020_axis_dwidth_converter_0_0_synth_1
reset_run bajie7020_processing_system7_0_0_synth_1
update_module_reference bajie7020_FIRSampleController_0_0
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS25 [get_ports [list PLL_TXDATA]]
open_bd_design {C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd}
set_property -dict [list CONFIG.FREQ_HZ {175000000}] [get_bd_intf_ports ADCD_DCLK]
set_property -dict [list CONFIG.FREQ_HZ {25000000}] [get_bd_intf_ports ADCD_FCLK]
startgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_2]
delete_bd_objs [get_bd_nets util_ds_buf_0_IBUF_OUT1] [get_bd_nets util_ds_buf_2_BUFH_O]
endgroup
connect_bd_net [get_bd_pins util_ds_buf_0/IBUF_OUT] [get_bd_pins util_ds_buf_2/BUFG_I]
connect_bd_net [get_bd_pins util_ds_buf_2/BUFG_O] [get_bd_pins selectio_wiz_0/clk_in]
startgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_3]
delete_bd_objs [get_bd_nets util_ds_buf_1_IBUF_OUT]
endgroup
connect_bd_net [get_bd_pins util_ds_buf_3/BUFG_O] [get_bd_pins selectio_wiz_0/clk_div_in]
connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins util_ds_buf_3/BUFG_I]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets util_ds_buf_0_IBUF_OUT]
connect_bd_net [get_bd_pins util_ds_buf_3/BUFG_O] [get_bd_pins selectio_wiz_0/clk_div_in]
close [ open C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/new/ADCValidTrigger.v w ]
add_files C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/new/ADCValidTrigger.v
update_compile_order -fileset sources_1
save_bd_design
create_bd_cell -type module -reference ADCValidTrigger ADCValidTrigger_0
connect_bd_net [get_bd_pins ADCValidTrigger_0/aresetn] [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n]
connect_bd_net [get_bd_pins ADCValidTrigger_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ADCValidTrigger_0/valid] [get_bd_pins axis_register_slice_0/s_axis_tvalid]
connect_bd_net [get_bd_pins ADCValidTrigger_0/adc_fclk] [get_bd_pins util_ds_buf_3/BUFG_O]
startgroup
set_property -dict [list CONFIG.REG_CONFIG {0}] [get_bd_cells axis_register_slice_0]
endgroup
reset_run bajie7020_util_ds_buf_2_0_synth_1
reset_run bajie7020_util_ds_buf_1_0_synth_1
reset_run bajie7020_axis_register_slice_0_0_synth_1
reset_run synth_1
save_bd_design
update_compile_order -fileset sources_1
save_constraints -force
launch_runs impl_1
wait_on_run impl_1
assign_bd_address -target_address_space /RadarController/microblaze_0/Instruction [get_bd_addr_segs RadarController/lmb_bram_if_cntlr_0/SLMB/Mem] -force
assign_bd_address -target_address_space /RadarController/microblaze_0/Data [get_bd_addr_segs RadarController/lmb_bram_if_cntlr_1/SLMB/Mem] -force
assign_bd_address -target_address_space /RadarController/microblaze_0/Data [get_bd_addr_segs RadarController/axi_intc_0/S_AXI/Reg] -force
assign_bd_address -target_address_space /RadarController/microblaze_0/Data [get_bd_addr_segs RadarController/axi_iic_0/S_AXI/Reg] -force
assign_bd_address -target_address_space /RadarController/microblaze_0/Data [get_bd_addr_segs RadarController/axi_gpio_0/S_AXI/Reg] -force
save_bd_design
startgroup
set_property -dict [list CONFIG.C_USE_PCMP_INSTR {1}] [get_bd_cells RadarController/microblaze_0]
endgroup
reset_run synth_1
save_bd_design
reset_run bajie7020_microblaze_0_2_synth_1
launch_runs bajie7020_microblaze_0_2_synth_1
wait_on_run bajie7020_microblaze_0_2_synth_1
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 RadarController/mdm_0
endgroup
connect_bd_net [get_bd_pins RadarController/mdm_0/Debug_SYS_Rst] [get_bd_pins RadarController/proc_sys_reset_0/mb_debug_sys_rst]
startgroup
set_property -dict [list CONFIG.C_DBG_MEM_ACCESS {0}] [get_bd_cells RadarController/mdm_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins RadarController/mdm_0/MBDEBUG_0] [get_bd_intf_pins RadarController/microblaze_0/DEBUG]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
save_bd_design
delete_bd_objs [get_bd_nets RadarController/FIRSampleController_0_pll_txdata]
connect_bd_net [get_bd_pins RadarController/PLL_TXDATA] [get_bd_pins RadarController/FIRSampleController_0/pll_txdata]
connect_bd_net [get_bd_pins RadarController/xlconcat_1/In2] [get_bd_pins RadarController/FIRSampleController_0/c]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
save_bd_design
launch_runs impl_1
wait_on_run impl_1
group_bd_cells Dual14to32 [get_bd_cells xlslice_0] [get_bd_cells xlslice_1] [get_bd_cells xlconstant_1] [get_bd_cells xlconcat_0]
regenerate_bd_layout
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
regenerate_bd_layout -hierarchy [get_bd_cells RadarController]
generate_target all [get_files C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/bd/bajie7020/bajie7020.bd]
launch_runs bajie7020_auto_pc_0_synth_1
wait_on_run bajie7020_auto_pc_0_synth_1
launch_runs bajie7020_auto_pc_1_synth_1
wait_on_run bajie7020_auto_pc_1_synth_1
launch_runs bajie7020_auto_pc_2_synth_1
wait_on_run bajie7020_auto_pc_2_synth_1
refresh_design
close_design
update_module_reference bajie7020_ADCValidTrigger_0_0
