# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3_2BitAdder.srcs/sources_1/imports/Lab 2 Source files/HA_source.vhd" \
"../../../../project_3_2BitAdder.srcs/sources_1/new/FA_Source.vhd" \
"../../../../project_3_2BitAdder.srcs/sources_1/new/TBA_Source.vhd" \
"../../../../project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" \

# Do not sort compile order
nosort
