#
# File created on Mon Mar 07 15:06:50 CET 2016
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[55]/D,max,3.885,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[58]/D,max,3.886,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[39]/D,max,3.903,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[7]/D,max,3.903,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[36]/D,max,3.907,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[37]/D,max,3.907,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[38]/D,max,3.907,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[4]/D,max,3.907,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[5]/D,max,3.907,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[6]/D,max,3.907,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[27]/D,max,4.134,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[59]/D,max,4.134,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[24]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[25]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[26]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[28]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[29]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[30]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[56]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[57]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[60]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[61]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[62]/D,max,4.138,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[15]/D,max,4.343,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[47]/D,max,4.343,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[31]/D,max,4.346,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[63]/D,max,4.346,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[23]/D,max,4.350,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[17]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[18]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[19]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[20]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[21]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[22]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[49]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[50]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[51]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[52]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[53]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[54]/D,max,4.354,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[11]/D,max,4.356,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[43]/D,max,4.356,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[10]/D,max,4.360,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[12]/D,max,4.360,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[13]/D,max,4.360,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[14]/D,max,4.360,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[16]/D,max,4.360,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[40]/D,max,4.360,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[41]/D,max,4.360,23,17
U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[42]/D,max,4.360,23,17
U_TIMER/U_TIMER/systick_clk_count_reg[0]/C,U_TIMER/U_TIMER/systick_clk_count_reg[1]/D,min,0.074,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/D,min,0.076,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[63]/D,min,0.080,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/D,min,0.092,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/D,min,0.092,1,0
U_TIMER/U_TIMER/systick_clk_count_reg[0]/C,U_TIMER/U_TIMER/systick_clk_count_reg[2]/D,min,0.102,1,0
U_TIMER/U_TIMER/systick_clk_count_reg[0]/C,U_TIMER/U_TIMER/systick_clk_count_reg[3]/D,min,0.123,1,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/D,min,0.124,2,0
U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/C,U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/D,min,0.124,2,0
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[0]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[0]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[1]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[1]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[24]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[24]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[25]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[25]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[26]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[26]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[27]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[27]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[28]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[28]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[29]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[29]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[2]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[2]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[30]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[30]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[31]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[31]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[3]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[3]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[4]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[4]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[5]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[5]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[6]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[6]/D,min,0.134,1,1
u_ahbmatrix/xbar/HastiSlaveMux/R91_reg[7]/C,U_APB_BRIDGE/bridge/haddr_reg_reg[7]/D,min,0.134,1,1
