// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_reverseLookupTableInterface (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stateTable2sLookup_releaseSess_dout,
        stateTable2sLookup_releaseSess_empty_n,
        stateTable2sLookup_releaseSess_read,
        txEng2sLookup_rev_req_V_V_dout,
        txEng2sLookup_rev_req_V_V_empty_n,
        txEng2sLookup_rev_req_V_V_read,
        sLookup2txEng_rev_rsp_V_din,
        sLookup2txEng_rev_rsp_V_full_n,
        sLookup2txEng_rev_rsp_V_write,
        sLookup2portTable_releasePort_s_din,
        sLookup2portTable_releasePort_s_full_n,
        sLookup2portTable_releasePort_s_write,
        reverseLupInsertFifo_V_key_V_dout,
        reverseLupInsertFifo_V_key_V_empty_n,
        reverseLupInsertFifo_V_key_V_read,
        reverseLupInsertFifo_V_value_m_dout,
        reverseLupInsertFifo_V_value_m_empty_n,
        reverseLupInsertFifo_V_value_m_read,
        reverseLupInsertFifo_V_value_t_dout,
        reverseLupInsertFifo_V_value_t_empty_n,
        reverseLupInsertFifo_V_value_t_read,
        reverseLupInsertFifo_V_value_m_1_dout,
        reverseLupInsertFifo_V_value_m_1_empty_n,
        reverseLupInsertFifo_V_value_m_1_read,
        reverseLupInsertFifo_V_value_t_1_dout,
        reverseLupInsertFifo_V_value_t_1_empty_n,
        reverseLupInsertFifo_V_value_t_1_read,
        sessionDelete_req_V_source_din,
        sessionDelete_req_V_source_full_n,
        sessionDelete_req_V_source_write,
        sessionDelete_req_V_op_din,
        sessionDelete_req_V_op_full_n,
        sessionDelete_req_V_op_write,
        sessionDelete_req_V_value_V_din,
        sessionDelete_req_V_value_V_full_n,
        sessionDelete_req_V_value_V_write,
        sessionDelete_req_V_key_myIp_V_din,
        sessionDelete_req_V_key_myIp_V_full_n,
        sessionDelete_req_V_key_myIp_V_write,
        sessionDelete_req_V_key_theirI_din,
        sessionDelete_req_V_key_theirI_full_n,
        sessionDelete_req_V_key_theirI_write,
        sessionDelete_req_V_key_myPort_din,
        sessionDelete_req_V_key_myPort_full_n,
        sessionDelete_req_V_key_myPort_write,
        sessionDelete_req_V_key_theirP_din,
        sessionDelete_req_V_key_theirP_full_n,
        sessionDelete_req_V_key_theirP_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] stateTable2sLookup_releaseSess_dout;
input   stateTable2sLookup_releaseSess_empty_n;
output   stateTable2sLookup_releaseSess_read;
input  [15:0] txEng2sLookup_rev_req_V_V_dout;
input   txEng2sLookup_rev_req_V_V_empty_n;
output   txEng2sLookup_rev_req_V_V_read;
output  [95:0] sLookup2txEng_rev_rsp_V_din;
input   sLookup2txEng_rev_rsp_V_full_n;
output   sLookup2txEng_rev_rsp_V_write;
output  [15:0] sLookup2portTable_releasePort_s_din;
input   sLookup2portTable_releasePort_s_full_n;
output   sLookup2portTable_releasePort_s_write;
input  [15:0] reverseLupInsertFifo_V_key_V_dout;
input   reverseLupInsertFifo_V_key_V_empty_n;
output   reverseLupInsertFifo_V_key_V_read;
input  [31:0] reverseLupInsertFifo_V_value_m_dout;
input   reverseLupInsertFifo_V_value_m_empty_n;
output   reverseLupInsertFifo_V_value_m_read;
input  [31:0] reverseLupInsertFifo_V_value_t_dout;
input   reverseLupInsertFifo_V_value_t_empty_n;
output   reverseLupInsertFifo_V_value_t_read;
input  [15:0] reverseLupInsertFifo_V_value_m_1_dout;
input   reverseLupInsertFifo_V_value_m_1_empty_n;
output   reverseLupInsertFifo_V_value_m_1_read;
input  [15:0] reverseLupInsertFifo_V_value_t_1_dout;
input   reverseLupInsertFifo_V_value_t_1_empty_n;
output   reverseLupInsertFifo_V_value_t_1_read;
output  [0:0] sessionDelete_req_V_source_din;
input   sessionDelete_req_V_source_full_n;
output   sessionDelete_req_V_source_write;
output  [0:0] sessionDelete_req_V_op_din;
input   sessionDelete_req_V_op_full_n;
output   sessionDelete_req_V_op_write;
output  [13:0] sessionDelete_req_V_value_V_din;
input   sessionDelete_req_V_value_V_full_n;
output   sessionDelete_req_V_value_V_write;
output  [31:0] sessionDelete_req_V_key_myIp_V_din;
input   sessionDelete_req_V_key_myIp_V_full_n;
output   sessionDelete_req_V_key_myIp_V_write;
output  [31:0] sessionDelete_req_V_key_theirI_din;
input   sessionDelete_req_V_key_theirI_full_n;
output   sessionDelete_req_V_key_theirI_write;
output  [15:0] sessionDelete_req_V_key_myPort_din;
input   sessionDelete_req_V_key_myPort_full_n;
output   sessionDelete_req_V_key_myPort_write;
output  [15:0] sessionDelete_req_V_key_theirP_din;
input   sessionDelete_req_V_key_theirP_full_n;
output   sessionDelete_req_V_key_theirP_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stateTable2sLookup_releaseSess_read;
reg txEng2sLookup_rev_req_V_V_read;
reg sLookup2txEng_rev_rsp_V_write;
reg sLookup2portTable_releasePort_s_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
wire    reverseLupInsertFifo_V_key_V0_status;
wire   [0:0] tmp_71_nbreadreq_fu_156_p7;
reg    ap_sig_bdd_52;
reg   [0:0] tmp_71_reg_451;
wire   [0:0] tmp_72_nbreadreq_fu_186_p3;
reg    ap_sig_bdd_66;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_451_pp0_it1;
reg   [0:0] tmp_72_reg_480;
wire   [0:0] tmp_73_nbreadreq_fu_200_p3;
reg    ap_sig_bdd_85;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_451_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_72_reg_480_pp0_it2;
reg   [0:0] tmp_73_reg_511;
reg   [0:0] tupleValid_load_reg_555;
wire    sessionDelete_req_V_op1_status;
reg    ap_sig_bdd_121;
reg   [13:0] reverseLookupTable_myIp_V_address0;
reg    reverseLookupTable_myIp_V_ce0;
reg    reverseLookupTable_myIp_V_we0;
wire   [31:0] reverseLookupTable_myIp_V_d0;
wire   [31:0] reverseLookupTable_myIp_V_q0;
reg   [13:0] reverseLookupTable_theirIp_V_address0;
reg    reverseLookupTable_theirIp_V_ce0;
reg    reverseLookupTable_theirIp_V_we0;
wire   [31:0] reverseLookupTable_theirIp_V_d0;
wire   [31:0] reverseLookupTable_theirIp_V_q0;
reg   [13:0] reverseLookupTable_myPort_V_address0;
reg    reverseLookupTable_myPort_V_ce0;
reg    reverseLookupTable_myPort_V_we0;
wire   [15:0] reverseLookupTable_myPort_V_d0;
wire   [15:0] reverseLookupTable_myPort_V_q0;
reg   [13:0] reverseLookupTable_theirPort_V_address0;
reg    reverseLookupTable_theirPort_V_ce0;
reg    reverseLookupTable_theirPort_V_we0;
wire   [15:0] reverseLookupTable_theirPort_V_d0;
wire   [15:0] reverseLookupTable_theirPort_V_q0;
reg   [13:0] tupleValid_address0;
reg    tupleValid_ce0;
reg    tupleValid_we0;
wire   [0:0] tupleValid_d0;
wire   [0:0] tupleValid_q0;
wire   [13:0] tupleValid_address1;
reg    tupleValid_ce1;
reg    tupleValid_we1;
wire   [0:0] tupleValid_d1;
reg   [15:0] tmp_key_V_reg_455;
reg   [31:0] tmp_value_myIp_V_reg_460;
reg   [31:0] ap_reg_ppstg_tmp_value_myIp_V_reg_460_pp0_it1;
reg   [31:0] tmp_value_theirIp_V_reg_465;
reg   [31:0] ap_reg_ppstg_tmp_value_theirIp_V_reg_465_pp0_it1;
reg   [15:0] tmp_value_myPort_V_reg_470;
reg   [15:0] ap_reg_ppstg_tmp_value_myPort_V_reg_470_pp0_it1;
reg   [15:0] tmp_value_theirPort_V_reg_475;
reg   [15:0] ap_reg_ppstg_tmp_value_theirPort_V_reg_475_pp0_it1;
reg   [15:0] tmp_V_reg_484;
wire   [63:0] tmp_93_fu_418_p1;
reg   [63:0] tmp_93_reg_489;
reg   [13:0] tupleValid_addr_1_reg_497;
wire   [63:0] tmp_s_fu_423_p1;
reg   [63:0] tmp_s_reg_503;
wire   [13:0] tmp_value_V_fu_435_p1;
reg   [13:0] tmp_value_V_reg_559;
wire   [63:0] tmp_94_fu_427_p1;
reg    reverseLupInsertFifo_V_key_V0_update;
reg    sessionDelete_req_V_op1_update;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_84;
reg    ap_sig_bdd_276;
reg    ap_sig_bdd_65;
reg    ap_sig_bdd_290;


toe_reverseLookupTableInterface_reverseLookupTable_myIp_V #(
    .DataWidth( 32 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
reverseLookupTable_myIp_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( reverseLookupTable_myIp_V_address0 ),
    .ce0( reverseLookupTable_myIp_V_ce0 ),
    .we0( reverseLookupTable_myIp_V_we0 ),
    .d0( reverseLookupTable_myIp_V_d0 ),
    .q0( reverseLookupTable_myIp_V_q0 )
);

toe_reverseLookupTableInterface_reverseLookupTable_myIp_V #(
    .DataWidth( 32 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
reverseLookupTable_theirIp_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( reverseLookupTable_theirIp_V_address0 ),
    .ce0( reverseLookupTable_theirIp_V_ce0 ),
    .we0( reverseLookupTable_theirIp_V_we0 ),
    .d0( reverseLookupTable_theirIp_V_d0 ),
    .q0( reverseLookupTable_theirIp_V_q0 )
);

toe_reverseLookupTableInterface_reverseLookupTable_myPort_V #(
    .DataWidth( 16 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
reverseLookupTable_myPort_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( reverseLookupTable_myPort_V_address0 ),
    .ce0( reverseLookupTable_myPort_V_ce0 ),
    .we0( reverseLookupTable_myPort_V_we0 ),
    .d0( reverseLookupTable_myPort_V_d0 ),
    .q0( reverseLookupTable_myPort_V_q0 )
);

toe_reverseLookupTableInterface_reverseLookupTable_myPort_V #(
    .DataWidth( 16 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
reverseLookupTable_theirPort_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( reverseLookupTable_theirPort_V_address0 ),
    .ce0( reverseLookupTable_theirPort_V_ce0 ),
    .we0( reverseLookupTable_theirPort_V_we0 ),
    .d0( reverseLookupTable_theirPort_V_d0 ),
    .q0( reverseLookupTable_theirPort_V_q0 )
);

toe_reverseLookupTableInterface_tupleValid #(
    .DataWidth( 1 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
tupleValid_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( tupleValid_address0 ),
    .ce0( tupleValid_ce0 ),
    .we0( tupleValid_we0 ),
    .d0( tupleValid_d0 ),
    .q0( tupleValid_q0 ),
    .address1( tupleValid_address1 ),
    .ce1( tupleValid_ce1 ),
    .we1( tupleValid_we1 ),
    .d1( tupleValid_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_ppstg_tmp_71_reg_451_pp0_it1 <= tmp_71_reg_451;
        ap_reg_ppstg_tmp_value_myIp_V_reg_460_pp0_it1 <= tmp_value_myIp_V_reg_460;
        ap_reg_ppstg_tmp_value_myPort_V_reg_470_pp0_it1 <= tmp_value_myPort_V_reg_470;
        ap_reg_ppstg_tmp_value_theirIp_V_reg_465_pp0_it1 <= tmp_value_theirIp_V_reg_465;
        ap_reg_ppstg_tmp_value_theirPort_V_reg_475_pp0_it1 <= tmp_value_theirPort_V_reg_475;
        tmp_71_reg_451 <= tmp_71_nbreadreq_fu_156_p7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
        ap_reg_ppstg_tmp_71_reg_451_pp0_it2 <= ap_reg_ppstg_tmp_71_reg_451_pp0_it1;
        ap_reg_ppstg_tmp_72_reg_480_pp0_it2 <= tmp_72_reg_480;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_71_reg_451) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_72_reg_480 <= tmp_72_nbreadreq_fu_186_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_480) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_73_reg_511 <= tmp_73_nbreadreq_fu_200_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_71_reg_451) & ~(ap_const_lv1_0 == tmp_72_nbreadreq_fu_186_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_93_reg_489[15 : 0] <= tmp_93_fu_418_p1[15 : 0];
        tmp_V_reg_484 <= stateTable2sLookup_releaseSess_dout;
        tupleValid_addr_1_reg_497 <= tmp_93_fu_418_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_71_nbreadreq_fu_156_p7 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_key_V_reg_455 <= reverseLupInsertFifo_V_key_V_dout;
        tmp_value_myIp_V_reg_460 <= reverseLupInsertFifo_V_value_m_dout;
        tmp_value_myPort_V_reg_470 <= reverseLupInsertFifo_V_value_m_1_dout;
        tmp_value_theirIp_V_reg_465 <= reverseLupInsertFifo_V_value_t_dout;
        tmp_value_theirPort_V_reg_475 <= reverseLupInsertFifo_V_value_t_1_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_71_reg_451))) begin
        tmp_s_reg_503[15 : 0] <= tmp_s_fu_423_p1[15 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_72_reg_480) & ~(ap_const_lv1_0 == tupleValid_q0))) begin
        tmp_value_V_reg_559 <= tmp_value_V_fu_435_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_72_reg_480))) begin
        tupleValid_load_reg_555 <= tupleValid_q0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// reverseLookupTable_myIp_V_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_93_reg_489 or tmp_s_reg_503 or tmp_94_fu_427_p1 or ap_sig_bdd_84 or ap_sig_bdd_276)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1)) begin
            reverseLookupTable_myIp_V_address0 = tmp_s_reg_503;
        end else if (ap_sig_bdd_276) begin
            reverseLookupTable_myIp_V_address0 = tmp_93_reg_489;
        end else if (ap_sig_bdd_84) begin
            reverseLookupTable_myIp_V_address0 = tmp_94_fu_427_p1;
        end else begin
            reverseLookupTable_myIp_V_address0 = 'bx;
        end
    end else begin
        reverseLookupTable_myIp_V_address0 = 'bx;
    end
end

/// reverseLookupTable_myIp_V_ce0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_72_reg_480 or tmp_73_nbreadreq_fu_200_p3 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_480) & ~(ap_const_lv1_0 == tmp_73_nbreadreq_fu_200_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_72_reg_480)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1)))) begin
        reverseLookupTable_myIp_V_ce0 = ap_const_logic_1;
    end else begin
        reverseLookupTable_myIp_V_ce0 = ap_const_logic_0;
    end
end

/// reverseLookupTable_myIp_V_we0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1))) begin
        reverseLookupTable_myIp_V_we0 = ap_const_logic_1;
    end else begin
        reverseLookupTable_myIp_V_we0 = ap_const_logic_0;
    end
end

/// reverseLookupTable_myPort_V_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_93_reg_489 or tmp_s_reg_503 or tmp_94_fu_427_p1 or ap_sig_bdd_84 or ap_sig_bdd_276)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1)) begin
            reverseLookupTable_myPort_V_address0 = tmp_s_reg_503;
        end else if (ap_sig_bdd_276) begin
            reverseLookupTable_myPort_V_address0 = tmp_93_reg_489;
        end else if (ap_sig_bdd_84) begin
            reverseLookupTable_myPort_V_address0 = tmp_94_fu_427_p1;
        end else begin
            reverseLookupTable_myPort_V_address0 = 'bx;
        end
    end else begin
        reverseLookupTable_myPort_V_address0 = 'bx;
    end
end

/// reverseLookupTable_myPort_V_ce0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_72_reg_480 or tmp_73_nbreadreq_fu_200_p3 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_480) & ~(ap_const_lv1_0 == tmp_73_nbreadreq_fu_200_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_72_reg_480)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1)))) begin
        reverseLookupTable_myPort_V_ce0 = ap_const_logic_1;
    end else begin
        reverseLookupTable_myPort_V_ce0 = ap_const_logic_0;
    end
end

/// reverseLookupTable_myPort_V_we0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1))) begin
        reverseLookupTable_myPort_V_we0 = ap_const_logic_1;
    end else begin
        reverseLookupTable_myPort_V_we0 = ap_const_logic_0;
    end
end

/// reverseLookupTable_theirIp_V_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_93_reg_489 or tmp_s_reg_503 or tmp_94_fu_427_p1 or ap_sig_bdd_84 or ap_sig_bdd_276)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1)) begin
            reverseLookupTable_theirIp_V_address0 = tmp_s_reg_503;
        end else if (ap_sig_bdd_276) begin
            reverseLookupTable_theirIp_V_address0 = tmp_93_reg_489;
        end else if (ap_sig_bdd_84) begin
            reverseLookupTable_theirIp_V_address0 = tmp_94_fu_427_p1;
        end else begin
            reverseLookupTable_theirIp_V_address0 = 'bx;
        end
    end else begin
        reverseLookupTable_theirIp_V_address0 = 'bx;
    end
end

/// reverseLookupTable_theirIp_V_ce0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_72_reg_480 or tmp_73_nbreadreq_fu_200_p3 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_480) & ~(ap_const_lv1_0 == tmp_73_nbreadreq_fu_200_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_72_reg_480)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1)))) begin
        reverseLookupTable_theirIp_V_ce0 = ap_const_logic_1;
    end else begin
        reverseLookupTable_theirIp_V_ce0 = ap_const_logic_0;
    end
end

/// reverseLookupTable_theirIp_V_we0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1))) begin
        reverseLookupTable_theirIp_V_we0 = ap_const_logic_1;
    end else begin
        reverseLookupTable_theirIp_V_we0 = ap_const_logic_0;
    end
end

/// reverseLookupTable_theirPort_V_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_93_reg_489 or tmp_s_reg_503 or tmp_94_fu_427_p1 or ap_sig_bdd_84 or ap_sig_bdd_276)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1)) begin
            reverseLookupTable_theirPort_V_address0 = tmp_s_reg_503;
        end else if (ap_sig_bdd_276) begin
            reverseLookupTable_theirPort_V_address0 = tmp_93_reg_489;
        end else if (ap_sig_bdd_84) begin
            reverseLookupTable_theirPort_V_address0 = tmp_94_fu_427_p1;
        end else begin
            reverseLookupTable_theirPort_V_address0 = 'bx;
        end
    end else begin
        reverseLookupTable_theirPort_V_address0 = 'bx;
    end
end

/// reverseLookupTable_theirPort_V_ce0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_72_reg_480 or tmp_73_nbreadreq_fu_200_p3 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_480) & ~(ap_const_lv1_0 == tmp_73_nbreadreq_fu_200_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_72_reg_480)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1)))) begin
        reverseLookupTable_theirPort_V_ce0 = ap_const_logic_1;
    end else begin
        reverseLookupTable_theirPort_V_ce0 = ap_const_logic_0;
    end
end

/// reverseLookupTable_theirPort_V_we0 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1))) begin
        reverseLookupTable_theirPort_V_we0 = ap_const_logic_1;
    end else begin
        reverseLookupTable_theirPort_V_we0 = ap_const_logic_0;
    end
end

/// reverseLupInsertFifo_V_key_V0_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_71_nbreadreq_fu_156_p7 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_71_nbreadreq_fu_156_p7 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        reverseLupInsertFifo_V_key_V0_update = ap_const_logic_1;
    end else begin
        reverseLupInsertFifo_V_key_V0_update = ap_const_logic_0;
    end
end

/// sLookup2portTable_releasePort_s_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_reg_ppstg_tmp_71_reg_451_pp0_it2 or ap_reg_ppstg_tmp_72_reg_480_pp0_it2 or tupleValid_load_reg_555 or ap_sig_bdd_121)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_480_pp0_it2) & ~(ap_const_lv1_0 == tupleValid_load_reg_555) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        sLookup2portTable_releasePort_s_write = ap_const_logic_1;
    end else begin
        sLookup2portTable_releasePort_s_write = ap_const_logic_0;
    end
end

/// sLookup2txEng_rev_rsp_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_reg_ppstg_tmp_71_reg_451_pp0_it2 or ap_reg_ppstg_tmp_72_reg_480_pp0_it2 or tmp_73_reg_511 or ap_sig_bdd_121)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_480_pp0_it2) & ~(ap_const_lv1_0 == tmp_73_reg_511) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        sLookup2txEng_rev_rsp_V_write = ap_const_logic_1;
    end else begin
        sLookup2txEng_rev_rsp_V_write = ap_const_logic_0;
    end
end

/// sessionDelete_req_V_op1_update assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_reg_ppstg_tmp_71_reg_451_pp0_it2 or ap_reg_ppstg_tmp_72_reg_480_pp0_it2 or tupleValid_load_reg_555 or ap_sig_bdd_121)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_480_pp0_it2) & ~(ap_const_lv1_0 == tupleValid_load_reg_555) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        sessionDelete_req_V_op1_update = ap_const_logic_1;
    end else begin
        sessionDelete_req_V_op1_update = ap_const_logic_0;
    end
end

/// stateTable2sLookup_releaseSess_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or tmp_71_reg_451 or tmp_72_nbreadreq_fu_186_p3 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_71_reg_451) & ~(ap_const_lv1_0 == tmp_72_nbreadreq_fu_186_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        stateTable2sLookup_releaseSess_read = ap_const_logic_1;
    end else begin
        stateTable2sLookup_releaseSess_read = ap_const_logic_0;
    end
end

/// tupleValid_address0 assign process. ///
always @ (tmp_71_reg_451 or tmp_93_fu_418_p1 or tmp_s_fu_423_p1 or ap_sig_bdd_65 or ap_sig_bdd_290)
begin
    if (ap_sig_bdd_290) begin
        if (~(ap_const_lv1_0 == tmp_71_reg_451)) begin
            tupleValid_address0 = tmp_s_fu_423_p1;
        end else if (ap_sig_bdd_65) begin
            tupleValid_address0 = tmp_93_fu_418_p1;
        end else begin
            tupleValid_address0 = 'bx;
        end
    end else begin
        tupleValid_address0 = 'bx;
    end
end

/// tupleValid_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or tmp_71_reg_451 or tmp_72_nbreadreq_fu_186_p3 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_71_reg_451) & ~(ap_const_lv1_0 == tmp_72_nbreadreq_fu_186_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_71_reg_451)))) begin
        tupleValid_ce0 = ap_const_logic_1;
    end else begin
        tupleValid_ce0 = ap_const_logic_0;
    end
end

/// tupleValid_ce1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tupleValid_ce1 = ap_const_logic_1;
    end else begin
        tupleValid_ce1 = ap_const_logic_0;
    end
end

/// tupleValid_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or tmp_71_reg_451 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_71_reg_451))) begin
        tupleValid_we0 = ap_const_logic_1;
    end else begin
        tupleValid_we0 = ap_const_logic_0;
    end
end

/// tupleValid_we1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_72_reg_480 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_72_reg_480))) begin
        tupleValid_we1 = ap_const_logic_1;
    end else begin
        tupleValid_we1 = ap_const_logic_0;
    end
end

/// txEng2sLookup_rev_req_V_V_read assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_72_reg_480 or tmp_73_nbreadreq_fu_200_p3 or ap_sig_bdd_85 or ap_sig_bdd_121)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_480) & ~(ap_const_lv1_0 == tmp_73_nbreadreq_fu_200_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_121 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        txEng2sLookup_rev_req_V_V_read = ap_const_logic_1;
    end else begin
        txEng2sLookup_rev_req_V_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_sig_bdd_121 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_121 assign process. ///
always @ (sLookup2txEng_rev_rsp_V_full_n or ap_reg_ppstg_tmp_71_reg_451_pp0_it2 or ap_reg_ppstg_tmp_72_reg_480_pp0_it2 or tmp_73_reg_511 or sLookup2portTable_releasePort_s_full_n or tupleValid_load_reg_555 or sessionDelete_req_V_op1_status)
begin
    ap_sig_bdd_121 = (((sLookup2txEng_rev_rsp_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_480_pp0_it2) & ~(ap_const_lv1_0 == tmp_73_reg_511)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it2) & (sLookup2portTable_releasePort_s_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_480_pp0_it2) & ~(ap_const_lv1_0 == tupleValid_load_reg_555)) | ((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_72_reg_480_pp0_it2) & ~(ap_const_lv1_0 == tupleValid_load_reg_555) & (sessionDelete_req_V_op1_status == ap_const_logic_0)));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_276 assign process. ///
always @ (ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_72_reg_480)
begin
    ap_sig_bdd_276 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & ~(ap_const_lv1_0 == tmp_72_reg_480));
end

/// ap_sig_bdd_290 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_290 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_52 assign process. ///
always @ (ap_start or ap_done_reg or reverseLupInsertFifo_V_key_V0_status or tmp_71_nbreadreq_fu_156_p7)
begin
    ap_sig_bdd_52 = (((reverseLupInsertFifo_V_key_V0_status == ap_const_logic_0) & ~(tmp_71_nbreadreq_fu_156_p7 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_65 assign process. ///
always @ (tmp_71_reg_451 or tmp_72_nbreadreq_fu_186_p3)
begin
    ap_sig_bdd_65 = ((ap_const_lv1_0 == tmp_71_reg_451) & ~(ap_const_lv1_0 == tmp_72_nbreadreq_fu_186_p3));
end

/// ap_sig_bdd_66 assign process. ///
always @ (stateTable2sLookup_releaseSess_empty_n or tmp_71_reg_451 or tmp_72_nbreadreq_fu_186_p3)
begin
    ap_sig_bdd_66 = ((stateTable2sLookup_releaseSess_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_71_reg_451) & ~(ap_const_lv1_0 == tmp_72_nbreadreq_fu_186_p3));
end

/// ap_sig_bdd_84 assign process. ///
always @ (ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_72_reg_480 or tmp_73_nbreadreq_fu_200_p3)
begin
    ap_sig_bdd_84 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_480) & ~(ap_const_lv1_0 == tmp_73_nbreadreq_fu_200_p3));
end

/// ap_sig_bdd_85 assign process. ///
always @ (txEng2sLookup_rev_req_V_V_empty_n or ap_reg_ppstg_tmp_71_reg_451_pp0_it1 or tmp_72_reg_480 or tmp_73_nbreadreq_fu_200_p3)
begin
    ap_sig_bdd_85 = ((txEng2sLookup_rev_req_V_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_451_pp0_it1) & (ap_const_lv1_0 == tmp_72_reg_480) & ~(ap_const_lv1_0 == tmp_73_nbreadreq_fu_200_p3));
end
assign reverseLookupTable_myIp_V_d0 = ap_reg_ppstg_tmp_value_myIp_V_reg_460_pp0_it1;
assign reverseLookupTable_myPort_V_d0 = ap_reg_ppstg_tmp_value_myPort_V_reg_470_pp0_it1;
assign reverseLookupTable_theirIp_V_d0 = ap_reg_ppstg_tmp_value_theirIp_V_reg_465_pp0_it1;
assign reverseLookupTable_theirPort_V_d0 = ap_reg_ppstg_tmp_value_theirPort_V_reg_475_pp0_it1;
assign reverseLupInsertFifo_V_key_V0_status = (reverseLupInsertFifo_V_key_V_empty_n & reverseLupInsertFifo_V_value_m_empty_n & reverseLupInsertFifo_V_value_t_empty_n & reverseLupInsertFifo_V_value_m_1_empty_n & reverseLupInsertFifo_V_value_t_1_empty_n);
assign reverseLupInsertFifo_V_key_V_read = reverseLupInsertFifo_V_key_V0_update;
assign reverseLupInsertFifo_V_value_m_1_read = reverseLupInsertFifo_V_key_V0_update;
assign reverseLupInsertFifo_V_value_m_read = reverseLupInsertFifo_V_key_V0_update;
assign reverseLupInsertFifo_V_value_t_1_read = reverseLupInsertFifo_V_key_V0_update;
assign reverseLupInsertFifo_V_value_t_read = reverseLupInsertFifo_V_key_V0_update;
assign sLookup2portTable_releasePort_s_din = reverseLookupTable_myPort_V_q0;
assign sLookup2txEng_rev_rsp_V_din = {{{{reverseLookupTable_theirPort_V_q0}, {reverseLookupTable_myPort_V_q0}}, {reverseLookupTable_theirIp_V_q0}}, {reverseLookupTable_myIp_V_q0}};
assign sessionDelete_req_V_key_myIp_V_din = reverseLookupTable_myIp_V_q0;
assign sessionDelete_req_V_key_myIp_V_write = sessionDelete_req_V_op1_update;
assign sessionDelete_req_V_key_myPort_din = reverseLookupTable_myPort_V_q0;
assign sessionDelete_req_V_key_myPort_write = sessionDelete_req_V_op1_update;
assign sessionDelete_req_V_key_theirI_din = reverseLookupTable_theirIp_V_q0;
assign sessionDelete_req_V_key_theirI_write = sessionDelete_req_V_op1_update;
assign sessionDelete_req_V_key_theirP_din = reverseLookupTable_theirPort_V_q0;
assign sessionDelete_req_V_key_theirP_write = sessionDelete_req_V_op1_update;
assign sessionDelete_req_V_op1_status = (sessionDelete_req_V_source_full_n & sessionDelete_req_V_op_full_n & sessionDelete_req_V_value_V_full_n & sessionDelete_req_V_key_myIp_V_full_n & sessionDelete_req_V_key_theirI_full_n & sessionDelete_req_V_key_myPort_full_n & sessionDelete_req_V_key_theirP_full_n);
assign sessionDelete_req_V_op_din = ap_const_lv1_1;
assign sessionDelete_req_V_op_write = sessionDelete_req_V_op1_update;
assign sessionDelete_req_V_source_din = ap_const_lv1_0;
assign sessionDelete_req_V_source_write = sessionDelete_req_V_op1_update;
assign sessionDelete_req_V_value_V_din = tmp_value_V_reg_559;
assign sessionDelete_req_V_value_V_write = sessionDelete_req_V_op1_update;
assign tmp_71_nbreadreq_fu_156_p7 = (reverseLupInsertFifo_V_key_V_empty_n & reverseLupInsertFifo_V_value_m_empty_n & reverseLupInsertFifo_V_value_t_empty_n & reverseLupInsertFifo_V_value_m_1_empty_n & reverseLupInsertFifo_V_value_t_1_empty_n);
assign tmp_72_nbreadreq_fu_186_p3 = stateTable2sLookup_releaseSess_empty_n;
assign tmp_73_nbreadreq_fu_200_p3 = txEng2sLookup_rev_req_V_V_empty_n;
assign tmp_93_fu_418_p1 = stateTable2sLookup_releaseSess_dout;
assign tmp_94_fu_427_p1 = txEng2sLookup_rev_req_V_V_dout;
assign tmp_s_fu_423_p1 = tmp_key_V_reg_455;
assign tmp_value_V_fu_435_p1 = tmp_V_reg_484[13:0];
assign tupleValid_address1 = tupleValid_addr_1_reg_497;
assign tupleValid_d0 = ap_const_lv1_1;
assign tupleValid_d1 = ap_const_lv1_0;
always @ (posedge ap_clk)
begin
    tmp_93_reg_489[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    tmp_s_reg_503[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end



endmodule //toe_reverseLookupTableInterface

