// Seed: 2201108647
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input wire id_4
);
  tri1 id_6 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    output logic id_4,
    input tri0 id_5,
    output wand id_6,
    output tri0 id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    output supply0 id_13,
    input wor id_14,
    input logic id_15,
    output tri0 id_16,
    input tri1 id_17,
    input wand id_18,
    input wire id_19,
    input wor id_20,
    input tri0 id_21,
    output supply1 id_22,
    input tri1 id_23,
    input uwire id_24
);
  reg id_26;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_16,
      id_8
  );
  always id_4 <= 1;
  wire id_27, id_28;
  always id_26 <= id_15;
endmodule
