// File: prime_detector.v
// Generated by MyHDL 0.6
// Date: Thu Oct 21 02:34:43 2010

`timescale 1ns/10ps

module prime_detector (
    E,
    S
);

input [3:0] E;
output [0:0] S;
reg [0:0] S;




