Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1a9205b37d684233aacd7e9c931613b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_stream_insert_header_tb_behav xil_defaultlib.axi_stream_insert_header_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:108]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:109]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_stream_insert_header(DATA_BY...
Compiling module xil_defaultlib.axi_stream_insert_header_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_stream_insert_header_tb_behav
