Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Mar 15 14:28:11 2022
| Host         : JuanKaHp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DISPLAY/DIS/clk_d/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.923        0.000                      0                 1585        0.117        0.000                      0                 1585        4.020        0.000                       0                   692  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.923        0.000                      0                 1585        0.117        0.000                      0                 1585        4.020        0.000                       0                   692  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTTXLOGIC/SEND32/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 3.734ns (45.803%)  route 4.418ns (54.196%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.372 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[15]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.501    11.873    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[14]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.330    12.203 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[14]_INST_0/O
                         net (fo=2, routed)           0.832    13.036    UARTTXLOGIC/SEND32/C[14]
    SLICE_X4Y63          LUT3 (Prop_lut3_I0_O)        0.360    13.396 r  UARTTXLOGIC/SEND32/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    13.396    UARTTXLOGIC/SEND32/tx_data[6]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.598    15.021    UARTTXLOGIC/SEND32/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.075    15.319    UARTTXLOGIC/SEND32/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTTXLOGIC/SEND32/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 3.777ns (46.583%)  route 4.331ns (53.417%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.446 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[15]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.423    11.869    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[15]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.302    12.171 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[15]_INST_0/O
                         net (fo=2, routed)           0.823    12.995    UARTTXLOGIC/SEND32/C[15]
    SLICE_X4Y63          LUT3 (Prop_lut3_I0_O)        0.357    13.352 r  UARTTXLOGIC/SEND32/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.000    13.352    UARTTXLOGIC/SEND32/tx_data[7]_i_3_n_0
    SLICE_X4Y63          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.598    15.021    UARTTXLOGIC/SEND32/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.075    15.319    UARTTXLOGIC/SEND32/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTTXLOGIC/SEND32/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.042ns  (logic 3.566ns (44.344%)  route 4.476ns (55.656%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.241 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.808    12.049    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[8]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.327    12.376 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[8]_INST_0/O
                         net (fo=2, routed)           0.583    12.959    UARTTXLOGIC/SEND32/C[8]
    SLICE_X4Y63          LUT3 (Prop_lut3_I0_O)        0.326    13.285 r  UARTTXLOGIC/SEND32/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    13.285    UARTTXLOGIC/SEND32/tx_data[0]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.598    15.021    UARTTXLOGIC/SEND32/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.029    15.273    UARTTXLOGIC/SEND32/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/data_to_display_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 3.221ns (42.450%)  route 4.367ns (57.550%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.218 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.625    11.844    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[7]
    SLICE_X4Y62          LUT2 (Prop_lut2_I0_O)        0.331    12.175 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0/O
                         net (fo=2, routed)           0.657    12.831    DISPLAY/D[7]
    SLICE_X5Y62          FDRE                                         r  DISPLAY/data_to_display_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.599    15.022    DISPLAY/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  DISPLAY/data_to_display_reg[7]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)       -0.309    14.936    DISPLAY/data_to_display_reg[7]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -12.831    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTTXLOGIC/SEND32/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 3.685ns (46.795%)  route 4.190ns (53.205%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.353 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.499    11.852    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[9]
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.328    12.180 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[9]_INST_0/O
                         net (fo=2, routed)           0.607    12.787    UARTTXLOGIC/SEND32/C[9]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.332    13.119 r  UARTTXLOGIC/SEND32/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000    13.119    UARTTXLOGIC/SEND32/tx_data[1]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.599    15.022    UARTTXLOGIC/SEND32/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.029    15.274    UARTTXLOGIC/SEND32/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/data_to_display_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 3.240ns (42.845%)  route 4.322ns (57.155%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.241 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.808    12.049    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[8]
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.327    12.376 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[8]_INST_0/O
                         net (fo=2, routed)           0.429    12.806    DISPLAY/D[8]
    SLICE_X5Y63          FDRE                                         r  DISPLAY/data_to_display_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.598    15.021    DISPLAY/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  DISPLAY/data_to_display_reg[8]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)       -0.277    14.967    DISPLAY/data_to_display_reg[8]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTTXLOGIC/SEND32/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 3.462ns (44.428%)  route 4.330ns (55.572%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.332 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.418    11.751    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[11]
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.306    12.057 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0/O
                         net (fo=2, routed)           0.827    12.884    UARTTXLOGIC/SEND32/C[11]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.152    13.036 r  UARTTXLOGIC/SEND32/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    13.036    UARTTXLOGIC/SEND32/tx_data[3]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.599    15.022    UARTTXLOGIC/SEND32/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[3]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.075    15.320    UARTTXLOGIC/SEND32/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTTXLOGIC/SEND32/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 3.450ns (44.631%)  route 4.280ns (55.369%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.355 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[15]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.625    11.981    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[12]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.299    12.280 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[12]_INST_0/O
                         net (fo=2, routed)           0.570    12.850    UARTTXLOGIC/SEND32/C[12]
    SLICE_X4Y63          LUT3 (Prop_lut3_I0_O)        0.124    12.974 r  UARTTXLOGIC/SEND32/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    12.974    UARTTXLOGIC/SEND32/tx_data[4]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.598    15.021    UARTTXLOGIC/SEND32/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  UARTTXLOGIC/SEND32/tx_data_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.031    15.275    UARTTXLOGIC/SEND32/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/data_to_display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 3.442ns (45.324%)  route 4.152ns (54.676%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.467 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[15]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.505    11.973    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[13]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.303    12.276 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[13]_INST_0/O
                         net (fo=2, routed)           0.562    12.838    DISPLAY/D[13]
    SLICE_X5Y63          FDRE                                         r  DISPLAY/data_to_display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.598    15.021    DISPLAY/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  DISPLAY/data_to_display_reg[13]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)       -0.071    15.173    DISPLAY/data_to_display_reg[13]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/data_to_display_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 3.420ns (46.554%)  route 3.926ns (53.446%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.641     5.244    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X9Y64          FDRE                                         r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.419     5.663 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647_reg[3]/Q
                         net (fo=1, routed)           0.998     6.661    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_44_reg_1647[3]
    SLICE_X9Y65          LUT3 (Prop_lut3_I0_O)        0.327     6.988 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_11/O
                         net (fo=2, routed)           0.548     7.536    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_45_fu_1425_p3__17[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.326     7.862 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3/O
                         net (fo=1, routed)           0.622     8.484    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.991 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__0_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.219    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.333 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2/CO[3]
                         net (fo=2, routed)           0.917    10.249    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/p_Result_48_fu_1449_p2_carry__2_n_0
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.124    10.373 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.373    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_2_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.905 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.905    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[3]_INST_0_i_1_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.019 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[7]_INST_0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[11]_INST_0_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.446 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[15]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.423    11.869    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/res_I_V_47_fu_1461_p3[15]
    SLICE_X4Y64          LUT2 (Prop_lut2_I0_O)        0.302    12.171 r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/C[15]_INST_0/O
                         net (fo=2, routed)           0.419    12.590    DISPLAY/D[15]
    SLICE_X5Y63          FDRE                                         r  DISPLAY/data_to_display_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         1.598    15.021    DISPLAY/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  DISPLAY/data_to_display_reg[15]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)       -0.275    14.969    DISPLAY/data_to_display_reg[15]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  2.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 your_instance_name/inst/result_2_reg_537_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_39_reg_1574_reg[5]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.571     1.490    your_instance_name/inst/ap_clk
    SLICE_X13Y64         FDRE                                         r  your_instance_name/inst/result_2_reg_537_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  your_instance_name/inst/result_2_reg_537_reg[5]/Q
                         net (fo=1, routed)           0.099     1.731    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/Q[5]
    SLICE_X14Y65         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_39_reg_1574_reg[5]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.840     2.005    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X14Y65         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_39_reg_1574_reg[5]_srl6/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X14Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.613    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_39_reg_1574_reg[5]_srl6
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 UARTTXLOGIC/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTTXLOGIC/uart_tx_blk/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.601     1.520    UARTTXLOGIC/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  UARTTXLOGIC/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  UARTTXLOGIC/baud_tick_blk/acc_reg[18]/Q
                         net (fo=4, routed)           0.068     1.730    UARTTXLOGIC/uart_tx_blk/out[0]
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.775 r  UARTTXLOGIC/uart_tx_blk/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    UARTTXLOGIC/uart_tx_blk/state_next[0]
    SLICE_X2Y62          FDRE                                         r  UARTTXLOGIC/uart_tx_blk/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.873     2.038    UARTTXLOGIC/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  UARTTXLOGIC/uart_tx_blk/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120     1.653    UARTTXLOGIC/uart_tx_blk/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 your_instance_name/inst/result_2_reg_537_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_41_reg_1597_reg[0]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.571     1.490    your_instance_name/inst/ap_clk
    SLICE_X13Y63         FDRE                                         r  your_instance_name/inst/result_2_reg_537_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  your_instance_name/inst/result_2_reg_537_reg[0]/Q
                         net (fo=1, routed)           0.134     1.765    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/Q[0]
    SLICE_X10Y63         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_41_reg_1597_reg[0]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.841     2.006    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X10Y63         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_41_reg_1597_reg[0]_srl7/CLK
                         clock pessimism             -0.479     1.526    
    SLICE_X10Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.628    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_41_reg_1597_reg[0]_srl7
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 your_instance_name/inst/result_2_reg_537_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_41_reg_1597_reg[2]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.571     1.490    your_instance_name/inst/ap_clk
    SLICE_X13Y63         FDRE                                         r  your_instance_name/inst/result_2_reg_537_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  your_instance_name/inst/result_2_reg_537_reg[2]/Q
                         net (fo=1, routed)           0.134     1.765    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/Q[2]
    SLICE_X10Y63         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_41_reg_1597_reg[2]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.841     2.006    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X10Y63         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_41_reg_1597_reg[2]_srl7/CLK
                         clock pessimism             -0.479     1.526    
    SLICE_X10Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.620    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_41_reg_1597_reg[2]_srl7
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UARTRXLOGIC/fsmru/FirstByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTRXLOGIC/fsmru/FSM_onehot_pr_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.574     1.493    UARTRXLOGIC/fsmru/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  UARTRXLOGIC/fsmru/FirstByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  UARTRXLOGIC/fsmru/FirstByte_reg[0]/Q
                         net (fo=5, routed)           0.113     1.748    UARTRXLOGIC/fsmru/FirstByte_0[0]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  UARTRXLOGIC/fsmru/FSM_onehot_pr_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    UARTRXLOGIC/fsmru/nx_state[4]
    SLICE_X8Y59          FDRE                                         r  UARTRXLOGIC/fsmru/FSM_onehot_pr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.845     2.010    UARTRXLOGIC/fsmru/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  UARTRXLOGIC/fsmru/FSM_onehot_pr_state_reg[4]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.121     1.627    UARTRXLOGIC/fsmru/FSM_onehot_pr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/inst/result_2_reg_537_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[9]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.531%)  route 0.169ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.571     1.490    your_instance_name/inst/ap_clk
    SLICE_X13Y65         FDRE                                         r  your_instance_name/inst/result_2_reg_537_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  your_instance_name/inst/result_2_reg_537_reg[9]/Q
                         net (fo=1, routed)           0.169     1.800    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/Q[9]
    SLICE_X10Y64         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[9]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.841     2.006    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X10Y64         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[9]_srl5/CLK
                         clock pessimism             -0.479     1.526    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.634    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[9]_srl5
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UARTRXLOGIC/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTRXLOGIC/FSMRX/din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.573     1.492    UARTRXLOGIC/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  UARTRXLOGIC/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  UARTRXLOGIC/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.064     1.721    UARTRXLOGIC/FSMRX/din_reg[7]_1[1]
    SLICE_X9Y60          FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.844     2.009    UARTRXLOGIC/FSMRX/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  UARTRXLOGIC/FSMRX/din_reg[1]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.047     1.552    UARTRXLOGIC/FSMRX/din_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 your_instance_name/inst/result_2_reg_537_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[6]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.531%)  route 0.169ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.571     1.490    your_instance_name/inst/ap_clk
    SLICE_X13Y64         FDRE                                         r  your_instance_name/inst/result_2_reg_537_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  your_instance_name/inst/result_2_reg_537_reg[6]/Q
                         net (fo=1, routed)           0.169     1.800    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/Q[6]
    SLICE_X10Y64         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[6]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.841     2.006    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X10Y64         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[6]_srl5/CLK
                         clock pessimism             -0.479     1.526    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.628    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[6]_srl5
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DISPLAY/SEGM/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/SEGM/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.601     1.520    DISPLAY/SEGM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  DISPLAY/SEGM/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DISPLAY/SEGM/counter_reg[3]/Q
                         net (fo=5, routed)           0.124     1.786    DISPLAY/SEGM/counter_reg_n_0_[3]
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  DISPLAY/SEGM/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.831    DISPLAY/SEGM/counter[5]_i_3_n_0
    SLICE_X6Y61          FDRE                                         r  DISPLAY/SEGM/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.872     2.037    DISPLAY/SEGM/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  DISPLAY/SEGM/counter_reg[5]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.121     1.654    DISPLAY/SEGM/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 your_instance_name/inst/result_2_reg_537_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[8]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.531%)  route 0.169ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.571     1.490    your_instance_name/inst/ap_clk
    SLICE_X13Y65         FDRE                                         r  your_instance_name/inst/result_2_reg_537_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  your_instance_name/inst/result_2_reg_537_reg[8]/Q
                         net (fo=1, routed)           0.169     1.800    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/Q[8]
    SLICE_X10Y64         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[8]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=691, routed)         0.841     2.006    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/ap_clk
    SLICE_X10Y64         SRL16E                                       r  your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[8]_srl5/CLK
                         clock pessimism             -0.479     1.526    
    SLICE_X10Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.620    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_37_reg_1551_reg[8]_srl5
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y22     your_instance_name/inst/mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y23     your_instance_name/inst/mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y20     your_instance_name/inst/mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y21     your_instance_name/inst/mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y26     your_instance_name/inst/mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y27     your_instance_name/inst/mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y24     your_instance_name/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y25     your_instance_name/inst/mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y54     BRAMA/out_reg[0][0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y71    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_32_reg_1482_reg[18]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y71    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_32_reg_1482_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[17]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[17]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y71    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_32_reg_1482_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y71    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_32_reg_1482_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X14Y70    your_instance_name/inst/grp_sqrt_fixed_32_32_s_fu_77/x_l_I_V_34_reg_1505_reg[17]_srl3/CLK



