// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xvgg16.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XVgg16_CfgInitialize(XVgg16 *InstancePtr, XVgg16_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
    InstancePtr->Input_BaseAddress = ConfigPtr->Input_BaseAddress;
    InstancePtr->Output_BaseAddress = ConfigPtr->Output_BaseAddress;
    InstancePtr->Output1_BaseAddress = ConfigPtr->Output1_BaseAddress;
    InstancePtr->Parameter_BaseAddress = ConfigPtr->Parameter_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XVgg16_Start(XVgg16 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XVgg16_ReadReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_AP_CTRL) & 0x80;
    XVgg16_WriteReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XVgg16_IsDone(XVgg16 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XVgg16_ReadReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XVgg16_IsIdle(XVgg16 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XVgg16_ReadReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XVgg16_IsReady(XVgg16 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XVgg16_ReadReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XVgg16_EnableAutoRestart(XVgg16 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XVgg16_WriteReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XVgg16_DisableAutoRestart(XVgg16 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XVgg16_WriteReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_AP_CTRL, 0);
}

u32 XVgg16_Get_mem_block2_dense_BaseAddress(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Input_BaseAddress + XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE);
}

u32 XVgg16_Get_mem_block2_dense_HighAddress(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Input_BaseAddress + XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_HIGH);
}

u32 XVgg16_Get_mem_block2_dense_TotalBytes(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_HIGH - XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE + 1);
}

u32 XVgg16_Get_mem_block2_dense_BitWidth(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVGG16_INPUT_WIDTH_MEM_BLOCK2_DENSE;
}

u32 XVgg16_Get_mem_block2_dense_Depth(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVGG16_INPUT_DEPTH_MEM_BLOCK2_DENSE;
}

u32 XVgg16_Write_mem_block2_dense_Words(XVgg16 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_HIGH - XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Input_BaseAddress + XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XVgg16_Read_mem_block2_dense_Words(XVgg16 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_HIGH - XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Input_BaseAddress + XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XVgg16_Write_mem_block2_dense_Bytes(XVgg16 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_HIGH - XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Input_BaseAddress + XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XVgg16_Read_mem_block2_dense_Bytes(XVgg16 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_HIGH - XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Input_BaseAddress + XVGG16_INPUT_ADDR_MEM_BLOCK2_DENSE_BASE + offset + i);
    }
    return length;
}

u32 XVgg16_Get_class_BaseAddress(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output_BaseAddress + XVGG16_OUTPUT_ADDR_CLASS_BASE);
}

u32 XVgg16_Get_class_HighAddress(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output_BaseAddress + XVGG16_OUTPUT_ADDR_CLASS_HIGH);
}

u32 XVgg16_Get_class_TotalBytes(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XVGG16_OUTPUT_ADDR_CLASS_HIGH - XVGG16_OUTPUT_ADDR_CLASS_BASE + 1);
}

u32 XVgg16_Get_class_BitWidth(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVGG16_OUTPUT_WIDTH_CLASS;
}

u32 XVgg16_Get_class_Depth(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVGG16_OUTPUT_DEPTH_CLASS;
}

u32 XVgg16_Write_class_Words(XVgg16 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XVGG16_OUTPUT_ADDR_CLASS_HIGH - XVGG16_OUTPUT_ADDR_CLASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Output_BaseAddress + XVGG16_OUTPUT_ADDR_CLASS_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XVgg16_Read_class_Words(XVgg16 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XVGG16_OUTPUT_ADDR_CLASS_HIGH - XVGG16_OUTPUT_ADDR_CLASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Output_BaseAddress + XVGG16_OUTPUT_ADDR_CLASS_BASE + (offset + i)*4);
    }
    return length;
}

u32 XVgg16_Write_class_Bytes(XVgg16 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XVGG16_OUTPUT_ADDR_CLASS_HIGH - XVGG16_OUTPUT_ADDR_CLASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Output_BaseAddress + XVGG16_OUTPUT_ADDR_CLASS_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XVgg16_Read_class_Bytes(XVgg16 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XVGG16_OUTPUT_ADDR_CLASS_HIGH - XVGG16_OUTPUT_ADDR_CLASS_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Output_BaseAddress + XVGG16_OUTPUT_ADDR_CLASS_BASE + offset + i);
    }
    return length;
}

u32 XVgg16_Get_result_BaseAddress(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output1_BaseAddress + XVGG16_OUTPUT1_ADDR_RESULT_BASE);
}

u32 XVgg16_Get_result_HighAddress(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Output1_BaseAddress + XVGG16_OUTPUT1_ADDR_RESULT_HIGH);
}

u32 XVgg16_Get_result_TotalBytes(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XVGG16_OUTPUT1_ADDR_RESULT_HIGH - XVGG16_OUTPUT1_ADDR_RESULT_BASE + 1);
}

u32 XVgg16_Get_result_BitWidth(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVGG16_OUTPUT1_WIDTH_RESULT;
}

u32 XVgg16_Get_result_Depth(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVGG16_OUTPUT1_DEPTH_RESULT;
}

u32 XVgg16_Write_result_Words(XVgg16 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XVGG16_OUTPUT1_ADDR_RESULT_HIGH - XVGG16_OUTPUT1_ADDR_RESULT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Output1_BaseAddress + XVGG16_OUTPUT1_ADDR_RESULT_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XVgg16_Read_result_Words(XVgg16 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XVGG16_OUTPUT1_ADDR_RESULT_HIGH - XVGG16_OUTPUT1_ADDR_RESULT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Output1_BaseAddress + XVGG16_OUTPUT1_ADDR_RESULT_BASE + (offset + i)*4);
    }
    return length;
}

u32 XVgg16_Write_result_Bytes(XVgg16 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XVGG16_OUTPUT1_ADDR_RESULT_HIGH - XVGG16_OUTPUT1_ADDR_RESULT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Output1_BaseAddress + XVGG16_OUTPUT1_ADDR_RESULT_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XVgg16_Read_result_Bytes(XVgg16 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XVGG16_OUTPUT1_ADDR_RESULT_HIGH - XVGG16_OUTPUT1_ADDR_RESULT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Output1_BaseAddress + XVGG16_OUTPUT1_ADDR_RESULT_BASE + offset + i);
    }
    return length;
}

u32 XVgg16_Get_bd3_BaseAddress(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Parameter_BaseAddress + XVGG16_PARAMETER_ADDR_BD3_BASE);
}

u32 XVgg16_Get_bd3_HighAddress(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Parameter_BaseAddress + XVGG16_PARAMETER_ADDR_BD3_HIGH);
}

u32 XVgg16_Get_bd3_TotalBytes(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XVGG16_PARAMETER_ADDR_BD3_HIGH - XVGG16_PARAMETER_ADDR_BD3_BASE + 1);
}

u32 XVgg16_Get_bd3_BitWidth(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVGG16_PARAMETER_WIDTH_BD3;
}

u32 XVgg16_Get_bd3_Depth(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVGG16_PARAMETER_DEPTH_BD3;
}

u32 XVgg16_Write_bd3_Words(XVgg16 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XVGG16_PARAMETER_ADDR_BD3_HIGH - XVGG16_PARAMETER_ADDR_BD3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Parameter_BaseAddress + XVGG16_PARAMETER_ADDR_BD3_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XVgg16_Read_bd3_Words(XVgg16 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XVGG16_PARAMETER_ADDR_BD3_HIGH - XVGG16_PARAMETER_ADDR_BD3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Parameter_BaseAddress + XVGG16_PARAMETER_ADDR_BD3_BASE + (offset + i)*4);
    }
    return length;
}

u32 XVgg16_Write_bd3_Bytes(XVgg16 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XVGG16_PARAMETER_ADDR_BD3_HIGH - XVGG16_PARAMETER_ADDR_BD3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Parameter_BaseAddress + XVGG16_PARAMETER_ADDR_BD3_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XVgg16_Read_bd3_Bytes(XVgg16 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XVGG16_PARAMETER_ADDR_BD3_HIGH - XVGG16_PARAMETER_ADDR_BD3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Parameter_BaseAddress + XVGG16_PARAMETER_ADDR_BD3_BASE + offset + i);
    }
    return length;
}

void XVgg16_InterruptGlobalEnable(XVgg16 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XVgg16_WriteReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_GIE, 1);
}

void XVgg16_InterruptGlobalDisable(XVgg16 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XVgg16_WriteReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_GIE, 0);
}

void XVgg16_InterruptEnable(XVgg16 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XVgg16_ReadReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_IER);
    XVgg16_WriteReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_IER, Register | Mask);
}

void XVgg16_InterruptDisable(XVgg16 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XVgg16_ReadReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_IER);
    XVgg16_WriteReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_IER, Register & (~Mask));
}

void XVgg16_InterruptClear(XVgg16 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XVgg16_WriteReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_ISR, Mask);
}

u32 XVgg16_InterruptGetEnabled(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVgg16_ReadReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_IER);
}

u32 XVgg16_InterruptGetStatus(XVgg16 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XVgg16_ReadReg(InstancePtr->Control_BaseAddress, XVGG16_CONTROL_ADDR_ISR);
}

