# Generated by Yosys 0.9 (git sha1 1979e0b)

.model cpu
.inputs clk reset_n debug
.outputs
.names $false
.names $true
1
.names $undef
.end
