Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 22:09:06 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 keychain/expmod/modulus_block/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            keychain/expmod/modulus_block/intermediate_reg[25][3]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 2.448ns (28.699%)  route 6.082ns (71.301%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 14.753 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.555     5.063    keychain/expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  keychain/expmod/modulus_block/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  keychain/expmod/modulus_block/index_reg[0]/Q
                         net (fo=103, routed)         1.612     7.131    keychain/expmod/modulus_block/index_reg_n_0_[0]
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.255 r  keychain/expmod/modulus_block/p_1_out_carry__0_i_57/O
                         net (fo=1, routed)           0.000     7.255    keychain/expmod/modulus_block/p_1_out_carry__0_i_57_n_0
    SLICE_X31Y79         MUXF7 (Prop_muxf7_I0_O)      0.238     7.493 r  keychain/expmod/modulus_block/p_1_out_carry__0_i_29/O
                         net (fo=1, routed)           0.000     7.493    keychain/expmod/modulus_block/p_1_out_carry__0_i_29_n_0
    SLICE_X31Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     7.597 r  keychain/expmod/modulus_block/p_1_out_carry__0_i_15/O
                         net (fo=1, routed)           1.004     8.601    keychain/expmod/modulus_block/p_1_out_carry__0_i_15_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I2_O)        0.316     8.917 r  keychain/expmod/modulus_block/p_1_out_carry__0_i_4/O
                         net (fo=5, routed)           0.887     9.804    keychain/expmod/modulus_block/intermediate[4]
    SLICE_X11Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.928 r  keychain/expmod/modulus_block/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.928    keychain/expmod/modulus_block/i__carry_i_6_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.326 r  keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.326    keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.440 r  keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.440    keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__0_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.554    keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__1_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.668    keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__2_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.782    keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.896 r  keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__4/CO[3]
                         net (fo=32, routed)          1.271    12.167    keychain/expmod/modulus_block/p_0_out_inferred__0/i__carry__4_n_0
    SLICE_X11Y80         LUT3 (Prop_lut3_I2_O)        0.118    12.285 r  keychain/expmod/modulus_block/intermediate[32][3]_i_1/O
                         net (fo=32, routed)          1.307    13.593    keychain/expmod/modulus_block/intermediate1_in[3]
    SLICE_X33Y79         FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[25][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1790, routed)        1.424    14.753    keychain/expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X33Y79         FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[25][3]/C
                         clock pessimism              0.257    15.010    
                         clock uncertainty           -0.035    14.974    
    SLICE_X33Y79         FDRE (Setup_fdre_C_D)       -0.269    14.705    keychain/expmod/modulus_block/intermediate_reg[25][3]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -13.593    
  -------------------------------------------------------------------
                         slack                                  1.113    




