// Seed: 2500507244
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always @(1 / id_6 or posedge id_1 or(id_6 ? id_1 : 1)) id_7 <= id_3;
  always @(id_1)
    if (1) begin
      id_7 <= id_1;
    end else begin
      id_1 <= 1;
    end
endmodule
