sudo /opt/Xilinx/Vivado/2015.4/bin/hw_server
Ctr-Z then bg

vivado -mode tcl

open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/*]
open_hw_target
set_property PROGRAM.FILE {./rpt/cpu.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]




* Memory organization
get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.bram.*  &&  NAME =~  "*u_ahb_rom*" }

Result :
Seems valid for both RAM and ROM

RAMB36E1 : 16384x2 (x16 -> 64KB)

| Instance                    | DIADI connection |
| u_ahb_rom/U_RAM/RAM_reg_0_0 | [1:0]            |
| u_ahb_rom/U_RAM/RAM_reg_0_1 | [3:2]            |
| u_ahb_rom/U_RAM/RAM_reg_0_2 |                  |
| u_ahb_rom/U_RAM/RAM_reg_0_3 |                  |
|                             |                  |
| u_ahb_rom/U_RAM/RAM_reg_1_0 |                  |
| u_ahb_rom/U_RAM/RAM_reg_1_1 |                  |
| u_ahb_rom/U_RAM/RAM_reg_1_2 |                  |
| u_ahb_rom/U_RAM/RAM_reg_1_3 |                  |
|                             |                  |
| u_ahb_rom/U_RAM/RAM_reg_2_0 |                  |
| u_ahb_rom/U_RAM/RAM_reg_2_1 |                  |
| u_ahb_rom/U_RAM/RAM_reg_2_2 |                  |
| u_ahb_rom/U_RAM/RAM_reg_2_3 |                  |
|                             |                  |
| u_ahb_rom/U_RAM/RAM_reg_3_0 |                  |
| u_ahb_rom/U_RAM/RAM_reg_3_1 |                  |
| u_ahb_rom/U_RAM/RAM_reg_3_2 |                  |
| u_ahb_rom/U_RAM/RAM_reg_3_3 | [31:30]          |


get_property SITE [get_cells u_ahb_rom/U_RAM/RAM_reg_0_0]
->
RAMB36_X2Y5


report_property   [get_cells u_ahb_rom/U_RAM/RAM_reg_0_0]


set all_rom_blocks [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.bram.*  &&  NAME =~  "*u_ahb_rom*" }]

foreach block $all_rom_blocks {
puts [concat [get_property NAME $block] ":" [get_property SITE $block] ":" [get_property READ_WIDTH_A  $block]]
}


get_nets -of_objects [get_pins u_ahb_rom/U_RAM/RAM_reg_0_0/DIADI]



    Synthesis mapping       updatemem debug
RAM_reg_0_0 RAMB36_X2Y5 -> RAMB36_X0Y6
RAM_reg_0_1 RAMB36_X0Y3 -> RAMB36_X1Y3
RAM_reg_0_2 RAMB36_X1Y3 -> RAMB36_X0Y3
RAM_reg_0_3 RAMB36_X0Y6 -> RAMB36_X2Y5

RAM_reg_1_0 RAMB36_X0Y8 -> RAMB36_X0Y9
RAM_reg_1_1 RAMB36_X0Y5 -> RAMB36_X0Y7
RAM_reg_1_2 RAMB36_X0Y7 -> RAMB36_X0Y5
RAM_reg_1_3 RAMB36_X0Y9 -> RAMB36_X0Y8

RAM_reg_2_0 RAMB36_X1Y8  -> X0Y10
RAM_reg_2_1 RAMB36_X2Y3  -> X0Y4
RAM_reg_2_2 RAMB36_X0Y4  -> X2Y3
RAM_reg_2_3 RAMB36_X0Y10 -> X1Y8

Big versus Little does no seem to change anything

X0Y12
X0Y13
X2Y10
X0Y11

updatemem --debug -bit rpt/cpu.bit -meminfo test2.mmi  -data gpio_test.elf -proc design/cortex -o test.bit | tee debug.txt
