
II2_Dames.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d9f8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000262c0  0800dbc8  0800dbc8  0001dbc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08033e88  08033e88  000500b4  2**0
                  CONTENTS
  4 .ARM          00000008  08033e88  08033e88  00043e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08033e90  08033e90  000500b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08033e90  08033e90  00043e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08033e94  08033e94  00043e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08033e98  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000877c  200000b4  08033f4c  000500b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008830  08033f4c  00058830  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000500b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033331  00000000  00000000  000500e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d51  00000000  00000000  00083415  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002660  00000000  00000000  00089168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002408  00000000  00000000  0008b7c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e830  00000000  00000000  0008dbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f6a5  00000000  00000000  000bc400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117919  00000000  00000000  000ebaa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002033be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a608  00000000  00000000  00203414  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800dbb0 	.word	0x0800dbb0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	0800dbb0 	.word	0x0800dbb0

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	60f8      	str	r0, [r7, #12]
 8000510:	60b9      	str	r1, [r7, #8]
 8000512:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	4a07      	ldr	r2, [pc, #28]	; (8000534 <vApplicationGetIdleTaskMemory+0x2c>)
 8000518:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800051a:	68bb      	ldr	r3, [r7, #8]
 800051c:	4a06      	ldr	r2, [pc, #24]	; (8000538 <vApplicationGetIdleTaskMemory+0x30>)
 800051e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2280      	movs	r2, #128	; 0x80
 8000524:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000526:	bf00      	nop
 8000528:	3714      	adds	r7, #20
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	200000d0 	.word	0x200000d0
 8000538:	20000184 	.word	0x20000184

0800053c <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000546:	20c8      	movs	r0, #200	; 0xc8
 8000548:	f002 f86e 	bl	8002628 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 800054c:	f000 fa7a 	bl	8000a44 <ft5336_I2C_InitializeIfRequired>
}
 8000550:	bf00      	nop
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}

08000558 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000562:	bf00      	nop
 8000564:	370c      	adds	r7, #12
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr

0800056e <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	b084      	sub	sp, #16
 8000572:	af00      	add	r7, sp, #0
 8000574:	4603      	mov	r3, r0
 8000576:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000578:	2300      	movs	r3, #0
 800057a:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8000580:	2300      	movs	r3, #0
 8000582:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000584:	f000 fa5e 	bl	8000a44 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000588:	2300      	movs	r3, #0
 800058a:	73fb      	strb	r3, [r7, #15]
 800058c:	e010      	b.n	80005b0 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800058e:	88fb      	ldrh	r3, [r7, #6]
 8000590:	b2db      	uxtb	r3, r3
 8000592:	21a8      	movs	r1, #168	; 0xa8
 8000594:	4618      	mov	r0, r3
 8000596:	f002 f829 	bl	80025ec <TS_IO_Read>
 800059a:	4603      	mov	r3, r0
 800059c:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800059e:	7b7b      	ldrb	r3, [r7, #13]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b51      	cmp	r3, #81	; 0x51
 80005a4:	d101      	bne.n	80005aa <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 80005a6:	2301      	movs	r3, #1
 80005a8:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80005aa:	7bfb      	ldrb	r3, [r7, #15]
 80005ac:	3301      	adds	r3, #1
 80005ae:	73fb      	strb	r3, [r7, #15]
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	2b02      	cmp	r3, #2
 80005b4:	d802      	bhi.n	80005bc <ft5336_ReadID+0x4e>
 80005b6:	7bbb      	ldrb	r3, [r7, #14]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d0e8      	beq.n	800058e <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80005bc:	7b7b      	ldrb	r3, [r7, #13]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	b29b      	uxth	r3, r3
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3710      	adds	r7, #16
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	4603      	mov	r3, r0
 80005d2:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80005d4:	88fb      	ldrh	r3, [r7, #6]
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fa44 	bl	8000a64 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80005dc:	88fb      	ldrh	r3, [r7, #6]
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f932 	bl	8000848 <ft5336_TS_DisableIT>
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2102      	movs	r1, #2
 8000600:	4618      	mov	r0, r3
 8000602:	f001 fff3 	bl	80025ec <TS_IO_Read>
 8000606:	4603      	mov	r3, r0
 8000608:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 800060a:	7bfb      	ldrb	r3, [r7, #15]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	f003 030f 	and.w	r3, r3, #15
 8000612:	b2db      	uxtb	r3, r3
 8000614:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b05      	cmp	r3, #5
 800061c:	d901      	bls.n	8000622 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000622:	7bfb      	ldrb	r3, [r7, #15]
 8000624:	b2da      	uxtb	r2, r3
 8000626:	4b05      	ldr	r3, [pc, #20]	; (800063c <ft5336_TS_DetectTouch+0x50>)
 8000628:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800062a:	4b04      	ldr	r3, [pc, #16]	; (800063c <ft5336_TS_DetectTouch+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	b2db      	uxtb	r3, r3
}
 8000634:	4618      	mov	r0, r3
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000384 	.word	0x20000384

08000640 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b086      	sub	sp, #24
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	607a      	str	r2, [r7, #4]
 800064c:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000662:	4b6d      	ldr	r3, [pc, #436]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000664:	789a      	ldrb	r2, [r3, #2]
 8000666:	4b6c      	ldr	r3, [pc, #432]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000668:	785b      	ldrb	r3, [r3, #1]
 800066a:	429a      	cmp	r2, r3
 800066c:	f080 80cf 	bcs.w	800080e <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8000670:	4b69      	ldr	r3, [pc, #420]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000672:	789b      	ldrb	r3, [r3, #2]
 8000674:	2b09      	cmp	r3, #9
 8000676:	d871      	bhi.n	800075c <ft5336_TS_GetXY+0x11c>
 8000678:	a201      	add	r2, pc, #4	; (adr r2, 8000680 <ft5336_TS_GetXY+0x40>)
 800067a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800067e:	bf00      	nop
 8000680:	080006a9 	.word	0x080006a9
 8000684:	080006bb 	.word	0x080006bb
 8000688:	080006cd 	.word	0x080006cd
 800068c:	080006df 	.word	0x080006df
 8000690:	080006f1 	.word	0x080006f1
 8000694:	08000703 	.word	0x08000703
 8000698:	08000715 	.word	0x08000715
 800069c:	08000727 	.word	0x08000727
 80006a0:	08000739 	.word	0x08000739
 80006a4:	0800074b 	.word	0x0800074b
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 80006a8:	2304      	movs	r3, #4
 80006aa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80006ac:	2303      	movs	r3, #3
 80006ae:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80006b0:	2306      	movs	r3, #6
 80006b2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80006b4:	2305      	movs	r3, #5
 80006b6:	753b      	strb	r3, [r7, #20]
      break;
 80006b8:	e051      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80006ba:	230a      	movs	r3, #10
 80006bc:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80006be:	2309      	movs	r3, #9
 80006c0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80006c2:	230c      	movs	r3, #12
 80006c4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80006c6:	230b      	movs	r3, #11
 80006c8:	753b      	strb	r3, [r7, #20]
      break;
 80006ca:	e048      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80006cc:	2310      	movs	r3, #16
 80006ce:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80006d0:	230f      	movs	r3, #15
 80006d2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80006d4:	2312      	movs	r3, #18
 80006d6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80006d8:	2311      	movs	r3, #17
 80006da:	753b      	strb	r3, [r7, #20]
      break;
 80006dc:	e03f      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80006de:	2316      	movs	r3, #22
 80006e0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80006e2:	2315      	movs	r3, #21
 80006e4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80006e6:	2318      	movs	r3, #24
 80006e8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80006ea:	2317      	movs	r3, #23
 80006ec:	753b      	strb	r3, [r7, #20]
      break;
 80006ee:	e036      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80006f0:	231c      	movs	r3, #28
 80006f2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80006f4:	231b      	movs	r3, #27
 80006f6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80006f8:	231e      	movs	r3, #30
 80006fa:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80006fc:	231d      	movs	r3, #29
 80006fe:	753b      	strb	r3, [r7, #20]
      break;
 8000700:	e02d      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8000702:	2322      	movs	r3, #34	; 0x22
 8000704:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8000706:	2321      	movs	r3, #33	; 0x21
 8000708:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 800070a:	2324      	movs	r3, #36	; 0x24
 800070c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 800070e:	2323      	movs	r3, #35	; 0x23
 8000710:	753b      	strb	r3, [r7, #20]
      break;
 8000712:	e024      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000714:	2328      	movs	r3, #40	; 0x28
 8000716:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8000718:	2327      	movs	r3, #39	; 0x27
 800071a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 800071c:	232a      	movs	r3, #42	; 0x2a
 800071e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000720:	2329      	movs	r3, #41	; 0x29
 8000722:	753b      	strb	r3, [r7, #20]
      break;
 8000724:	e01b      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000726:	232e      	movs	r3, #46	; 0x2e
 8000728:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800072a:	232d      	movs	r3, #45	; 0x2d
 800072c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800072e:	2330      	movs	r3, #48	; 0x30
 8000730:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000732:	232f      	movs	r3, #47	; 0x2f
 8000734:	753b      	strb	r3, [r7, #20]
      break;
 8000736:	e012      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000738:	2334      	movs	r3, #52	; 0x34
 800073a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 800073c:	2333      	movs	r3, #51	; 0x33
 800073e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000740:	2336      	movs	r3, #54	; 0x36
 8000742:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000744:	2335      	movs	r3, #53	; 0x35
 8000746:	753b      	strb	r3, [r7, #20]
      break;
 8000748:	e009      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800074a:	233a      	movs	r3, #58	; 0x3a
 800074c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800074e:	2339      	movs	r3, #57	; 0x39
 8000750:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000752:	233c      	movs	r3, #60	; 0x3c
 8000754:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000756:	233b      	movs	r3, #59	; 0x3b
 8000758:	753b      	strb	r3, [r7, #20]
      break;
 800075a:	e000      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    default :
      break;
 800075c:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800075e:	89fb      	ldrh	r3, [r7, #14]
 8000760:	b2db      	uxtb	r3, r3
 8000762:	7dfa      	ldrb	r2, [r7, #23]
 8000764:	4611      	mov	r1, r2
 8000766:	4618      	mov	r0, r3
 8000768:	f001 ff40 	bl	80025ec <TS_IO_Read>
 800076c:	4603      	mov	r3, r0
 800076e:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000770:	7cfb      	ldrb	r3, [r7, #19]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	b29a      	uxth	r2, r3
 8000776:	4b29      	ldr	r3, [pc, #164]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 8000778:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800077a:	89fb      	ldrh	r3, [r7, #14]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	7dba      	ldrb	r2, [r7, #22]
 8000780:	4611      	mov	r1, r2
 8000782:	4618      	mov	r0, r3
 8000784:	f001 ff32 	bl	80025ec <TS_IO_Read>
 8000788:	4603      	mov	r3, r0
 800078a:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800078c:	7cfb      	ldrb	r3, [r7, #19]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	021b      	lsls	r3, r3, #8
 8000792:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000796:	b21a      	sxth	r2, r3
 8000798:	4b20      	ldr	r3, [pc, #128]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	b21b      	sxth	r3, r3
 800079e:	4313      	orrs	r3, r2
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	b29a      	uxth	r2, r3
 80007a4:	4b1d      	ldr	r3, [pc, #116]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007a6:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 80007a8:	4b1c      	ldr	r3, [pc, #112]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007aa:	881a      	ldrh	r2, [r3, #0]
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80007b0:	89fb      	ldrh	r3, [r7, #14]
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	7d7a      	ldrb	r2, [r7, #21]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f001 ff17 	bl	80025ec <TS_IO_Read>
 80007be:	4603      	mov	r3, r0
 80007c0:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80007c2:	7cfb      	ldrb	r3, [r7, #19]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	4b14      	ldr	r3, [pc, #80]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007ca:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80007cc:	89fb      	ldrh	r3, [r7, #14]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	7d3a      	ldrb	r2, [r7, #20]
 80007d2:	4611      	mov	r1, r2
 80007d4:	4618      	mov	r0, r3
 80007d6:	f001 ff09 	bl	80025ec <TS_IO_Read>
 80007da:	4603      	mov	r3, r0
 80007dc:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80007de:	7cfb      	ldrb	r3, [r7, #19]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	021b      	lsls	r3, r3, #8
 80007e4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80007e8:	b21a      	sxth	r2, r3
 80007ea:	4b0c      	ldr	r3, [pc, #48]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007ec:	881b      	ldrh	r3, [r3, #0]
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	4313      	orrs	r3, r2
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	4b09      	ldr	r3, [pc, #36]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007f8:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007fc:	881a      	ldrh	r2, [r3, #0]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000804:	789b      	ldrb	r3, [r3, #2]
 8000806:	3301      	adds	r3, #1
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4b03      	ldr	r3, [pc, #12]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 800080c:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 800080e:	bf00      	nop
 8000810:	3718      	adds	r7, #24
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000384 	.word	0x20000384
 800081c:	20000388 	.word	0x20000388

08000820 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800082e:	2301      	movs	r3, #1
 8000830:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000832:	88fb      	ldrh	r3, [r7, #6]
 8000834:	b2db      	uxtb	r3, r3
 8000836:	7bfa      	ldrb	r2, [r7, #15]
 8000838:	21a4      	movs	r1, #164	; 0xa4
 800083a:	4618      	mov	r0, r3
 800083c:	f001 febc 	bl	80025b8 <TS_IO_Write>
}
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000856:	2300      	movs	r3, #0
 8000858:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	7bfa      	ldrb	r2, [r7, #15]
 8000860:	21a4      	movs	r1, #164	; 0xa4
 8000862:	4618      	mov	r0, r3
 8000864:	f001 fea8 	bl	80025b8 <TS_IO_Write>
}
 8000868:	bf00      	nop
 800086a:	3710      	adds	r7, #16
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800087a:	2300      	movs	r3, #0
}
 800087c:	4618      	mov	r0, r3
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8000892:	bf00      	nop
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b084      	sub	sp, #16
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	4603      	mov	r3, r0
 80008a6:	6039      	str	r1, [r7, #0]
 80008a8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 80008ae:	88fb      	ldrh	r3, [r7, #6]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2101      	movs	r1, #1
 80008b4:	4618      	mov	r0, r3
 80008b6:	f001 fe99 	bl	80025ec <TS_IO_Read>
 80008ba:	4603      	mov	r3, r0
 80008bc:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80008be:	7bfb      	ldrb	r3, [r7, #15]
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	461a      	mov	r2, r3
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	601a      	str	r2, [r3, #0]
}
 80008c8:	bf00      	nop
 80008ca:	3710      	adds	r7, #16
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60b9      	str	r1, [r7, #8]
 80008d8:	607a      	str	r2, [r7, #4]
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	4603      	mov	r3, r0
 80008de:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80008f0:	4b4d      	ldr	r3, [pc, #308]	; (8000a28 <ft5336_TS_GetTouchInfo+0x158>)
 80008f2:	785b      	ldrb	r3, [r3, #1]
 80008f4:	461a      	mov	r2, r3
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	4293      	cmp	r3, r2
 80008fa:	f080 8090 	bcs.w	8000a1e <ft5336_TS_GetTouchInfo+0x14e>
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	2b09      	cmp	r3, #9
 8000902:	d85d      	bhi.n	80009c0 <ft5336_TS_GetTouchInfo+0xf0>
 8000904:	a201      	add	r2, pc, #4	; (adr r2, 800090c <ft5336_TS_GetTouchInfo+0x3c>)
 8000906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090a:	bf00      	nop
 800090c:	08000935 	.word	0x08000935
 8000910:	08000943 	.word	0x08000943
 8000914:	08000951 	.word	0x08000951
 8000918:	0800095f 	.word	0x0800095f
 800091c:	0800096d 	.word	0x0800096d
 8000920:	0800097b 	.word	0x0800097b
 8000924:	08000989 	.word	0x08000989
 8000928:	08000997 	.word	0x08000997
 800092c:	080009a5 	.word	0x080009a5
 8000930:	080009b3 	.word	0x080009b3
  {
    switch(touchIdx)
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8000934:	2303      	movs	r3, #3
 8000936:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8000938:	2307      	movs	r3, #7
 800093a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 800093c:	2308      	movs	r3, #8
 800093e:	757b      	strb	r3, [r7, #21]
      break;
 8000940:	e03f      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8000942:	2309      	movs	r3, #9
 8000944:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8000946:	230d      	movs	r3, #13
 8000948:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 800094a:	230e      	movs	r3, #14
 800094c:	757b      	strb	r3, [r7, #21]
      break;
 800094e:	e038      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8000950:	230f      	movs	r3, #15
 8000952:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8000954:	2313      	movs	r3, #19
 8000956:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8000958:	2314      	movs	r3, #20
 800095a:	757b      	strb	r3, [r7, #21]
      break;
 800095c:	e031      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 800095e:	2315      	movs	r3, #21
 8000960:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8000962:	2319      	movs	r3, #25
 8000964:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8000966:	231a      	movs	r3, #26
 8000968:	757b      	strb	r3, [r7, #21]
      break;
 800096a:	e02a      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 800096c:	231b      	movs	r3, #27
 800096e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8000970:	231f      	movs	r3, #31
 8000972:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8000974:	2320      	movs	r3, #32
 8000976:	757b      	strb	r3, [r7, #21]
      break;
 8000978:	e023      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 800097a:	2321      	movs	r3, #33	; 0x21
 800097c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 800097e:	2325      	movs	r3, #37	; 0x25
 8000980:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8000982:	2326      	movs	r3, #38	; 0x26
 8000984:	757b      	strb	r3, [r7, #21]
      break;
 8000986:	e01c      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8000988:	2327      	movs	r3, #39	; 0x27
 800098a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 800098c:	232b      	movs	r3, #43	; 0x2b
 800098e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8000990:	232c      	movs	r3, #44	; 0x2c
 8000992:	757b      	strb	r3, [r7, #21]
      break;
 8000994:	e015      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8000996:	232d      	movs	r3, #45	; 0x2d
 8000998:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 800099a:	2331      	movs	r3, #49	; 0x31
 800099c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 800099e:	2332      	movs	r3, #50	; 0x32
 80009a0:	757b      	strb	r3, [r7, #21]
      break;
 80009a2:	e00e      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 80009a4:	2333      	movs	r3, #51	; 0x33
 80009a6:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 80009a8:	2337      	movs	r3, #55	; 0x37
 80009aa:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 80009ac:	2338      	movs	r3, #56	; 0x38
 80009ae:	757b      	strb	r3, [r7, #21]
      break;
 80009b0:	e007      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80009b2:	2339      	movs	r3, #57	; 0x39
 80009b4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80009b6:	233d      	movs	r3, #61	; 0x3d
 80009b8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 80009ba:	233e      	movs	r3, #62	; 0x3e
 80009bc:	757b      	strb	r3, [r7, #21]
      break;
 80009be:	e000      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 80009c0:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80009c2:	89fb      	ldrh	r3, [r7, #14]
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	7dfa      	ldrb	r2, [r7, #23]
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 fe0e 	bl	80025ec <TS_IO_Read>
 80009d0:	4603      	mov	r3, r0
 80009d2:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 80009d4:	7d3b      	ldrb	r3, [r7, #20]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	119b      	asrs	r3, r3, #6
 80009da:	f003 0203 	and.w	r2, r3, #3
 80009de:	6a3b      	ldr	r3, [r7, #32]
 80009e0:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 80009e2:	89fb      	ldrh	r3, [r7, #14]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	7dba      	ldrb	r2, [r7, #22]
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f001 fdfe 	bl	80025ec <TS_IO_Read>
 80009f0:	4603      	mov	r3, r0
 80009f2:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 80009f4:	7d3b      	ldrb	r3, [r7, #20]
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	461a      	mov	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 80009fe:	89fb      	ldrh	r3, [r7, #14]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	7d7a      	ldrb	r2, [r7, #21]
 8000a04:	4611      	mov	r1, r2
 8000a06:	4618      	mov	r0, r3
 8000a08:	f001 fdf0 	bl	80025ec <TS_IO_Read>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8000a10:	7d3b      	ldrb	r3, [r7, #20]
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	111b      	asrs	r3, r3, #4
 8000a16:	f003 0204 	and.w	r2, r3, #4
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000a1e:	bf00      	nop
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000384 	.word	0x20000384

08000a2c <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000a30:	4b03      	ldr	r3, [pc, #12]	; (8000a40 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	20000384 	.word	0x20000384

08000a44 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000a48:	f7ff fff0 	bl	8000a2c <ft5336_Get_I2C_InitializedStatus>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d104      	bne.n	8000a5c <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000a52:	f001 fda7 	bl	80025a4 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000a56:	4b02      	ldr	r3, [pc, #8]	; (8000a60 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	701a      	strb	r2, [r3, #0]
  }
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000384 	.word	0x20000384

08000a64 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000a72:	68fb      	ldr	r3, [r7, #12]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a84:	f3bf 8f4f 	dsb	sy
}
 8000a88:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a8a:	f3bf 8f6f 	isb	sy
}
 8000a8e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000a90:	4b0d      	ldr	r3, [pc, #52]	; (8000ac8 <SCB_EnableICache+0x48>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000a98:	f3bf 8f4f 	dsb	sy
}
 8000a9c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a9e:	f3bf 8f6f 	isb	sy
}
 8000aa2:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000aa4:	4b08      	ldr	r3, [pc, #32]	; (8000ac8 <SCB_EnableICache+0x48>)
 8000aa6:	695b      	ldr	r3, [r3, #20]
 8000aa8:	4a07      	ldr	r2, [pc, #28]	; (8000ac8 <SCB_EnableICache+0x48>)
 8000aaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aae:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ab0:	f3bf 8f4f 	dsb	sy
}
 8000ab4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ab6:	f3bf 8f6f 	isb	sy
}
 8000aba:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	e000ed00 	.word	0xe000ed00

08000acc <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b085      	sub	sp, #20
 8000ad0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000ad2:	4b1f      	ldr	r3, [pc, #124]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000ada:	f3bf 8f4f 	dsb	sy
}
 8000ade:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000ae0:	4b1b      	ldr	r3, [pc, #108]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000ae6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	0b5b      	lsrs	r3, r3, #13
 8000aec:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000af0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	08db      	lsrs	r3, r3, #3
 8000af6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000afa:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	015a      	lsls	r2, r3, #5
 8000b00:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000b04:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000b06:	68ba      	ldr	r2, [r7, #8]
 8000b08:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b0a:	4911      	ldr	r1, [pc, #68]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	1e5a      	subs	r2, r3, #1
 8000b16:	60ba      	str	r2, [r7, #8]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1ef      	bne.n	8000afc <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	1e5a      	subs	r2, r3, #1
 8000b20:	60fa      	str	r2, [r7, #12]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d1e5      	bne.n	8000af2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000b26:	f3bf 8f4f 	dsb	sy
}
 8000b2a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000b2c:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000b2e:	695b      	ldr	r3, [r3, #20]
 8000b30:	4a07      	ldr	r2, [pc, #28]	; (8000b50 <SCB_EnableDCache+0x84>)
 8000b32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b36:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b38:	f3bf 8f4f 	dsb	sy
}
 8000b3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b3e:	f3bf 8f6f 	isb	sy
}
 8000b42:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000b44:	bf00      	nop
 8000b46:	3714      	adds	r7, #20
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b54:	b5b0      	push	{r4, r5, r7, lr}
 8000b56:	b0a8      	sub	sp, #160	; 0xa0
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	//uint32_t potl,potr,joystick_h, joystick_v;
	ADC_ChannelConfTypeDef sConfig = {0};
 8000b5a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000b74:	f7ff ff84 	bl	8000a80 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000b78:	f7ff ffa8 	bl	8000acc <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b7c:	f003 fe80 	bl	8004880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b80:	f000 f908 	bl	8000d94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b84:	f000 fed0 	bl	8001928 <MX_GPIO_Init>
  MX_ADC3_Init();
 8000b88:	f000 f9c8 	bl	8000f1c <MX_ADC3_Init>
  MX_DMA2D_Init();
 8000b8c:	f000 fa42 	bl	8001014 <MX_DMA2D_Init>
  MX_FMC_Init();
 8000b90:	f000 fe7a 	bl	8001888 <MX_FMC_Init>
  MX_I2C1_Init();
 8000b94:	f000 fa70 	bl	8001078 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000b98:	f000 faae 	bl	80010f8 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000b9c:	f000 faec 	bl	8001178 <MX_LTDC_Init>
  MX_RTC_Init();
 8000ba0:	f000 fb6c 	bl	800127c <MX_RTC_Init>
  MX_SPI2_Init();
 8000ba4:	f000 fc10 	bl	80013c8 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000ba8:	f000 fc4c 	bl	8001444 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000bac:	f000 fc9e 	bl	80014ec <MX_TIM2_Init>
  MX_TIM3_Init();
 8000bb0:	f000 fcea 	bl	8001588 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000bb4:	f000 fd36 	bl	8001624 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000bb8:	f000 fd82 	bl	80016c0 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000bbc:	f000 fe04 	bl	80017c8 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000bc0:	f000 fe32 	bl	8001828 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000bc4:	f000 f958 	bl	8000e78 <MX_ADC1_Init>
  MX_DAC_Init();
 8000bc8:	f000 f9fa 	bl	8000fc0 <MX_DAC_Init>
  MX_UART7_Init();
 8000bcc:	f000 fdcc 	bl	8001768 <MX_UART7_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8000bd0:	f001 fd36 	bl	8002640 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8000bd4:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000bd8:	2000      	movs	r0, #0
 8000bda:	f001 fdc9 	bl	8002770 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 8000bde:	f001 fd9f 	bl	8002720 <BSP_LCD_GetXSize>
 8000be2:	4604      	mov	r4, r0
 8000be4:	f001 fdb0 	bl	8002748 <BSP_LCD_GetYSize>
 8000be8:	4603      	mov	r3, r0
 8000bea:	fb03 f304 	mul.w	r3, r3, r4
 8000bee:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	f001 fdba 	bl	8002770 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_DisplayOn();
 8000bfc:	f002 f97e 	bl	8002efc <BSP_LCD_DisplayOn>
    BSP_LCD_SelectLayer(0);
 8000c00:	2000      	movs	r0, #0
 8000c02:	f001 fe15 	bl	8002830 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000c06:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000c0a:	f001 fe6d 	bl	80028e8 <BSP_LCD_Clear>
    //BSP_LCD_DrawBitmap(0,0,(uint8_t*)HorombeRGB565_bmp);
    BSP_LCD_DrawBitmap(0,0,(uint8_t*)damier_bmp);
 8000c0e:	4a50      	ldr	r2, [pc, #320]	; (8000d50 <main+0x1fc>)
 8000c10:	2100      	movs	r1, #0
 8000c12:	2000      	movs	r0, #0
 8000c14:	f002 f820 	bl	8002c58 <BSP_LCD_DrawBitmap>
    BSP_LCD_SelectLayer(1);
 8000c18:	2001      	movs	r0, #1
 8000c1a:	f001 fe09 	bl	8002830 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(0);
 8000c1e:	2000      	movs	r0, #0
 8000c20:	f001 fe62 	bl	80028e8 <BSP_LCD_Clear>
    BSP_LCD_SetFont(&Font12);
 8000c24:	484b      	ldr	r0, [pc, #300]	; (8000d54 <main+0x200>)
 8000c26:	f001 fe45 	bl	80028b4 <BSP_LCD_SetFont>
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8000c2e:	f001 fe0f 	bl	8002850 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8000c32:	4849      	ldr	r0, [pc, #292]	; (8000d58 <main+0x204>)
 8000c34:	f001 fe24 	bl	8002880 <BSP_LCD_SetBackColor>

    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8000c38:	f001 fd72 	bl	8002720 <BSP_LCD_GetXSize>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	b29c      	uxth	r4, r3
 8000c40:	f001 fd82 	bl	8002748 <BSP_LCD_GetYSize>
 8000c44:	4603      	mov	r3, r0
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4620      	mov	r0, r4
 8000c4c:	f002 fcb0 	bl	80035b0 <BSP_TS_Init>
    BSP_TS_ITConfig();
 8000c50:	f002 fcee 	bl	8003630 <BSP_TS_ITConfig>

	// Init potentiometre
	  sConfig.Channel = ADC_CHANNEL_6;
 8000c54:	2306      	movs	r3, #6
 8000c56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000c5a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000c5e:	4619      	mov	r1, r3
 8000c60:	483e      	ldr	r0, [pc, #248]	; (8000d5c <main+0x208>)
 8000c62:	f003 ff79 	bl	8004b58 <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc3);
 8000c66:	483d      	ldr	r0, [pc, #244]	; (8000d5c <main+0x208>)
 8000c68:	f003 fea8 	bl	80049bc <HAL_ADC_Start>

  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
    mutexEcran = xSemaphoreCreateMutex();
 8000c6c:	2001      	movs	r0, #1
 8000c6e:	f00a fc9a 	bl	800b5a6 <xQueueCreateMutex>
 8000c72:	4603      	mov	r3, r0
 8000c74:	4a3a      	ldr	r2, [pc, #232]	; (8000d60 <main+0x20c>)
 8000c76:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueueTS */
  osMessageQDef(myQueueTS, 3, uint16_t);
 8000c78:	4b3a      	ldr	r3, [pc, #232]	; (8000d64 <main+0x210>)
 8000c7a:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8000c7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueTSHandle = osMessageCreate(osMessageQ(myQueueTS), NULL);
 8000c84:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f00a fa47 	bl	800b11e <osMessageCreate>
 8000c90:	4603      	mov	r3, r0
 8000c92:	4a35      	ldr	r2, [pc, #212]	; (8000d68 <main+0x214>)
 8000c94:	6013      	str	r3, [r2, #0]

  /* definition and creation of myQueueTempo */
  osMessageQDef(myQueueTempo, 16, uint8_t);
 8000c96:	4b35      	ldr	r3, [pc, #212]	; (8000d6c <main+0x218>)
 8000c98:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000c9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueTempoHandle = osMessageCreate(osMessageQ(myQueueTempo), NULL);
 8000ca2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f00a fa38 	bl	800b11e <osMessageCreate>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	4a2f      	ldr	r2, [pc, #188]	; (8000d70 <main+0x21c>)
 8000cb2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of task_init */
  osThreadDef(task_init, fonction_init, osPriorityAboveNormal, 0, 1024);
 8000cb4:	4b2f      	ldr	r3, [pc, #188]	; (8000d74 <main+0x220>)
 8000cb6:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000cba:	461d      	mov	r5, r3
 8000cbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cc0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cc4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_initHandle = osThreadCreate(osThread(task_init), NULL);
 8000cc8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f00a f9c5 	bl	800b05e <osThreadCreate>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	4a28      	ldr	r2, [pc, #160]	; (8000d78 <main+0x224>)
 8000cd8:	6013      	str	r3, [r2, #0]

  /* definition and creation of affichage */
  osThreadDef(affichage, fonction_affichage, osPriorityNormal, 0, 1024);
 8000cda:	4b28      	ldr	r3, [pc, #160]	; (8000d7c <main+0x228>)
 8000cdc:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000ce0:	461d      	mov	r5, r3
 8000ce2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ce4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ce6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  affichageHandle = osThreadCreate(osThread(affichage), NULL);
 8000cee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f00a f9b2 	bl	800b05e <osThreadCreate>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	4a20      	ldr	r2, [pc, #128]	; (8000d80 <main+0x22c>)
 8000cfe:	6013      	str	r3, [r2, #0]

  /* definition and creation of task_select */
  osThreadDef(task_select, fonction_select, osPriorityIdle, 0, 256);
 8000d00:	4b20      	ldr	r3, [pc, #128]	; (8000d84 <main+0x230>)
 8000d02:	f107 041c 	add.w	r4, r7, #28
 8000d06:	461d      	mov	r5, r3
 8000d08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_selectHandle = osThreadCreate(osThread(task_select), NULL);
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f00a f99f 	bl	800b05e <osThreadCreate>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4a19      	ldr	r2, [pc, #100]	; (8000d88 <main+0x234>)
 8000d24:	6013      	str	r3, [r2, #0]

  /* definition and creation of temporisation */
  osThreadDef(temporisation, fonction_temporisation, osPriorityHigh, 0, 128);
 8000d26:	4b19      	ldr	r3, [pc, #100]	; (8000d8c <main+0x238>)
 8000d28:	463c      	mov	r4, r7
 8000d2a:	461d      	mov	r5, r3
 8000d2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  temporisationHandle = osThreadCreate(osThread(temporisation), NULL);
 8000d38:	463b      	mov	r3, r7
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f00a f98e 	bl	800b05e <osThreadCreate>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4a12      	ldr	r2, [pc, #72]	; (8000d90 <main+0x23c>)
 8000d46:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000d48:	f00a f982 	bl	800b050 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d4c:	e7fe      	b.n	8000d4c <main+0x1f8>
 8000d4e:	bf00      	nop
 8000d50:	0800dc94 	.word	0x0800dc94
 8000d54:	20000034 	.word	0x20000034
 8000d58:	ff0000ff 	.word	0xff0000ff
 8000d5c:	2000845c 	.word	0x2000845c
 8000d60:	20008528 	.word	0x20008528
 8000d64:	0800dbfc 	.word	0x0800dbfc
 8000d68:	200086c0 	.word	0x200086c0
 8000d6c:	0800dc0c 	.word	0x0800dc0c
 8000d70:	20008540 	.word	0x20008540
 8000d74:	0800dc1c 	.word	0x0800dc1c
 8000d78:	2000802c 	.word	0x2000802c
 8000d7c:	0800dc38 	.word	0x0800dc38
 8000d80:	20008458 	.word	0x20008458
 8000d84:	0800dc54 	.word	0x0800dc54
 8000d88:	20008318 	.word	0x20008318
 8000d8c:	0800dc70 	.word	0x0800dc70
 8000d90:	200082c8 	.word	0x200082c8

08000d94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b094      	sub	sp, #80	; 0x50
 8000d98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d9a:	f107 0320 	add.w	r3, r7, #32
 8000d9e:	2230      	movs	r2, #48	; 0x30
 8000da0:	2100      	movs	r1, #0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f00c fe36 	bl	800da14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da8:	f107 030c 	add.w	r3, r7, #12
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000db8:	f006 fd82 	bl	80078c0 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dbc:	4b2c      	ldr	r3, [pc, #176]	; (8000e70 <SystemClock_Config+0xdc>)
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc0:	4a2b      	ldr	r2, [pc, #172]	; (8000e70 <SystemClock_Config+0xdc>)
 8000dc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000dc8:	4b29      	ldr	r3, [pc, #164]	; (8000e70 <SystemClock_Config+0xdc>)
 8000dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dd4:	4b27      	ldr	r3, [pc, #156]	; (8000e74 <SystemClock_Config+0xe0>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a26      	ldr	r2, [pc, #152]	; (8000e74 <SystemClock_Config+0xe0>)
 8000dda:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000dde:	6013      	str	r3, [r2, #0]
 8000de0:	4b24      	ldr	r3, [pc, #144]	; (8000e74 <SystemClock_Config+0xe0>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000de8:	607b      	str	r3, [r7, #4]
 8000dea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000dec:	2309      	movs	r3, #9
 8000dee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000df0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000df6:	2301      	movs	r3, #1
 8000df8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dfe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000e04:	2319      	movs	r3, #25
 8000e06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000e08:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000e0c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000e12:	2309      	movs	r3, #9
 8000e14:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e16:	f107 0320 	add.w	r3, r7, #32
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f006 fdb0 	bl	8007980 <HAL_RCC_OscConfig>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e26:	f001 fa61 	bl	80022ec <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e2a:	f006 fd59 	bl	80078e0 <HAL_PWREx_EnableOverDrive>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000e34:	f001 fa5a 	bl	80022ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e38:	230f      	movs	r3, #15
 8000e3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e44:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e4e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000e50:	f107 030c 	add.w	r3, r7, #12
 8000e54:	2106      	movs	r1, #6
 8000e56:	4618      	mov	r0, r3
 8000e58:	f007 f836 	bl	8007ec8 <HAL_RCC_ClockConfig>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000e62:	f001 fa43 	bl	80022ec <Error_Handler>
  }
}
 8000e66:	bf00      	nop
 8000e68:	3750      	adds	r7, #80	; 0x50
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40007000 	.word	0x40007000

08000e78 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e7e:	463b      	mov	r3, r7
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e8a:	4b21      	ldr	r3, [pc, #132]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000e8c:	4a21      	ldr	r2, [pc, #132]	; (8000f14 <MX_ADC1_Init+0x9c>)
 8000e8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000e92:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e96:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e98:	4b1d      	ldr	r3, [pc, #116]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e9e:	4b1c      	ldr	r3, [pc, #112]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ea4:	4b1a      	ldr	r3, [pc, #104]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eaa:	4b19      	ldr	r3, [pc, #100]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000eb2:	4b17      	ldr	r3, [pc, #92]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eb8:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000eba:	4a17      	ldr	r2, [pc, #92]	; (8000f18 <MX_ADC1_Init+0xa0>)
 8000ebc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ebe:	4b14      	ldr	r3, [pc, #80]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000ec4:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eca:	4b11      	ldr	r3, [pc, #68]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ed8:	480d      	ldr	r0, [pc, #52]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000eda:	f003 fd2b 	bl	8004934 <HAL_ADC_Init>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ee4:	f001 fa02 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eec:	2301      	movs	r3, #1
 8000eee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ef4:	463b      	mov	r3, r7
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4805      	ldr	r0, [pc, #20]	; (8000f10 <MX_ADC1_Init+0x98>)
 8000efa:	f003 fe2d 	bl	8004b58 <HAL_ADC_ConfigChannel>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f04:	f001 f9f2 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f08:	bf00      	nop
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20008410 	.word	0x20008410
 8000f14:	40012000 	.word	0x40012000
 8000f18:	0f000001 	.word	0x0f000001

08000f1c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f22:	463b      	mov	r3, r7
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000f2e:	4b21      	ldr	r3, [pc, #132]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f30:	4a21      	ldr	r2, [pc, #132]	; (8000fb8 <MX_ADC3_Init+0x9c>)
 8000f32:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f34:	4b1f      	ldr	r3, [pc, #124]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f36:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f3a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000f3c:	4b1d      	ldr	r3, [pc, #116]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f42:	4b1c      	ldr	r3, [pc, #112]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000f48:	4b1a      	ldr	r3, [pc, #104]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000f4e:	4b19      	ldr	r3, [pc, #100]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f56:	4b17      	ldr	r3, [pc, #92]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f5c:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f5e:	4a17      	ldr	r2, [pc, #92]	; (8000fbc <MX_ADC3_Init+0xa0>)
 8000f60:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f62:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000f68:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f76:	4b0f      	ldr	r3, [pc, #60]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000f7c:	480d      	ldr	r0, [pc, #52]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f7e:	f003 fcd9 	bl	8004934 <HAL_ADC_Init>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000f88:	f001 f9b0 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000f8c:	2306      	movs	r3, #6
 8000f8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f90:	2301      	movs	r3, #1
 8000f92:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f94:	2300      	movs	r3, #0
 8000f96:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000f98:	463b      	mov	r3, r7
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4805      	ldr	r0, [pc, #20]	; (8000fb4 <MX_ADC3_Init+0x98>)
 8000f9e:	f003 fddb 	bl	8004b58 <HAL_ADC_ConfigChannel>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000fa8:	f001 f9a0 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000fac:	bf00      	nop
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	2000845c 	.word	0x2000845c
 8000fb8:	40012200 	.word	0x40012200
 8000fbc:	0f000001 	.word	0x0f000001

08000fc0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000fc6:	463b      	mov	r3, r7
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000fce:	4b0f      	ldr	r3, [pc, #60]	; (800100c <MX_DAC_Init+0x4c>)
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	; (8001010 <MX_DAC_Init+0x50>)
 8000fd2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000fd4:	480d      	ldr	r0, [pc, #52]	; (800100c <MX_DAC_Init+0x4c>)
 8000fd6:	f004 f8f1 	bl	80051bc <HAL_DAC_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000fe0:	f001 f984 	bl	80022ec <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fec:	463b      	mov	r3, r7
 8000fee:	2200      	movs	r2, #0
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4806      	ldr	r0, [pc, #24]	; (800100c <MX_DAC_Init+0x4c>)
 8000ff4:	f004 f968 	bl	80052c8 <HAL_DAC_ConfigChannel>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000ffe:	f001 f975 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	2000852c 	.word	0x2000852c
 8001010:	40007400 	.word	0x40007400

08001014 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001018:	4b15      	ldr	r3, [pc, #84]	; (8001070 <MX_DMA2D_Init+0x5c>)
 800101a:	4a16      	ldr	r2, [pc, #88]	; (8001074 <MX_DMA2D_Init+0x60>)
 800101c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800101e:	4b14      	ldr	r3, [pc, #80]	; (8001070 <MX_DMA2D_Init+0x5c>)
 8001020:	2200      	movs	r2, #0
 8001022:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001024:	4b12      	ldr	r3, [pc, #72]	; (8001070 <MX_DMA2D_Init+0x5c>)
 8001026:	2200      	movs	r2, #0
 8001028:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800102a:	4b11      	ldr	r3, [pc, #68]	; (8001070 <MX_DMA2D_Init+0x5c>)
 800102c:	2200      	movs	r2, #0
 800102e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001030:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <MX_DMA2D_Init+0x5c>)
 8001032:	2200      	movs	r2, #0
 8001034:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8001036:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <MX_DMA2D_Init+0x5c>)
 8001038:	2200      	movs	r2, #0
 800103a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800103c:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <MX_DMA2D_Init+0x5c>)
 800103e:	2200      	movs	r2, #0
 8001040:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001042:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <MX_DMA2D_Init+0x5c>)
 8001044:	2200      	movs	r2, #0
 8001046:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001048:	4809      	ldr	r0, [pc, #36]	; (8001070 <MX_DMA2D_Init+0x5c>)
 800104a:	f004 fbe7 	bl	800581c <HAL_DMA2D_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001054:	f001 f94a 	bl	80022ec <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001058:	2101      	movs	r1, #1
 800105a:	4805      	ldr	r0, [pc, #20]	; (8001070 <MX_DMA2D_Init+0x5c>)
 800105c:	f004 fe4c 	bl	8005cf8 <HAL_DMA2D_ConfigLayer>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001066:	f001 f941 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20008634 	.word	0x20008634
 8001074:	4002b000 	.word	0x4002b000

08001078 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800107c:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <MX_I2C1_Init+0x74>)
 800107e:	4a1c      	ldr	r2, [pc, #112]	; (80010f0 <MX_I2C1_Init+0x78>)
 8001080:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8001082:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <MX_I2C1_Init+0x74>)
 8001084:	4a1b      	ldr	r2, [pc, #108]	; (80010f4 <MX_I2C1_Init+0x7c>)
 8001086:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001088:	4b18      	ldr	r3, [pc, #96]	; (80010ec <MX_I2C1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800108e:	4b17      	ldr	r3, [pc, #92]	; (80010ec <MX_I2C1_Init+0x74>)
 8001090:	2201      	movs	r2, #1
 8001092:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001094:	4b15      	ldr	r3, [pc, #84]	; (80010ec <MX_I2C1_Init+0x74>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800109a:	4b14      	ldr	r3, [pc, #80]	; (80010ec <MX_I2C1_Init+0x74>)
 800109c:	2200      	movs	r2, #0
 800109e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010a0:	4b12      	ldr	r3, [pc, #72]	; (80010ec <MX_I2C1_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a6:	4b11      	ldr	r3, [pc, #68]	; (80010ec <MX_I2C1_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <MX_I2C1_Init+0x74>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b2:	480e      	ldr	r0, [pc, #56]	; (80010ec <MX_I2C1_Init+0x74>)
 80010b4:	f005 fa52 	bl	800655c <HAL_I2C_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010be:	f001 f915 	bl	80022ec <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010c2:	2100      	movs	r1, #0
 80010c4:	4809      	ldr	r0, [pc, #36]	; (80010ec <MX_I2C1_Init+0x74>)
 80010c6:	f005 ffeb 	bl	80070a0 <HAL_I2CEx_ConfigAnalogFilter>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010d0:	f001 f90c 	bl	80022ec <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010d4:	2100      	movs	r1, #0
 80010d6:	4805      	ldr	r0, [pc, #20]	; (80010ec <MX_I2C1_Init+0x74>)
 80010d8:	f006 f82d 	bl	8007136 <HAL_I2CEx_ConfigDigitalFilter>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010e2:	f001 f903 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	2000807c 	.word	0x2000807c
 80010f0:	40005400 	.word	0x40005400
 80010f4:	00c0eaff 	.word	0x00c0eaff

080010f8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80010fc:	4b1b      	ldr	r3, [pc, #108]	; (800116c <MX_I2C3_Init+0x74>)
 80010fe:	4a1c      	ldr	r2, [pc, #112]	; (8001170 <MX_I2C3_Init+0x78>)
 8001100:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8001102:	4b1a      	ldr	r3, [pc, #104]	; (800116c <MX_I2C3_Init+0x74>)
 8001104:	4a1b      	ldr	r2, [pc, #108]	; (8001174 <MX_I2C3_Init+0x7c>)
 8001106:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001108:	4b18      	ldr	r3, [pc, #96]	; (800116c <MX_I2C3_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800110e:	4b17      	ldr	r3, [pc, #92]	; (800116c <MX_I2C3_Init+0x74>)
 8001110:	2201      	movs	r2, #1
 8001112:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001114:	4b15      	ldr	r3, [pc, #84]	; (800116c <MX_I2C3_Init+0x74>)
 8001116:	2200      	movs	r2, #0
 8001118:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800111a:	4b14      	ldr	r3, [pc, #80]	; (800116c <MX_I2C3_Init+0x74>)
 800111c:	2200      	movs	r2, #0
 800111e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001120:	4b12      	ldr	r3, [pc, #72]	; (800116c <MX_I2C3_Init+0x74>)
 8001122:	2200      	movs	r2, #0
 8001124:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001126:	4b11      	ldr	r3, [pc, #68]	; (800116c <MX_I2C3_Init+0x74>)
 8001128:	2200      	movs	r2, #0
 800112a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800112c:	4b0f      	ldr	r3, [pc, #60]	; (800116c <MX_I2C3_Init+0x74>)
 800112e:	2200      	movs	r2, #0
 8001130:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001132:	480e      	ldr	r0, [pc, #56]	; (800116c <MX_I2C3_Init+0x74>)
 8001134:	f005 fa12 	bl	800655c <HAL_I2C_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800113e:	f001 f8d5 	bl	80022ec <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001142:	2100      	movs	r1, #0
 8001144:	4809      	ldr	r0, [pc, #36]	; (800116c <MX_I2C3_Init+0x74>)
 8001146:	f005 ffab 	bl	80070a0 <HAL_I2CEx_ConfigAnalogFilter>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001150:	f001 f8cc 	bl	80022ec <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001154:	2100      	movs	r1, #0
 8001156:	4805      	ldr	r0, [pc, #20]	; (800116c <MX_I2C3_Init+0x74>)
 8001158:	f005 ffed 	bl	8007136 <HAL_I2CEx_ConfigDigitalFilter>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001162:	f001 f8c3 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20007ef8 	.word	0x20007ef8
 8001170:	40005c00 	.word	0x40005c00
 8001174:	00c0eaff 	.word	0x00c0eaff

08001178 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b08e      	sub	sp, #56	; 0x38
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800117e:	1d3b      	adds	r3, r7, #4
 8001180:	2234      	movs	r2, #52	; 0x34
 8001182:	2100      	movs	r1, #0
 8001184:	4618      	mov	r0, r3
 8001186:	f00c fc45 	bl	800da14 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800118a:	4b3a      	ldr	r3, [pc, #232]	; (8001274 <MX_LTDC_Init+0xfc>)
 800118c:	4a3a      	ldr	r2, [pc, #232]	; (8001278 <MX_LTDC_Init+0x100>)
 800118e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001190:	4b38      	ldr	r3, [pc, #224]	; (8001274 <MX_LTDC_Init+0xfc>)
 8001192:	2200      	movs	r2, #0
 8001194:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001196:	4b37      	ldr	r3, [pc, #220]	; (8001274 <MX_LTDC_Init+0xfc>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800119c:	4b35      	ldr	r3, [pc, #212]	; (8001274 <MX_LTDC_Init+0xfc>)
 800119e:	2200      	movs	r2, #0
 80011a0:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80011a2:	4b34      	ldr	r3, [pc, #208]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 80011a8:	4b32      	ldr	r3, [pc, #200]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011aa:	2228      	movs	r2, #40	; 0x28
 80011ac:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 80011ae:	4b31      	ldr	r3, [pc, #196]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011b0:	2209      	movs	r2, #9
 80011b2:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 80011b4:	4b2f      	ldr	r3, [pc, #188]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011b6:	2235      	movs	r2, #53	; 0x35
 80011b8:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 80011ba:	4b2e      	ldr	r3, [pc, #184]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011bc:	220b      	movs	r2, #11
 80011be:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 80011c0:	4b2c      	ldr	r3, [pc, #176]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011c2:	f240 2215 	movw	r2, #533	; 0x215
 80011c6:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 80011c8:	4b2a      	ldr	r3, [pc, #168]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011ca:	f240 121b 	movw	r2, #283	; 0x11b
 80011ce:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 80011d0:	4b28      	ldr	r3, [pc, #160]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011d2:	f240 2235 	movw	r2, #565	; 0x235
 80011d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 80011d8:	4b26      	ldr	r3, [pc, #152]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011da:	f240 121d 	movw	r2, #285	; 0x11d
 80011de:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80011e0:	4b24      	ldr	r3, [pc, #144]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80011e8:	4b22      	ldr	r3, [pc, #136]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80011f0:	4b20      	ldr	r3, [pc, #128]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80011f8:	481e      	ldr	r0, [pc, #120]	; (8001274 <MX_LTDC_Init+0xfc>)
 80011fa:	f005 ffe9 	bl	80071d0 <HAL_LTDC_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001204:	f001 f872 	bl	80022ec <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 800120c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001210:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8001216:	f44f 7388 	mov.w	r3, #272	; 0x110
 800121a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800121c:	2302      	movs	r3, #2
 800121e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001220:	23ff      	movs	r3, #255	; 0xff
 8001222:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001228:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800122c:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800122e:	2307      	movs	r3, #7
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8001232:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001236:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001238:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800123c:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 800123e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001242:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	2200      	movs	r2, #0
 800125a:	4619      	mov	r1, r3
 800125c:	4805      	ldr	r0, [pc, #20]	; (8001274 <MX_LTDC_Init+0xfc>)
 800125e:	f006 f949 	bl	80074f4 <HAL_LTDC_ConfigLayer>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001268:	f001 f840 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800126c:	bf00      	nop
 800126e:	3738      	adds	r7, #56	; 0x38
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20008368 	.word	0x20008368
 8001278:	40016800 	.word	0x40016800

0800127c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b092      	sub	sp, #72	; 0x48
 8001280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001282:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]
 8001292:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8001298:	463b      	mov	r3, r7
 800129a:	222c      	movs	r2, #44	; 0x2c
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f00c fbb8 	bl	800da14 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80012a4:	4b46      	ldr	r3, [pc, #280]	; (80013c0 <MX_RTC_Init+0x144>)
 80012a6:	4a47      	ldr	r2, [pc, #284]	; (80013c4 <MX_RTC_Init+0x148>)
 80012a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80012aa:	4b45      	ldr	r3, [pc, #276]	; (80013c0 <MX_RTC_Init+0x144>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80012b0:	4b43      	ldr	r3, [pc, #268]	; (80013c0 <MX_RTC_Init+0x144>)
 80012b2:	227f      	movs	r2, #127	; 0x7f
 80012b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80012b6:	4b42      	ldr	r3, [pc, #264]	; (80013c0 <MX_RTC_Init+0x144>)
 80012b8:	22ff      	movs	r2, #255	; 0xff
 80012ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80012bc:	4b40      	ldr	r3, [pc, #256]	; (80013c0 <MX_RTC_Init+0x144>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80012c2:	4b3f      	ldr	r3, [pc, #252]	; (80013c0 <MX_RTC_Init+0x144>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80012c8:	4b3d      	ldr	r3, [pc, #244]	; (80013c0 <MX_RTC_Init+0x144>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80012ce:	483c      	ldr	r0, [pc, #240]	; (80013c0 <MX_RTC_Init+0x144>)
 80012d0:	f007 fbf2 	bl	8008ab8 <HAL_RTC_Init>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80012da:	f001 f807 	bl	80022ec <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80012de:	2300      	movs	r3, #0
 80012e0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 80012e4:	2300      	movs	r3, #0
 80012e6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80012f4:	2300      	movs	r3, #0
 80012f6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80012f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012fc:	2201      	movs	r2, #1
 80012fe:	4619      	mov	r1, r3
 8001300:	482f      	ldr	r0, [pc, #188]	; (80013c0 <MX_RTC_Init+0x144>)
 8001302:	f007 fc6b 	bl	8008bdc <HAL_RTC_SetTime>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 800130c:	f000 ffee 	bl	80022ec <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001310:	2301      	movs	r3, #1
 8001312:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 8001316:	2301      	movs	r3, #1
 8001318:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 800131c:	2301      	movs	r3, #1
 800131e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 8001322:	2300      	movs	r3, #0
 8001324:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001328:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800132c:	2201      	movs	r2, #1
 800132e:	4619      	mov	r1, r3
 8001330:	4823      	ldr	r0, [pc, #140]	; (80013c0 <MX_RTC_Init+0x144>)
 8001332:	f007 fd11 	bl	8008d58 <HAL_RTC_SetDate>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 800133c:	f000 ffd6 	bl	80022ec <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001340:	2300      	movs	r3, #0
 8001342:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001344:	2300      	movs	r3, #0
 8001346:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001348:	2300      	movs	r3, #0
 800134a:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800134c:	2300      	movs	r3, #0
 800134e:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001350:	2300      	movs	r3, #0
 8001352:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001358:	2300      	movs	r3, #0
 800135a:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800135c:	2300      	movs	r3, #0
 800135e:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001360:	2300      	movs	r3, #0
 8001362:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001364:	2301      	movs	r3, #1
 8001366:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 800136a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800136e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001370:	463b      	mov	r3, r7
 8001372:	2201      	movs	r2, #1
 8001374:	4619      	mov	r1, r3
 8001376:	4812      	ldr	r0, [pc, #72]	; (80013c0 <MX_RTC_Init+0x144>)
 8001378:	f007 fd96 	bl	8008ea8 <HAL_RTC_SetAlarm>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8001382:	f000 ffb3 	bl	80022ec <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8001386:	f44f 7300 	mov.w	r3, #512	; 0x200
 800138a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800138c:	463b      	mov	r3, r7
 800138e:	2201      	movs	r2, #1
 8001390:	4619      	mov	r1, r3
 8001392:	480b      	ldr	r0, [pc, #44]	; (80013c0 <MX_RTC_Init+0x144>)
 8001394:	f007 fd88 	bl	8008ea8 <HAL_RTC_SetAlarm>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_RTC_Init+0x126>
  {
    Error_Handler();
 800139e:	f000 ffa5 	bl	80022ec <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 80013a2:	2202      	movs	r2, #2
 80013a4:	2100      	movs	r1, #0
 80013a6:	4806      	ldr	r0, [pc, #24]	; (80013c0 <MX_RTC_Init+0x144>)
 80013a8:	f007 ff08 	bl	80091bc <HAL_RTCEx_SetTimeStamp>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 80013b2:	f000 ff9b 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	3748      	adds	r7, #72	; 0x48
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20008544 	.word	0x20008544
 80013c4:	40002800 	.word	0x40002800

080013c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80013cc:	4b1b      	ldr	r3, [pc, #108]	; (800143c <MX_SPI2_Init+0x74>)
 80013ce:	4a1c      	ldr	r2, [pc, #112]	; (8001440 <MX_SPI2_Init+0x78>)
 80013d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013d2:	4b1a      	ldr	r3, [pc, #104]	; (800143c <MX_SPI2_Init+0x74>)
 80013d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013da:	4b18      	ldr	r3, [pc, #96]	; (800143c <MX_SPI2_Init+0x74>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80013e0:	4b16      	ldr	r3, [pc, #88]	; (800143c <MX_SPI2_Init+0x74>)
 80013e2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80013e6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013e8:	4b14      	ldr	r3, [pc, #80]	; (800143c <MX_SPI2_Init+0x74>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013ee:	4b13      	ldr	r3, [pc, #76]	; (800143c <MX_SPI2_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80013f4:	4b11      	ldr	r3, [pc, #68]	; (800143c <MX_SPI2_Init+0x74>)
 80013f6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80013fa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013fc:	4b0f      	ldr	r3, [pc, #60]	; (800143c <MX_SPI2_Init+0x74>)
 80013fe:	2200      	movs	r2, #0
 8001400:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <MX_SPI2_Init+0x74>)
 8001404:	2200      	movs	r2, #0
 8001406:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001408:	4b0c      	ldr	r3, [pc, #48]	; (800143c <MX_SPI2_Init+0x74>)
 800140a:	2200      	movs	r2, #0
 800140c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <MX_SPI2_Init+0x74>)
 8001410:	2200      	movs	r2, #0
 8001412:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001414:	4b09      	ldr	r3, [pc, #36]	; (800143c <MX_SPI2_Init+0x74>)
 8001416:	2207      	movs	r2, #7
 8001418:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800141a:	4b08      	ldr	r3, [pc, #32]	; (800143c <MX_SPI2_Init+0x74>)
 800141c:	2200      	movs	r2, #0
 800141e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <MX_SPI2_Init+0x74>)
 8001422:	2208      	movs	r2, #8
 8001424:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001426:	4805      	ldr	r0, [pc, #20]	; (800143c <MX_SPI2_Init+0x74>)
 8001428:	f007 ffaf 	bl	800938a <HAL_SPI_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001432:	f000 ff5b 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20007f44 	.word	0x20007f44
 8001440:	40003800 	.word	0x40003800

08001444 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800144a:	f107 0310 	add.w	r3, r7, #16
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001462:	4b20      	ldr	r3, [pc, #128]	; (80014e4 <MX_TIM1_Init+0xa0>)
 8001464:	4a20      	ldr	r2, [pc, #128]	; (80014e8 <MX_TIM1_Init+0xa4>)
 8001466:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001468:	4b1e      	ldr	r3, [pc, #120]	; (80014e4 <MX_TIM1_Init+0xa0>)
 800146a:	2200      	movs	r2, #0
 800146c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800146e:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <MX_TIM1_Init+0xa0>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001474:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <MX_TIM1_Init+0xa0>)
 8001476:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800147a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800147c:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <MX_TIM1_Init+0xa0>)
 800147e:	2200      	movs	r2, #0
 8001480:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001482:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <MX_TIM1_Init+0xa0>)
 8001484:	2200      	movs	r2, #0
 8001486:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001488:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <MX_TIM1_Init+0xa0>)
 800148a:	2200      	movs	r2, #0
 800148c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800148e:	4815      	ldr	r0, [pc, #84]	; (80014e4 <MX_TIM1_Init+0xa0>)
 8001490:	f008 f826 	bl	80094e0 <HAL_TIM_Base_Init>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800149a:	f000 ff27 	bl	80022ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800149e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	4619      	mov	r1, r3
 80014aa:	480e      	ldr	r0, [pc, #56]	; (80014e4 <MX_TIM1_Init+0xa0>)
 80014ac:	f008 fa08 	bl	80098c0 <HAL_TIM_ConfigClockSource>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80014b6:	f000 ff19 	bl	80022ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ba:	2300      	movs	r3, #0
 80014bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014be:	2300      	movs	r3, #0
 80014c0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	4619      	mov	r1, r3
 80014ca:	4806      	ldr	r0, [pc, #24]	; (80014e4 <MX_TIM1_Init+0xa0>)
 80014cc:	f008 fc24 	bl	8009d18 <HAL_TIMEx_MasterConfigSynchronization>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80014d6:	f000 ff09 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	3720      	adds	r7, #32
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20008564 	.word	0x20008564
 80014e8:	40010000 	.word	0x40010000

080014ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b088      	sub	sp, #32
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001500:	1d3b      	adds	r3, r7, #4
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800150a:	4b1e      	ldr	r3, [pc, #120]	; (8001584 <MX_TIM2_Init+0x98>)
 800150c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001510:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001512:	4b1c      	ldr	r3, [pc, #112]	; (8001584 <MX_TIM2_Init+0x98>)
 8001514:	2200      	movs	r2, #0
 8001516:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001518:	4b1a      	ldr	r3, [pc, #104]	; (8001584 <MX_TIM2_Init+0x98>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800151e:	4b19      	ldr	r3, [pc, #100]	; (8001584 <MX_TIM2_Init+0x98>)
 8001520:	f04f 32ff 	mov.w	r2, #4294967295
 8001524:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001526:	4b17      	ldr	r3, [pc, #92]	; (8001584 <MX_TIM2_Init+0x98>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800152c:	4b15      	ldr	r3, [pc, #84]	; (8001584 <MX_TIM2_Init+0x98>)
 800152e:	2200      	movs	r2, #0
 8001530:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001532:	4814      	ldr	r0, [pc, #80]	; (8001584 <MX_TIM2_Init+0x98>)
 8001534:	f007 ffd4 	bl	80094e0 <HAL_TIM_Base_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800153e:	f000 fed5 	bl	80022ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001542:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001546:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001548:	f107 0310 	add.w	r3, r7, #16
 800154c:	4619      	mov	r1, r3
 800154e:	480d      	ldr	r0, [pc, #52]	; (8001584 <MX_TIM2_Init+0x98>)
 8001550:	f008 f9b6 	bl	80098c0 <HAL_TIM_ConfigClockSource>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800155a:	f000 fec7 	bl	80022ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800155e:	2300      	movs	r3, #0
 8001560:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	4619      	mov	r1, r3
 800156a:	4806      	ldr	r0, [pc, #24]	; (8001584 <MX_TIM2_Init+0x98>)
 800156c:	f008 fbd4 	bl	8009d18 <HAL_TIMEx_MasterConfigSynchronization>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001576:	f000 feb9 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800157a:	bf00      	nop
 800157c:	3720      	adds	r7, #32
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20008674 	.word	0x20008674

08001588 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800158e:	f107 0310 	add.w	r3, r7, #16
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015a6:	4b1d      	ldr	r3, [pc, #116]	; (800161c <MX_TIM3_Init+0x94>)
 80015a8:	4a1d      	ldr	r2, [pc, #116]	; (8001620 <MX_TIM3_Init+0x98>)
 80015aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015ac:	4b1b      	ldr	r3, [pc, #108]	; (800161c <MX_TIM3_Init+0x94>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b2:	4b1a      	ldr	r3, [pc, #104]	; (800161c <MX_TIM3_Init+0x94>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80015b8:	4b18      	ldr	r3, [pc, #96]	; (800161c <MX_TIM3_Init+0x94>)
 80015ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c0:	4b16      	ldr	r3, [pc, #88]	; (800161c <MX_TIM3_Init+0x94>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c6:	4b15      	ldr	r3, [pc, #84]	; (800161c <MX_TIM3_Init+0x94>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015cc:	4813      	ldr	r0, [pc, #76]	; (800161c <MX_TIM3_Init+0x94>)
 80015ce:	f007 ff87 	bl	80094e0 <HAL_TIM_Base_Init>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80015d8:	f000 fe88 	bl	80022ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015e2:	f107 0310 	add.w	r3, r7, #16
 80015e6:	4619      	mov	r1, r3
 80015e8:	480c      	ldr	r0, [pc, #48]	; (800161c <MX_TIM3_Init+0x94>)
 80015ea:	f008 f969 	bl	80098c0 <HAL_TIM_ConfigClockSource>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80015f4:	f000 fe7a 	bl	80022ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f8:	2300      	movs	r3, #0
 80015fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	4619      	mov	r1, r3
 8001604:	4805      	ldr	r0, [pc, #20]	; (800161c <MX_TIM3_Init+0x94>)
 8001606:	f008 fb87 	bl	8009d18 <HAL_TIMEx_MasterConfigSynchronization>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001610:	f000 fe6c 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001614:	bf00      	nop
 8001616:	3720      	adds	r7, #32
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	2000831c 	.word	0x2000831c
 8001620:	40000400 	.word	0x40000400

08001624 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800162a:	f107 0310 	add.w	r3, r7, #16
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001638:	1d3b      	adds	r3, r7, #4
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	605a      	str	r2, [r3, #4]
 8001640:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001642:	4b1d      	ldr	r3, [pc, #116]	; (80016b8 <MX_TIM5_Init+0x94>)
 8001644:	4a1d      	ldr	r2, [pc, #116]	; (80016bc <MX_TIM5_Init+0x98>)
 8001646:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001648:	4b1b      	ldr	r3, [pc, #108]	; (80016b8 <MX_TIM5_Init+0x94>)
 800164a:	2200      	movs	r2, #0
 800164c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800164e:	4b1a      	ldr	r3, [pc, #104]	; (80016b8 <MX_TIM5_Init+0x94>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001654:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <MX_TIM5_Init+0x94>)
 8001656:	f04f 32ff 	mov.w	r2, #4294967295
 800165a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800165c:	4b16      	ldr	r3, [pc, #88]	; (80016b8 <MX_TIM5_Init+0x94>)
 800165e:	2200      	movs	r2, #0
 8001660:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001662:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <MX_TIM5_Init+0x94>)
 8001664:	2200      	movs	r2, #0
 8001666:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001668:	4813      	ldr	r0, [pc, #76]	; (80016b8 <MX_TIM5_Init+0x94>)
 800166a:	f007 ff39 	bl	80094e0 <HAL_TIM_Base_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001674:	f000 fe3a 	bl	80022ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001678:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800167c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	4619      	mov	r1, r3
 8001684:	480c      	ldr	r0, [pc, #48]	; (80016b8 <MX_TIM5_Init+0x94>)
 8001686:	f008 f91b 	bl	80098c0 <HAL_TIM_ConfigClockSource>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001690:	f000 fe2c 	bl	80022ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001694:	2300      	movs	r3, #0
 8001696:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	4619      	mov	r1, r3
 80016a0:	4805      	ldr	r0, [pc, #20]	; (80016b8 <MX_TIM5_Init+0x94>)
 80016a2:	f008 fb39 	bl	8009d18 <HAL_TIMEx_MasterConfigSynchronization>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80016ac:	f000 fe1e 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80016b0:	bf00      	nop
 80016b2:	3720      	adds	r7, #32
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	200082cc 	.word	0x200082cc
 80016bc:	40000c00 	.word	0x40000c00

080016c0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016c6:	f107 0310 	add.w	r3, r7, #16
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]
 80016dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016de:	4b20      	ldr	r3, [pc, #128]	; (8001760 <MX_TIM8_Init+0xa0>)
 80016e0:	4a20      	ldr	r2, [pc, #128]	; (8001764 <MX_TIM8_Init+0xa4>)
 80016e2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80016e4:	4b1e      	ldr	r3, [pc, #120]	; (8001760 <MX_TIM8_Init+0xa0>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ea:	4b1d      	ldr	r3, [pc, #116]	; (8001760 <MX_TIM8_Init+0xa0>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80016f0:	4b1b      	ldr	r3, [pc, #108]	; (8001760 <MX_TIM8_Init+0xa0>)
 80016f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f8:	4b19      	ldr	r3, [pc, #100]	; (8001760 <MX_TIM8_Init+0xa0>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80016fe:	4b18      	ldr	r3, [pc, #96]	; (8001760 <MX_TIM8_Init+0xa0>)
 8001700:	2200      	movs	r2, #0
 8001702:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001704:	4b16      	ldr	r3, [pc, #88]	; (8001760 <MX_TIM8_Init+0xa0>)
 8001706:	2200      	movs	r2, #0
 8001708:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800170a:	4815      	ldr	r0, [pc, #84]	; (8001760 <MX_TIM8_Init+0xa0>)
 800170c:	f007 fee8 	bl	80094e0 <HAL_TIM_Base_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001716:	f000 fde9 	bl	80022ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800171a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800171e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001720:	f107 0310 	add.w	r3, r7, #16
 8001724:	4619      	mov	r1, r3
 8001726:	480e      	ldr	r0, [pc, #56]	; (8001760 <MX_TIM8_Init+0xa0>)
 8001728:	f008 f8ca 	bl	80098c0 <HAL_TIM_ConfigClockSource>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001732:	f000 fddb 	bl	80022ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001736:	2300      	movs	r3, #0
 8001738:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800173a:	2300      	movs	r3, #0
 800173c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	4619      	mov	r1, r3
 8001746:	4806      	ldr	r0, [pc, #24]	; (8001760 <MX_TIM8_Init+0xa0>)
 8001748:	f008 fae6 	bl	8009d18 <HAL_TIMEx_MasterConfigSynchronization>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001752:	f000 fdcb 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	3720      	adds	r7, #32
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20008030 	.word	0x20008030
 8001764:	40010400 	.word	0x40010400

08001768 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 800176c:	4b14      	ldr	r3, [pc, #80]	; (80017c0 <MX_UART7_Init+0x58>)
 800176e:	4a15      	ldr	r2, [pc, #84]	; (80017c4 <MX_UART7_Init+0x5c>)
 8001770:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001772:	4b13      	ldr	r3, [pc, #76]	; (80017c0 <MX_UART7_Init+0x58>)
 8001774:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001778:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800177a:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <MX_UART7_Init+0x58>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001780:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <MX_UART7_Init+0x58>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001786:	4b0e      	ldr	r3, [pc, #56]	; (80017c0 <MX_UART7_Init+0x58>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 800178c:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <MX_UART7_Init+0x58>)
 800178e:	220c      	movs	r2, #12
 8001790:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001792:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <MX_UART7_Init+0x58>)
 8001794:	2200      	movs	r2, #0
 8001796:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001798:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <MX_UART7_Init+0x58>)
 800179a:	2200      	movs	r2, #0
 800179c:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800179e:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <MX_UART7_Init+0x58>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017a4:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <MX_UART7_Init+0x58>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80017aa:	4805      	ldr	r0, [pc, #20]	; (80017c0 <MX_UART7_Init+0x58>)
 80017ac:	f008 fb60 	bl	8009e70 <HAL_UART_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_UART7_Init+0x52>
  {
    Error_Handler();
 80017b6:	f000 fd99 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20007fa8 	.word	0x20007fa8
 80017c4:	40007800 	.word	0x40007800

080017c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017cc:	4b14      	ldr	r3, [pc, #80]	; (8001820 <MX_USART1_UART_Init+0x58>)
 80017ce:	4a15      	ldr	r2, [pc, #84]	; (8001824 <MX_USART1_UART_Init+0x5c>)
 80017d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017d2:	4b13      	ldr	r3, [pc, #76]	; (8001820 <MX_USART1_UART_Init+0x58>)
 80017d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017da:	4b11      	ldr	r3, [pc, #68]	; (8001820 <MX_USART1_UART_Init+0x58>)
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017e0:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <MX_USART1_UART_Init+0x58>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017e6:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <MX_USART1_UART_Init+0x58>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017ec:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <MX_USART1_UART_Init+0x58>)
 80017ee:	220c      	movs	r2, #12
 80017f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f2:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <MX_USART1_UART_Init+0x58>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f8:	4b09      	ldr	r3, [pc, #36]	; (8001820 <MX_USART1_UART_Init+0x58>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017fe:	4b08      	ldr	r3, [pc, #32]	; (8001820 <MX_USART1_UART_Init+0x58>)
 8001800:	2200      	movs	r2, #0
 8001802:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001804:	4b06      	ldr	r3, [pc, #24]	; (8001820 <MX_USART1_UART_Init+0x58>)
 8001806:	2200      	movs	r2, #0
 8001808:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800180a:	4805      	ldr	r0, [pc, #20]	; (8001820 <MX_USART1_UART_Init+0x58>)
 800180c:	f008 fb30 	bl	8009e70 <HAL_UART_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001816:	f000 fd69 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200084a4 	.word	0x200084a4
 8001824:	40011000 	.word	0x40011000

08001828 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800182c:	4b14      	ldr	r3, [pc, #80]	; (8001880 <MX_USART6_UART_Init+0x58>)
 800182e:	4a15      	ldr	r2, [pc, #84]	; (8001884 <MX_USART6_UART_Init+0x5c>)
 8001830:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001832:	4b13      	ldr	r3, [pc, #76]	; (8001880 <MX_USART6_UART_Init+0x58>)
 8001834:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001838:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_USART6_UART_Init+0x58>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <MX_USART6_UART_Init+0x58>)
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <MX_USART6_UART_Init+0x58>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_USART6_UART_Init+0x58>)
 800184e:	220c      	movs	r2, #12
 8001850:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <MX_USART6_UART_Init+0x58>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001858:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_USART6_UART_Init+0x58>)
 800185a:	2200      	movs	r2, #0
 800185c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800185e:	4b08      	ldr	r3, [pc, #32]	; (8001880 <MX_USART6_UART_Init+0x58>)
 8001860:	2200      	movs	r2, #0
 8001862:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_USART6_UART_Init+0x58>)
 8001866:	2200      	movs	r2, #0
 8001868:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800186a:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_USART6_UART_Init+0x58>)
 800186c:	f008 fb00 	bl	8009e70 <HAL_UART_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001876:	f000 fd39 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200085b0 	.word	0x200085b0
 8001884:	40011400 	.word	0x40011400

08001888 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]
 800189c:	615a      	str	r2, [r3, #20]
 800189e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80018a0:	4b1f      	ldr	r3, [pc, #124]	; (8001920 <MX_FMC_Init+0x98>)
 80018a2:	4a20      	ldr	r2, [pc, #128]	; (8001924 <MX_FMC_Init+0x9c>)
 80018a4:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80018a6:	4b1e      	ldr	r3, [pc, #120]	; (8001920 <MX_FMC_Init+0x98>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80018ac:	4b1c      	ldr	r3, [pc, #112]	; (8001920 <MX_FMC_Init+0x98>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80018b2:	4b1b      	ldr	r3, [pc, #108]	; (8001920 <MX_FMC_Init+0x98>)
 80018b4:	2204      	movs	r2, #4
 80018b6:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80018b8:	4b19      	ldr	r3, [pc, #100]	; (8001920 <MX_FMC_Init+0x98>)
 80018ba:	2210      	movs	r2, #16
 80018bc:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80018be:	4b18      	ldr	r3, [pc, #96]	; (8001920 <MX_FMC_Init+0x98>)
 80018c0:	2240      	movs	r2, #64	; 0x40
 80018c2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80018c4:	4b16      	ldr	r3, [pc, #88]	; (8001920 <MX_FMC_Init+0x98>)
 80018c6:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80018ca:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80018cc:	4b14      	ldr	r3, [pc, #80]	; (8001920 <MX_FMC_Init+0x98>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80018d2:	4b13      	ldr	r3, [pc, #76]	; (8001920 <MX_FMC_Init+0x98>)
 80018d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018d8:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80018da:	4b11      	ldr	r3, [pc, #68]	; (8001920 <MX_FMC_Init+0x98>)
 80018dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018e0:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80018e2:	4b0f      	ldr	r3, [pc, #60]	; (8001920 <MX_FMC_Init+0x98>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80018e8:	2302      	movs	r3, #2
 80018ea:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80018ec:	2307      	movs	r3, #7
 80018ee:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80018f0:	2304      	movs	r3, #4
 80018f2:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80018f4:	2307      	movs	r3, #7
 80018f6:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80018f8:	2303      	movs	r3, #3
 80018fa:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80018fc:	2302      	movs	r3, #2
 80018fe:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001900:	2302      	movs	r3, #2
 8001902:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	4619      	mov	r1, r3
 8001908:	4805      	ldr	r0, [pc, #20]	; (8001920 <MX_FMC_Init+0x98>)
 800190a:	f007 fcad 	bl	8009268 <HAL_SDRAM_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001914:	f000 fcea 	bl	80022ec <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001918:	bf00      	nop
 800191a:	3720      	adds	r7, #32
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	200086c4 	.word	0x200086c4
 8001924:	a0000140 	.word	0xa0000140

08001928 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b090      	sub	sp, #64	; 0x40
 800192c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
 8001938:	609a      	str	r2, [r3, #8]
 800193a:	60da      	str	r2, [r3, #12]
 800193c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800193e:	4baf      	ldr	r3, [pc, #700]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4aae      	ldr	r2, [pc, #696]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001944:	f043 0310 	orr.w	r3, r3, #16
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4bac      	ldr	r3, [pc, #688]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0310 	and.w	r3, r3, #16
 8001952:	62bb      	str	r3, [r7, #40]	; 0x28
 8001954:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001956:	4ba9      	ldr	r3, [pc, #676]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4aa8      	ldr	r2, [pc, #672]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 800195c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4ba6      	ldr	r3, [pc, #664]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800196a:	627b      	str	r3, [r7, #36]	; 0x24
 800196c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800196e:	4ba3      	ldr	r3, [pc, #652]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	4aa2      	ldr	r2, [pc, #648]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001974:	f043 0302 	orr.w	r3, r3, #2
 8001978:	6313      	str	r3, [r2, #48]	; 0x30
 800197a:	4ba0      	ldr	r3, [pc, #640]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	623b      	str	r3, [r7, #32]
 8001984:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001986:	4b9d      	ldr	r3, [pc, #628]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a9c      	ldr	r2, [pc, #624]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 800198c:	f043 0308 	orr.w	r3, r3, #8
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b9a      	ldr	r3, [pc, #616]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0308 	and.w	r3, r3, #8
 800199a:	61fb      	str	r3, [r7, #28]
 800199c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800199e:	4b97      	ldr	r3, [pc, #604]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a96      	ldr	r2, [pc, #600]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019a4:	f043 0304 	orr.w	r3, r3, #4
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b94      	ldr	r3, [pc, #592]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	61bb      	str	r3, [r7, #24]
 80019b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b6:	4b91      	ldr	r3, [pc, #580]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	4a90      	ldr	r2, [pc, #576]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	6313      	str	r3, [r2, #48]	; 0x30
 80019c2:	4b8e      	ldr	r3, [pc, #568]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80019ce:	4b8b      	ldr	r3, [pc, #556]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	4a8a      	ldr	r2, [pc, #552]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019d8:	6313      	str	r3, [r2, #48]	; 0x30
 80019da:	4b88      	ldr	r3, [pc, #544]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80019e6:	4b85      	ldr	r3, [pc, #532]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	4a84      	ldr	r2, [pc, #528]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019f0:	6313      	str	r3, [r2, #48]	; 0x30
 80019f2:	4b82      	ldr	r3, [pc, #520]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80019fe:	4b7f      	ldr	r3, [pc, #508]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	4a7e      	ldr	r2, [pc, #504]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001a04:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a08:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0a:	4b7c      	ldr	r3, [pc, #496]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a16:	4b79      	ldr	r3, [pc, #484]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	4a78      	ldr	r2, [pc, #480]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001a1c:	f043 0320 	orr.w	r3, r3, #32
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4b76      	ldr	r3, [pc, #472]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0320 	and.w	r3, r3, #32
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a2e:	4b73      	ldr	r3, [pc, #460]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a72      	ldr	r2, [pc, #456]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b70      	ldr	r3, [pc, #448]	; (8001bfc <MX_GPIO_Init+0x2d4>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a42:	603b      	str	r3, [r7, #0]
 8001a44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2160      	movs	r1, #96	; 0x60
 8001a4a:	486d      	ldr	r0, [pc, #436]	; (8001c00 <MX_GPIO_Init+0x2d8>)
 8001a4c:	f004 fd3a 	bl	80064c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001a50:	2201      	movs	r2, #1
 8001a52:	2120      	movs	r1, #32
 8001a54:	486b      	ldr	r0, [pc, #428]	; (8001c04 <MX_GPIO_Init+0x2dc>)
 8001a56:	f004 fd35 	bl	80064c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2108      	movs	r1, #8
 8001a5e:	4869      	ldr	r0, [pc, #420]	; (8001c04 <MX_GPIO_Init+0x2dc>)
 8001a60:	f004 fd30 	bl	80064c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001a64:	2201      	movs	r2, #1
 8001a66:	2108      	movs	r1, #8
 8001a68:	4867      	ldr	r0, [pc, #412]	; (8001c08 <MX_GPIO_Init+0x2e0>)
 8001a6a:	f004 fd2b 	bl	80064c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001a6e:	2201      	movs	r2, #1
 8001a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a74:	4865      	ldr	r0, [pc, #404]	; (8001c0c <MX_GPIO_Init+0x2e4>)
 8001a76:	f004 fd25 	bl	80064c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001a80:	4863      	ldr	r0, [pc, #396]	; (8001c10 <MX_GPIO_Init+0x2e8>)
 8001a82:	f004 fd1f 	bl	80064c4 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001a86:	2200      	movs	r2, #0
 8001a88:	21c8      	movs	r1, #200	; 0xc8
 8001a8a:	4862      	ldr	r0, [pc, #392]	; (8001c14 <MX_GPIO_Init+0x2ec>)
 8001a8c:	f004 fd1a 	bl	80064c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001a90:	2308      	movs	r3, #8
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a94:	2300      	movs	r3, #0
 8001a96:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4857      	ldr	r0, [pc, #348]	; (8001c00 <MX_GPIO_Init+0x2d8>)
 8001aa4:	f004 fa56 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001aa8:	2304      	movs	r3, #4
 8001aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001ab8:	2309      	movs	r3, #9
 8001aba:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001abc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	484f      	ldr	r0, [pc, #316]	; (8001c00 <MX_GPIO_Init+0x2d8>)
 8001ac4:	f004 fa46 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001ac8:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8001acc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ada:	230b      	movs	r3, #11
 8001adc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ade:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	484b      	ldr	r0, [pc, #300]	; (8001c14 <MX_GPIO_Init+0x2ec>)
 8001ae6:	f004 fa35 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001aea:	f643 0323 	movw	r3, #14371	; 0x3823
 8001aee:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af0:	2302      	movs	r3, #2
 8001af2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af8:	2303      	movs	r3, #3
 8001afa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001afc:	230a      	movs	r3, #10
 8001afe:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b04:	4619      	mov	r1, r3
 8001b06:	4844      	ldr	r0, [pc, #272]	; (8001c18 <MX_GPIO_Init+0x2f0>)
 8001b08:	f004 fa24 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8001b0c:	2380      	movs	r3, #128	; 0x80
 8001b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b10:	2302      	movs	r3, #2
 8001b12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8001b1c:	2308      	movs	r3, #8
 8001b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8001b20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b24:	4619      	mov	r1, r3
 8001b26:	4837      	ldr	r0, [pc, #220]	; (8001c04 <MX_GPIO_Init+0x2dc>)
 8001b28:	f004 fa14 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8001b2c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001b30:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b32:	2302      	movs	r3, #2
 8001b34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001b3e:	230c      	movs	r3, #12
 8001b40:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b46:	4619      	mov	r1, r3
 8001b48:	4834      	ldr	r0, [pc, #208]	; (8001c1c <MX_GPIO_Init+0x2f4>)
 8001b4a:	f004 fa03 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA8 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_6;
 8001b4e:	f248 1340 	movw	r3, #33088	; 0x8140
 8001b52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b54:	2300      	movs	r3, #0
 8001b56:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b60:	4619      	mov	r1, r3
 8001b62:	482f      	ldr	r0, [pc, #188]	; (8001c20 <MX_GPIO_Init+0x2f8>)
 8001b64:	f004 f9f6 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8001b68:	2360      	movs	r3, #96	; 0x60
 8001b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b74:	2300      	movs	r3, #0
 8001b76:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4820      	ldr	r0, [pc, #128]	; (8001c00 <MX_GPIO_Init+0x2d8>)
 8001b80:	f004 f9e8 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001b84:	2340      	movs	r3, #64	; 0x40
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b90:	2303      	movs	r3, #3
 8001b92:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001b94:	230a      	movs	r3, #10
 8001b96:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001b98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	481e      	ldr	r0, [pc, #120]	; (8001c18 <MX_GPIO_Init+0x2f0>)
 8001ba0:	f004 f9d8 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001ba4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001baa:	2300      	movs	r3, #0
 8001bac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001bb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	481a      	ldr	r0, [pc, #104]	; (8001c24 <MX_GPIO_Init+0x2fc>)
 8001bba:	f004 f9cb 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001bbe:	2340      	movs	r3, #64	; 0x40
 8001bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bc2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001bc6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001bcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	480c      	ldr	r0, [pc, #48]	; (8001c04 <MX_GPIO_Init+0x2dc>)
 8001bd4:	f004 f9be 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin;
 8001bd8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bde:	2302      	movs	r3, #2
 8001be0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be6:	2303      	movs	r3, #3
 8001be8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001bea:	230a      	movs	r3, #10
 8001bec:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	480a      	ldr	r0, [pc, #40]	; (8001c20 <MX_GPIO_Init+0x2f8>)
 8001bf6:	f004 f9ad 	bl	8005f54 <HAL_GPIO_Init>
 8001bfa:	e015      	b.n	8001c28 <MX_GPIO_Init+0x300>
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40021000 	.word	0x40021000
 8001c04:	40020c00 	.word	0x40020c00
 8001c08:	40022800 	.word	0x40022800
 8001c0c:	40022000 	.word	0x40022000
 8001c10:	40021c00 	.word	0x40021c00
 8001c14:	40021800 	.word	0x40021800
 8001c18:	40020400 	.word	0x40020400
 8001c1c:	40020800 	.word	0x40020800
 8001c20:	40020000 	.word	0x40020000
 8001c24:	40022400 	.word	0x40022400

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8001c28:	23f0      	movs	r3, #240	; 0xf0
 8001c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c34:	2300      	movs	r3, #0
 8001c36:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001c38:	230a      	movs	r3, #10
 8001c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001c3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c40:	4619      	mov	r1, r3
 8001c42:	4895      	ldr	r0, [pc, #596]	; (8001e98 <MX_GPIO_Init+0x570>)
 8001c44:	f004 f986 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8001c48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c52:	2300      	movs	r3, #0
 8001c54:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c56:	2300      	movs	r3, #0
 8001c58:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001c5a:	230a      	movs	r3, #10
 8001c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8001c5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c62:	4619      	mov	r1, r3
 8001c64:	488d      	ldr	r0, [pc, #564]	; (8001e9c <MX_GPIO_Init+0x574>)
 8001c66:	f004 f975 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 8001c6a:	2328      	movs	r3, #40	; 0x28
 8001c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4887      	ldr	r0, [pc, #540]	; (8001ea0 <MX_GPIO_Init+0x578>)
 8001c82:	f004 f967 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001c86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001c94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4882      	ldr	r0, [pc, #520]	; (8001ea4 <MX_GPIO_Init+0x57c>)
 8001c9c:	f004 f95a 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001ca0:	2308      	movs	r3, #8
 8001ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cac:	2300      	movs	r3, #0
 8001cae:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001cb0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	487c      	ldr	r0, [pc, #496]	; (8001ea8 <MX_GPIO_Init+0x580>)
 8001cb8:	f004 f94c 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 RMII_RXER_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|RMII_RXER_Pin;
 8001cbc:	f44f 7301 	mov.w	r3, #516	; 0x204
 8001cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4872      	ldr	r0, [pc, #456]	; (8001e9c <MX_GPIO_Init+0x574>)
 8001cd2:	f004 f93f 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001cd6:	2310      	movs	r3, #16
 8001cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ce2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	486d      	ldr	r0, [pc, #436]	; (8001ea0 <MX_GPIO_Init+0x578>)
 8001cea:	f004 f933 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8001cee:	2304      	movs	r3, #4
 8001cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001cfe:	230c      	movs	r3, #12
 8001d00:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8001d02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d06:	4619      	mov	r1, r3
 8001d08:	4865      	ldr	r0, [pc, #404]	; (8001ea0 <MX_GPIO_Init+0x578>)
 8001d0a:	f004 f923 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin PH13 NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|GPIO_PIN_13|NC2_Pin;
 8001d0e:	f24a 0304 	movw	r3, #40964	; 0xa004
 8001d12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d14:	2300      	movs	r3, #0
 8001d16:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001d1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d20:	4619      	mov	r1, r3
 8001d22:	4862      	ldr	r0, [pc, #392]	; (8001eac <MX_GPIO_Init+0x584>)
 8001d24:	f004 f916 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 8001d28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d36:	2300      	movs	r3, #0
 8001d38:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 8001d3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4855      	ldr	r0, [pc, #340]	; (8001e98 <MX_GPIO_Init+0x570>)
 8001d42:	f004 f907 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001d46:	f645 6340 	movw	r3, #24128	; 0x5e40
 8001d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2300      	movs	r3, #0
 8001d56:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001d58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4853      	ldr	r0, [pc, #332]	; (8001eac <MX_GPIO_Init+0x584>)
 8001d60:	f004 f8f8 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001d64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d6a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001d74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4847      	ldr	r0, [pc, #284]	; (8001e98 <MX_GPIO_Init+0x570>)
 8001d7c:	f004 f8ea 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001d80:	2310      	movs	r3, #16
 8001d82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d84:	2302      	movs	r3, #2
 8001d86:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001d90:	230a      	movs	r3, #10
 8001d92:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001d94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4844      	ldr	r0, [pc, #272]	; (8001eac <MX_GPIO_Init+0x584>)
 8001d9c:	f004 f8da 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001da0:	23c8      	movs	r3, #200	; 0xc8
 8001da2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da4:	2301      	movs	r3, #1
 8001da6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dac:	2300      	movs	r3, #0
 8001dae:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001db0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001db4:	4619      	mov	r1, r3
 8001db6:	4839      	ldr	r0, [pc, #228]	; (8001e9c <MX_GPIO_Init+0x574>)
 8001db8:	f004 f8cc 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001dbc:	2305      	movs	r3, #5
 8001dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001dcc:	230a      	movs	r3, #10
 8001dce:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4833      	ldr	r0, [pc, #204]	; (8001ea4 <MX_GPIO_Init+0x57c>)
 8001dd8:	f004 f8bc 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001ddc:	2332      	movs	r3, #50	; 0x32
 8001dde:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de0:	2302      	movs	r3, #2
 8001de2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de8:	2303      	movs	r3, #3
 8001dea:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001dec:	230b      	movs	r3, #11
 8001dee:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001df4:	4619      	mov	r1, r3
 8001df6:	482b      	ldr	r0, [pc, #172]	; (8001ea4 <MX_GPIO_Init+0x57c>)
 8001df8:	f004 f8ac 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001dfc:	2304      	movs	r3, #4
 8001dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e00:	2302      	movs	r3, #2
 8001e02:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001e0c:	2309      	movs	r3, #9
 8001e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e14:	4619      	mov	r1, r3
 8001e16:	4826      	ldr	r0, [pc, #152]	; (8001eb0 <MX_GPIO_Init+0x588>)
 8001e18:	f004 f89c 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8001e1c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001e20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e22:	2302      	movs	r3, #2
 8001e24:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001e2e:	2309      	movs	r3, #9
 8001e30:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e36:	4619      	mov	r1, r3
 8001e38:	4819      	ldr	r0, [pc, #100]	; (8001ea0 <MX_GPIO_Init+0x578>)
 8001e3a:	f004 f88b 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001e3e:	2386      	movs	r3, #134	; 0x86
 8001e40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e42:	2302      	movs	r3, #2
 8001e44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e4e:	230b      	movs	r3, #11
 8001e50:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e56:	4619      	mov	r1, r3
 8001e58:	4816      	ldr	r0, [pc, #88]	; (8001eb4 <MX_GPIO_Init+0x58c>)
 8001e5a:	f004 f87b 	bl	8005f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001e5e:	2328      	movs	r3, #40	; 0x28
 8001e60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e62:	2302      	movs	r3, #2
 8001e64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001e6e:	230a      	movs	r3, #10
 8001e70:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e76:	4619      	mov	r1, r3
 8001e78:	480e      	ldr	r0, [pc, #56]	; (8001eb4 <MX_GPIO_Init+0x58c>)
 8001e7a:	f004 f86b 	bl	8005f54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2105      	movs	r1, #5
 8001e82:	2028      	movs	r0, #40	; 0x28
 8001e84:	f003 f970 	bl	8005168 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e88:	2028      	movs	r0, #40	; 0x28
 8001e8a:	f003 f989 	bl	80051a0 <HAL_NVIC_EnableIRQ>

}
 8001e8e:	bf00      	nop
 8001e90:	3740      	adds	r7, #64	; 0x40
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40022000 	.word	0x40022000
 8001e9c:	40021800 	.word	0x40021800
 8001ea0:	40020c00 	.word	0x40020c00
 8001ea4:	40020800 	.word	0x40020800
 8001ea8:	40022800 	.word	0x40022800
 8001eac:	40021c00 	.word	0x40021c00
 8001eb0:	40020400 	.word	0x40020400
 8001eb4:	40020000 	.word	0x40020000

08001eb8 <HAL_GPIO_EXTI_Callback>:
		HAL_UART_Receive_IT(&huart1,rxbuffer,1); // Rappel (callback) de l'interruption
		*/
	}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	80fb      	strh	r3, [r7, #6]
	uint16_t MessageTS[1], MessageTempo = {1};
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	81fb      	strh	r3, [r7, #14]
	MessageTS[0] = GPIO_Pin;
 8001ec6:	88fb      	ldrh	r3, [r7, #6]
 8001ec8:	81bb      	strh	r3, [r7, #12]
	//BP2 32758, BP1 256, TS 65248
	if(flag == 0 && GPIO_Pin == LCD_INT_Pin)
 8001eca:	4b0e      	ldr	r3, [pc, #56]	; (8001f04 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d113      	bne.n	8001efa <HAL_GPIO_EXTI_Callback+0x42>
 8001ed2:	88fb      	ldrh	r3, [r7, #6]
 8001ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ed8:	d10f      	bne.n	8001efa <HAL_GPIO_EXTI_Callback+0x42>
	{
		HAL_GPIO_TogglePin(LED11_GPIO_Port, LED11_Pin);
 8001eda:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ede:	480a      	ldr	r0, [pc, #40]	; (8001f08 <HAL_GPIO_EXTI_Callback+0x50>)
 8001ee0:	f004 fb09 	bl	80064f6 <HAL_GPIO_TogglePin>
 		xQueueSendFromISR(myQueueTSHandle, &MessageTS, 0);
 8001ee4:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <HAL_GPIO_EXTI_Callback+0x54>)
 8001ee6:	6818      	ldr	r0, [r3, #0]
 8001ee8:	f107 010c 	add.w	r1, r7, #12
 8001eec:	2300      	movs	r3, #0
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f009 fc78 	bl	800b7e4 <xQueueGenericSendFromISR>
 		flag = 1;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	; (8001f04 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	701a      	strb	r2, [r3, #0]
	}
	//xQueueSendFromISR(myQueueTempoHandle, &MessageTempo, 0);
}
 8001efa:	bf00      	nop
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000028 	.word	0x20000028
 8001f08:	40021c00 	.word	0x40021c00
 8001f0c:	200086c0 	.word	0x200086c0

08001f10 <fonction_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_fonction_init */
void fonction_init(void const * argument)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 20;
 8001f18:	2314      	movs	r3, #20
 8001f1a:	613b      	str	r3, [r7, #16]
    uint8_t i, j, cpt_lignesw = 0, cpt_colonnesw = 1, cpt_lignesb, cpt_colonnesb;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	757b      	strb	r3, [r7, #21]
 8001f20:	2301      	movs	r3, #1
 8001f22:	753b      	strb	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {


	  for (i = 0; i < 3; i++)
 8001f24:	2300      	movs	r3, #0
 8001f26:	75fb      	strb	r3, [r7, #23]
 8001f28:	e090      	b.n	800204c <fonction_init+0x13c>
	  {
		  for (j = 0; j < 4; j++)
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	75bb      	strb	r3, [r7, #22]
 8001f2e:	e07a      	b.n	8002026 <fonction_init+0x116>
		  {
			  taskENTER_CRITICAL();
 8001f30:	f00b fa2c 	bl	800d38c <vPortEnterCritical>
			  	 // init white pieces
			  chessboard[cpt_lignesw][cpt_colonnesw].ligne = cpt_lignesw;
 8001f34:	7d7a      	ldrb	r2, [r7, #21]
 8001f36:	7d3b      	ldrb	r3, [r7, #20]
 8001f38:	7d79      	ldrb	r1, [r7, #21]
 8001f3a:	b288      	uxth	r0, r1
 8001f3c:	4949      	ldr	r1, [pc, #292]	; (8002064 <fonction_init+0x154>)
 8001f3e:	00d2      	lsls	r2, r2, #3
 8001f40:	4413      	add	r3, r2
 8001f42:	4602      	mov	r2, r0
 8001f44:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
			  chessboard[cpt_lignesw][cpt_colonnesw].colonne = cpt_colonnesw;
 8001f48:	7d7a      	ldrb	r2, [r7, #21]
 8001f4a:	7d3b      	ldrb	r3, [r7, #20]
 8001f4c:	7d39      	ldrb	r1, [r7, #20]
 8001f4e:	b288      	uxth	r0, r1
 8001f50:	4944      	ldr	r1, [pc, #272]	; (8002064 <fonction_init+0x154>)
 8001f52:	00d2      	lsls	r2, r2, #3
 8001f54:	4413      	add	r3, r2
 8001f56:	00db      	lsls	r3, r3, #3
 8001f58:	440b      	add	r3, r1
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	805a      	strh	r2, [r3, #2]
			  chessboard[cpt_lignesw][cpt_colonnesw].isFilled = 1;
 8001f5e:	7d7a      	ldrb	r2, [r7, #21]
 8001f60:	7d3b      	ldrb	r3, [r7, #20]
 8001f62:	4940      	ldr	r1, [pc, #256]	; (8002064 <fonction_init+0x154>)
 8001f64:	00d2      	lsls	r2, r2, #3
 8001f66:	4413      	add	r3, r2
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	440b      	add	r3, r1
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	711a      	strb	r2, [r3, #4]
			  chessboard[cpt_lignesw][cpt_colonnesw].rayon = 9;
 8001f70:	7d7a      	ldrb	r2, [r7, #21]
 8001f72:	7d3b      	ldrb	r3, [r7, #20]
 8001f74:	493b      	ldr	r1, [pc, #236]	; (8002064 <fonction_init+0x154>)
 8001f76:	00d2      	lsls	r2, r2, #3
 8001f78:	4413      	add	r3, r2
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	440b      	add	r3, r1
 8001f7e:	2209      	movs	r2, #9
 8001f80:	719a      	strb	r2, [r3, #6]
			  chessboard[cpt_lignesw][cpt_colonnesw].piece_color = 0;
 8001f82:	7d7a      	ldrb	r2, [r7, #21]
 8001f84:	7d3b      	ldrb	r3, [r7, #20]
 8001f86:	4937      	ldr	r1, [pc, #220]	; (8002064 <fonction_init+0x154>)
 8001f88:	00d2      	lsls	r2, r2, #3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	440b      	add	r3, r1
 8001f90:	2200      	movs	r2, #0
 8001f92:	715a      	strb	r2, [r3, #5]
			  // init black pieces
			  cpt_lignesb = cpt_lignesw + 5;
 8001f94:	7d7b      	ldrb	r3, [r7, #21]
 8001f96:	3305      	adds	r3, #5
 8001f98:	73fb      	strb	r3, [r7, #15]
			  cpt_colonnesb = (cpt_colonnesw % 2 == 0) ? cpt_colonnesw + 1 : cpt_colonnesw - 1;
 8001f9a:	7d3b      	ldrb	r3, [r7, #20]
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d103      	bne.n	8001fae <fonction_init+0x9e>
 8001fa6:	7d3b      	ldrb	r3, [r7, #20]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	e002      	b.n	8001fb4 <fonction_init+0xa4>
 8001fae:	7d3b      	ldrb	r3, [r7, #20]
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	73bb      	strb	r3, [r7, #14]
			  chessboard[cpt_lignesb][cpt_colonnesb].ligne = cpt_lignesb;
 8001fb6:	7bfa      	ldrb	r2, [r7, #15]
 8001fb8:	7bbb      	ldrb	r3, [r7, #14]
 8001fba:	7bf9      	ldrb	r1, [r7, #15]
 8001fbc:	b288      	uxth	r0, r1
 8001fbe:	4929      	ldr	r1, [pc, #164]	; (8002064 <fonction_init+0x154>)
 8001fc0:	00d2      	lsls	r2, r2, #3
 8001fc2:	4413      	add	r3, r2
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
			  chessboard[cpt_lignesb][cpt_colonnesb].colonne = cpt_colonnesb;
 8001fca:	7bfa      	ldrb	r2, [r7, #15]
 8001fcc:	7bbb      	ldrb	r3, [r7, #14]
 8001fce:	7bb9      	ldrb	r1, [r7, #14]
 8001fd0:	b288      	uxth	r0, r1
 8001fd2:	4924      	ldr	r1, [pc, #144]	; (8002064 <fonction_init+0x154>)
 8001fd4:	00d2      	lsls	r2, r2, #3
 8001fd6:	4413      	add	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	440b      	add	r3, r1
 8001fdc:	4602      	mov	r2, r0
 8001fde:	805a      	strh	r2, [r3, #2]
			  chessboard[cpt_lignesb][cpt_colonnesb].isFilled = 1;
 8001fe0:	7bfa      	ldrb	r2, [r7, #15]
 8001fe2:	7bbb      	ldrb	r3, [r7, #14]
 8001fe4:	491f      	ldr	r1, [pc, #124]	; (8002064 <fonction_init+0x154>)
 8001fe6:	00d2      	lsls	r2, r2, #3
 8001fe8:	4413      	add	r3, r2
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	440b      	add	r3, r1
 8001fee:	2201      	movs	r2, #1
 8001ff0:	711a      	strb	r2, [r3, #4]
			  chessboard[cpt_lignesb][cpt_colonnesb].rayon = 9;
 8001ff2:	7bfa      	ldrb	r2, [r7, #15]
 8001ff4:	7bbb      	ldrb	r3, [r7, #14]
 8001ff6:	491b      	ldr	r1, [pc, #108]	; (8002064 <fonction_init+0x154>)
 8001ff8:	00d2      	lsls	r2, r2, #3
 8001ffa:	4413      	add	r3, r2
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	440b      	add	r3, r1
 8002000:	2209      	movs	r2, #9
 8002002:	719a      	strb	r2, [r3, #6]
			  chessboard[cpt_lignesb][cpt_colonnesb].piece_color = 1;
 8002004:	7bfa      	ldrb	r2, [r7, #15]
 8002006:	7bbb      	ldrb	r3, [r7, #14]
 8002008:	4916      	ldr	r1, [pc, #88]	; (8002064 <fonction_init+0x154>)
 800200a:	00d2      	lsls	r2, r2, #3
 800200c:	4413      	add	r3, r2
 800200e:	00db      	lsls	r3, r3, #3
 8002010:	440b      	add	r3, r1
 8002012:	2201      	movs	r2, #1
 8002014:	715a      	strb	r2, [r3, #5]
			  taskEXIT_CRITICAL();
 8002016:	f00b f9ed 	bl	800d3f4 <vPortExitCritical>
			  cpt_colonnesw += 2;
 800201a:	7d3b      	ldrb	r3, [r7, #20]
 800201c:	3302      	adds	r3, #2
 800201e:	753b      	strb	r3, [r7, #20]
		  for (j = 0; j < 4; j++)
 8002020:	7dbb      	ldrb	r3, [r7, #22]
 8002022:	3301      	adds	r3, #1
 8002024:	75bb      	strb	r3, [r7, #22]
 8002026:	7dbb      	ldrb	r3, [r7, #22]
 8002028:	2b03      	cmp	r3, #3
 800202a:	d981      	bls.n	8001f30 <fonction_init+0x20>
		  }
		  cpt_colonnesw = (cpt_colonnesw % 2 == 0) ? 1 : 0;
 800202c:	7d3b      	ldrb	r3, [r7, #20]
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	b2db      	uxtb	r3, r3
 8002034:	2b00      	cmp	r3, #0
 8002036:	bf0c      	ite	eq
 8002038:	2301      	moveq	r3, #1
 800203a:	2300      	movne	r3, #0
 800203c:	b2db      	uxtb	r3, r3
 800203e:	753b      	strb	r3, [r7, #20]
		  cpt_lignesw++;
 8002040:	7d7b      	ldrb	r3, [r7, #21]
 8002042:	3301      	adds	r3, #1
 8002044:	757b      	strb	r3, [r7, #21]
	  for (i = 0; i < 3; i++)
 8002046:	7dfb      	ldrb	r3, [r7, #23]
 8002048:	3301      	adds	r3, #1
 800204a:	75fb      	strb	r3, [r7, #23]
 800204c:	7dfb      	ldrb	r3, [r7, #23]
 800204e:	2b02      	cmp	r3, #2
 8002050:	f67f af6b 	bls.w	8001f2a <fonction_init+0x1a>
	  }

      vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8002054:	f107 0308 	add.w	r3, r7, #8
 8002058:	6939      	ldr	r1, [r7, #16]
 800205a:	4618      	mov	r0, r3
 800205c:	f00a f968 	bl	800c330 <vTaskDelayUntil>
	  for (i = 0; i < 3; i++)
 8002060:	e760      	b.n	8001f24 <fonction_init+0x14>
 8002062:	bf00      	nop
 8002064:	200080c8 	.word	0x200080c8

08002068 <fonction_affichage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_affichage */
void fonction_affichage(void const * argument)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b088      	sub	sp, #32
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fonction_affichage */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 50;
 8002070:	2332      	movs	r3, #50	; 0x32
 8002072:	61bb      	str	r3, [r7, #24]
	const uint8_t pas 			= 30;
 8002074:	231e      	movs	r3, #30
 8002076:	75fb      	strb	r3, [r7, #23]
	const uint8_t marge			= 15;
 8002078:	230f      	movs	r3, #15
 800207a:	75bb      	strb	r3, [r7, #22]
	uint16_t pointeurX 			= marge + pas / 2;
 800207c:	7dbb      	ldrb	r3, [r7, #22]
 800207e:	b29a      	uxth	r2, r3
 8002080:	7dfb      	ldrb	r3, [r7, #23]
 8002082:	085b      	lsrs	r3, r3, #1
 8002084:	b2db      	uxtb	r3, r3
 8002086:	b29b      	uxth	r3, r3
 8002088:	4413      	add	r3, r2
 800208a:	82bb      	strh	r3, [r7, #20]
	uint16_t pointeurY 			= marge + pas / 2;
 800208c:	7dbb      	ldrb	r3, [r7, #22]
 800208e:	b29a      	uxth	r2, r3
 8002090:	7dfb      	ldrb	r3, [r7, #23]
 8002092:	085b      	lsrs	r3, r3, #1
 8002094:	b2db      	uxtb	r3, r3
 8002096:	b29b      	uxth	r3, r3
 8002098:	4413      	add	r3, r2
 800209a:	827b      	strh	r3, [r7, #18]
	uint8_t color				= 2;
 800209c:	2302      	movs	r3, #2
 800209e:	747b      	strb	r3, [r7, #17]
	uint8_t i, j;
	uint8_t filled = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	743b      	strb	r3, [r7, #16]
	vTaskDelete(task_initHandle);
 80020a4:	4b43      	ldr	r3, [pc, #268]	; (80021b4 <fonction_affichage+0x14c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f00a f8af 	bl	800c20c <vTaskDelete>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED12_GPIO_Port, LED12_Pin);
 80020ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020b2:	4841      	ldr	r0, [pc, #260]	; (80021b8 <fonction_affichage+0x150>)
 80020b4:	f004 fa1f 	bl	80064f6 <HAL_GPIO_TogglePin>
	  for (i = 0; i < 8; i++)
 80020b8:	2300      	movs	r3, #0
 80020ba:	77fb      	strb	r3, [r7, #31]
 80020bc:	e070      	b.n	80021a0 <fonction_affichage+0x138>
	  {
		  for (j = 0; j < 8; j++)
 80020be:	2300      	movs	r3, #0
 80020c0:	77bb      	strb	r3, [r7, #30]
 80020c2:	e067      	b.n	8002194 <fonction_affichage+0x12c>
		  {
			  taskENTER_CRITICAL();
 80020c4:	f00b f962 	bl	800d38c <vPortEnterCritical>
			  filled = chessboard[i][j].isFilled;
 80020c8:	7ffa      	ldrb	r2, [r7, #31]
 80020ca:	7fbb      	ldrb	r3, [r7, #30]
 80020cc:	493b      	ldr	r1, [pc, #236]	; (80021bc <fonction_affichage+0x154>)
 80020ce:	00d2      	lsls	r2, r2, #3
 80020d0:	4413      	add	r3, r2
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	440b      	add	r3, r1
 80020d6:	791b      	ldrb	r3, [r3, #4]
 80020d8:	743b      	strb	r3, [r7, #16]
			  taskEXIT_CRITICAL();
 80020da:	f00b f98b 	bl	800d3f4 <vPortExitCritical>
			  if ( filled != 0)
 80020de:	7c3b      	ldrb	r3, [r7, #16]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d054      	beq.n	800218e <fonction_affichage+0x126>
			  {
				  color = chessboard[i][j].piece_color;
 80020e4:	7ffa      	ldrb	r2, [r7, #31]
 80020e6:	7fbb      	ldrb	r3, [r7, #30]
 80020e8:	4934      	ldr	r1, [pc, #208]	; (80021bc <fonction_affichage+0x154>)
 80020ea:	00d2      	lsls	r2, r2, #3
 80020ec:	4413      	add	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	440b      	add	r3, r1
 80020f2:	795b      	ldrb	r3, [r3, #5]
 80020f4:	747b      	strb	r3, [r7, #17]
				  xSemaphoreTake(mutexEcran, portMAX_DELAY);
 80020f6:	4b32      	ldr	r3, [pc, #200]	; (80021c0 <fonction_affichage+0x158>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f04f 31ff 	mov.w	r1, #4294967295
 80020fe:	4618      	mov	r0, r3
 8002100:	f009 fc10 	bl	800b924 <xQueueSemaphoreTake>
				  if (color == 1) BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8002104:	7c7b      	ldrb	r3, [r7, #17]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d103      	bne.n	8002112 <fonction_affichage+0xaa>
 800210a:	482e      	ldr	r0, [pc, #184]	; (80021c4 <fonction_affichage+0x15c>)
 800210c:	f000 fba0 	bl	8002850 <BSP_LCD_SetTextColor>
 8002110:	e006      	b.n	8002120 <fonction_affichage+0xb8>
				  else if (color == 0) BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002112:	7c7b      	ldrb	r3, [r7, #17]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d103      	bne.n	8002120 <fonction_affichage+0xb8>
 8002118:	f04f 30ff 	mov.w	r0, #4294967295
 800211c:	f000 fb98 	bl	8002850 <BSP_LCD_SetTextColor>
			      pointeurX = marge + pas / 2 + j * pas;
 8002120:	7dbb      	ldrb	r3, [r7, #22]
 8002122:	b29a      	uxth	r2, r3
 8002124:	7dfb      	ldrb	r3, [r7, #23]
 8002126:	085b      	lsrs	r3, r3, #1
 8002128:	b2db      	uxtb	r3, r3
 800212a:	b29b      	uxth	r3, r3
 800212c:	4413      	add	r3, r2
 800212e:	b29a      	uxth	r2, r3
 8002130:	7fbb      	ldrb	r3, [r7, #30]
 8002132:	b299      	uxth	r1, r3
 8002134:	7dfb      	ldrb	r3, [r7, #23]
 8002136:	b29b      	uxth	r3, r3
 8002138:	fb11 f303 	smulbb	r3, r1, r3
 800213c:	b29b      	uxth	r3, r3
 800213e:	4413      	add	r3, r2
 8002140:	82bb      	strh	r3, [r7, #20]
			      pointeurY = marge + pas / 2 + i * pas;
 8002142:	7dbb      	ldrb	r3, [r7, #22]
 8002144:	b29a      	uxth	r2, r3
 8002146:	7dfb      	ldrb	r3, [r7, #23]
 8002148:	085b      	lsrs	r3, r3, #1
 800214a:	b2db      	uxtb	r3, r3
 800214c:	b29b      	uxth	r3, r3
 800214e:	4413      	add	r3, r2
 8002150:	b29a      	uxth	r2, r3
 8002152:	7ffb      	ldrb	r3, [r7, #31]
 8002154:	b299      	uxth	r1, r3
 8002156:	7dfb      	ldrb	r3, [r7, #23]
 8002158:	b29b      	uxth	r3, r3
 800215a:	fb11 f303 	smulbb	r3, r1, r3
 800215e:	b29b      	uxth	r3, r3
 8002160:	4413      	add	r3, r2
 8002162:	827b      	strh	r3, [r7, #18]
				  BSP_LCD_FillCircle(pointeurX, pointeurY, chessboard[i][j].rayon);
 8002164:	7ffa      	ldrb	r2, [r7, #31]
 8002166:	7fbb      	ldrb	r3, [r7, #30]
 8002168:	4914      	ldr	r1, [pc, #80]	; (80021bc <fonction_affichage+0x154>)
 800216a:	00d2      	lsls	r2, r2, #3
 800216c:	4413      	add	r3, r2
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	440b      	add	r3, r1
 8002172:	799b      	ldrb	r3, [r3, #6]
 8002174:	b29a      	uxth	r2, r3
 8002176:	8a79      	ldrh	r1, [r7, #18]
 8002178:	8abb      	ldrh	r3, [r7, #20]
 800217a:	4618      	mov	r0, r3
 800217c:	f000 fe1e 	bl	8002dbc <BSP_LCD_FillCircle>
				  xSemaphoreGive(mutexEcran);
 8002180:	4b0f      	ldr	r3, [pc, #60]	; (80021c0 <fonction_affichage+0x158>)
 8002182:	6818      	ldr	r0, [r3, #0]
 8002184:	2300      	movs	r3, #0
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	f009 fa25 	bl	800b5d8 <xQueueGenericSend>
		  for (j = 0; j < 8; j++)
 800218e:	7fbb      	ldrb	r3, [r7, #30]
 8002190:	3301      	adds	r3, #1
 8002192:	77bb      	strb	r3, [r7, #30]
 8002194:	7fbb      	ldrb	r3, [r7, #30]
 8002196:	2b07      	cmp	r3, #7
 8002198:	d994      	bls.n	80020c4 <fonction_affichage+0x5c>
	  for (i = 0; i < 8; i++)
 800219a:	7ffb      	ldrb	r3, [r7, #31]
 800219c:	3301      	adds	r3, #1
 800219e:	77fb      	strb	r3, [r7, #31]
 80021a0:	7ffb      	ldrb	r3, [r7, #31]
 80021a2:	2b07      	cmp	r3, #7
 80021a4:	d98b      	bls.n	80020be <fonction_affichage+0x56>
			  }


		  }
	  }
    vTaskDelayUntil(&xLastWakeTime, (TickType_t) xFrequency);
 80021a6:	f107 030c 	add.w	r3, r7, #12
 80021aa:	69b9      	ldr	r1, [r7, #24]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f00a f8bf 	bl	800c330 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(LED12_GPIO_Port, LED12_Pin);
 80021b2:	e77c      	b.n	80020ae <fonction_affichage+0x46>
 80021b4:	2000802c 	.word	0x2000802c
 80021b8:	40021c00 	.word	0x40021c00
 80021bc:	200080c8 	.word	0x200080c8
 80021c0:	20008528 	.word	0x20008528
 80021c4:	ff0000ff 	.word	0xff0000ff

080021c8 <fonction_select>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_select */
void fonction_select(void const * argument)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fonction_select */
	uint16_t MessageTS[1];
	static TS_StateTypeDef TS_State;
	flag = 0;
 80021d0:	4b35      	ldr	r3, [pc, #212]	; (80022a8 <fonction_select+0xe0>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	701a      	strb	r2, [r3, #0]
	uint8_t posx = 0, posy = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	73fb      	strb	r3, [r7, #15]
 80021da:	2300      	movs	r3, #0
 80021dc:	73bb      	strb	r3, [r7, #14]
	uint8_t line = 0, col = 0;
 80021de:	2300      	movs	r3, #0
 80021e0:	737b      	strb	r3, [r7, #13]
 80021e2:	2300      	movs	r3, #0
 80021e4:	733b      	strb	r3, [r7, #12]
	const uint8_t pas 			= 30;
 80021e6:	231e      	movs	r3, #30
 80021e8:	72fb      	strb	r3, [r7, #11]
	const uint8_t marge			= 15;
 80021ea:	230f      	movs	r3, #15
 80021ec:	72bb      	strb	r3, [r7, #10]
  /* Infinite loop */
  for(;;)
  {
	  xQueueReceiveFromISR(myQueueTSHandle, &MessageTS, portMAX_DELAY);
 80021ee:	4b2f      	ldr	r3, [pc, #188]	; (80022ac <fonction_select+0xe4>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f107 0108 	add.w	r1, r7, #8
 80021f6:	f04f 32ff 	mov.w	r2, #4294967295
 80021fa:	4618      	mov	r0, r3
 80021fc:	f009 fca6 	bl	800bb4c <xQueueReceiveFromISR>
	  if(MessageTS[0] == LCD_INT_Pin)
 8002200:	893b      	ldrh	r3, [r7, #8]
 8002202:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002206:	d14b      	bne.n	80022a0 <fonction_select+0xd8>
	  {
		  BSP_TS_GetState(&TS_State);
 8002208:	4829      	ldr	r0, [pc, #164]	; (80022b0 <fonction_select+0xe8>)
 800220a:	f001 fa3f 	bl	800368c <BSP_TS_GetState>
		 // taskENTER_CRITICAL();
		 // flag = 0;
		 // taskEXIT_CRITICAL();

		  posx = TS_State.touchX[0];
 800220e:	4b28      	ldr	r3, [pc, #160]	; (80022b0 <fonction_select+0xe8>)
 8002210:	885b      	ldrh	r3, [r3, #2]
 8002212:	73fb      	strb	r3, [r7, #15]
		  posy = TS_State.touchY[0];
 8002214:	4b26      	ldr	r3, [pc, #152]	; (80022b0 <fonction_select+0xe8>)
 8002216:	899b      	ldrh	r3, [r3, #12]
 8002218:	73bb      	strb	r3, [r7, #14]

		  col = (posx - marge) / pas;
 800221a:	7bfa      	ldrb	r2, [r7, #15]
 800221c:	7abb      	ldrb	r3, [r7, #10]
 800221e:	1ad2      	subs	r2, r2, r3
 8002220:	7afb      	ldrb	r3, [r7, #11]
 8002222:	fb92 f3f3 	sdiv	r3, r2, r3
 8002226:	733b      	strb	r3, [r7, #12]
		  line = (posy - marge) / pas;
 8002228:	7bba      	ldrb	r2, [r7, #14]
 800222a:	7abb      	ldrb	r3, [r7, #10]
 800222c:	1ad2      	subs	r2, r2, r3
 800222e:	7afb      	ldrb	r3, [r7, #11]
 8002230:	fb92 f3f3 	sdiv	r3, r2, r3
 8002234:	737b      	strb	r3, [r7, #13]
		  taskENTER_CRITICAL();
 8002236:	f00b f8a9 	bl	800d38c <vPortEnterCritical>
		  if(chessboard[line][col].isFilled)
 800223a:	7b7a      	ldrb	r2, [r7, #13]
 800223c:	7b3b      	ldrb	r3, [r7, #12]
 800223e:	491d      	ldr	r1, [pc, #116]	; (80022b4 <fonction_select+0xec>)
 8002240:	00d2      	lsls	r2, r2, #3
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	440b      	add	r3, r1
 8002248:	791b      	ldrb	r3, [r3, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d026      	beq.n	800229c <fonction_select+0xd4>
		  {
			  if(chessboard[line][col].rayon < 12)
 800224e:	7b7a      	ldrb	r2, [r7, #13]
 8002250:	7b3b      	ldrb	r3, [r7, #12]
 8002252:	4918      	ldr	r1, [pc, #96]	; (80022b4 <fonction_select+0xec>)
 8002254:	00d2      	lsls	r2, r2, #3
 8002256:	4413      	add	r3, r2
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	440b      	add	r3, r1
 800225c:	799b      	ldrb	r3, [r3, #6]
 800225e:	2b0b      	cmp	r3, #11
 8002260:	d809      	bhi.n	8002276 <fonction_select+0xae>
			  {
				  chessboard[line][col].rayon = 12;
 8002262:	7b7a      	ldrb	r2, [r7, #13]
 8002264:	7b3b      	ldrb	r3, [r7, #12]
 8002266:	4913      	ldr	r1, [pc, #76]	; (80022b4 <fonction_select+0xec>)
 8002268:	00d2      	lsls	r2, r2, #3
 800226a:	4413      	add	r3, r2
 800226c:	00db      	lsls	r3, r3, #3
 800226e:	440b      	add	r3, r1
 8002270:	220c      	movs	r2, #12
 8002272:	719a      	strb	r2, [r3, #6]
 8002274:	e012      	b.n	800229c <fonction_select+0xd4>
			  }
			  else if (chessboard[line][col].rayon == 12)
 8002276:	7b7a      	ldrb	r2, [r7, #13]
 8002278:	7b3b      	ldrb	r3, [r7, #12]
 800227a:	490e      	ldr	r1, [pc, #56]	; (80022b4 <fonction_select+0xec>)
 800227c:	00d2      	lsls	r2, r2, #3
 800227e:	4413      	add	r3, r2
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	440b      	add	r3, r1
 8002284:	799b      	ldrb	r3, [r3, #6]
 8002286:	2b0c      	cmp	r3, #12
 8002288:	d108      	bne.n	800229c <fonction_select+0xd4>
			  {
				  chessboard[line][col].rayon = 9;
 800228a:	7b7a      	ldrb	r2, [r7, #13]
 800228c:	7b3b      	ldrb	r3, [r7, #12]
 800228e:	4909      	ldr	r1, [pc, #36]	; (80022b4 <fonction_select+0xec>)
 8002290:	00d2      	lsls	r2, r2, #3
 8002292:	4413      	add	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	440b      	add	r3, r1
 8002298:	2209      	movs	r2, #9
 800229a:	719a      	strb	r2, [r3, #6]
			  }
		  }
		  taskEXIT_CRITICAL();
 800229c:	f00b f8aa 	bl	800d3f4 <vPortExitCritical>


	  }
	  //if(TS_State.touchDetected){
    osDelay(1);
 80022a0:	2001      	movs	r0, #1
 80022a2:	f008 ff28 	bl	800b0f6 <osDelay>
	  xQueueReceiveFromISR(myQueueTSHandle, &MessageTS, portMAX_DELAY);
 80022a6:	e7a2      	b.n	80021ee <fonction_select+0x26>
 80022a8:	20000028 	.word	0x20000028
 80022ac:	200086c0 	.word	0x200086c0
 80022b0:	2000038c 	.word	0x2000038c
 80022b4:	200080c8 	.word	0x200080c8

080022b8 <fonction_temporisation>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_temporisation */
void fonction_temporisation(void const * argument)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
	vTaskDelay(20);
    taskENTER_CRITICAL();
	flag = 0;
	taskEXIT_CRITICAL();
	*/
	 vTaskDelay(20);
 80022c0:	2014      	movs	r0, #20
 80022c2:	f00a f8b9 	bl	800c438 <vTaskDelay>
 80022c6:	e7fb      	b.n	80022c0 <fonction_temporisation+0x8>

080022c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a04      	ldr	r2, [pc, #16]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d101      	bne.n	80022de <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80022da:	f002 fae7 	bl	80048ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	40001000 	.word	0x40001000

080022ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80022f0:	b672      	cpsid	i
}
 80022f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022f4:	e7fe      	b.n	80022f4 <Error_Handler+0x8>
	...

080022f8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b08c      	sub	sp, #48	; 0x30
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a51      	ldr	r2, [pc, #324]	; (8002448 <I2Cx_MspInit+0x150>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d14d      	bne.n	80023a4 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002308:	4b50      	ldr	r3, [pc, #320]	; (800244c <I2Cx_MspInit+0x154>)
 800230a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230c:	4a4f      	ldr	r2, [pc, #316]	; (800244c <I2Cx_MspInit+0x154>)
 800230e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002312:	6313      	str	r3, [r2, #48]	; 0x30
 8002314:	4b4d      	ldr	r3, [pc, #308]	; (800244c <I2Cx_MspInit+0x154>)
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800231c:	61bb      	str	r3, [r7, #24]
 800231e:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002324:	2312      	movs	r3, #18
 8002326:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002328:	2300      	movs	r3, #0
 800232a:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800232c:	2302      	movs	r3, #2
 800232e:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8002330:	2304      	movs	r3, #4
 8002332:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002334:	f107 031c 	add.w	r3, r7, #28
 8002338:	4619      	mov	r1, r3
 800233a:	4845      	ldr	r0, [pc, #276]	; (8002450 <I2Cx_MspInit+0x158>)
 800233c:	f003 fe0a 	bl	8005f54 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8002340:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002344:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002346:	f107 031c 	add.w	r3, r7, #28
 800234a:	4619      	mov	r1, r3
 800234c:	4840      	ldr	r0, [pc, #256]	; (8002450 <I2Cx_MspInit+0x158>)
 800234e:	f003 fe01 	bl	8005f54 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8002352:	4b3e      	ldr	r3, [pc, #248]	; (800244c <I2Cx_MspInit+0x154>)
 8002354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002356:	4a3d      	ldr	r2, [pc, #244]	; (800244c <I2Cx_MspInit+0x154>)
 8002358:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800235c:	6413      	str	r3, [r2, #64]	; 0x40
 800235e:	4b3b      	ldr	r3, [pc, #236]	; (800244c <I2Cx_MspInit+0x154>)
 8002360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002362:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 800236a:	4b38      	ldr	r3, [pc, #224]	; (800244c <I2Cx_MspInit+0x154>)
 800236c:	6a1b      	ldr	r3, [r3, #32]
 800236e:	4a37      	ldr	r2, [pc, #220]	; (800244c <I2Cx_MspInit+0x154>)
 8002370:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002374:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8002376:	4b35      	ldr	r3, [pc, #212]	; (800244c <I2Cx_MspInit+0x154>)
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	4a34      	ldr	r2, [pc, #208]	; (800244c <I2Cx_MspInit+0x154>)
 800237c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002380:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8002382:	2200      	movs	r2, #0
 8002384:	210f      	movs	r1, #15
 8002386:	2048      	movs	r0, #72	; 0x48
 8002388:	f002 feee 	bl	8005168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 800238c:	2048      	movs	r0, #72	; 0x48
 800238e:	f002 ff07 	bl	80051a0 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8002392:	2200      	movs	r2, #0
 8002394:	210f      	movs	r1, #15
 8002396:	2049      	movs	r0, #73	; 0x49
 8002398:	f002 fee6 	bl	8005168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 800239c:	2049      	movs	r0, #73	; 0x49
 800239e:	f002 feff 	bl	80051a0 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80023a2:	e04d      	b.n	8002440 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80023a4:	4b29      	ldr	r3, [pc, #164]	; (800244c <I2Cx_MspInit+0x154>)
 80023a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a8:	4a28      	ldr	r2, [pc, #160]	; (800244c <I2Cx_MspInit+0x154>)
 80023aa:	f043 0302 	orr.w	r3, r3, #2
 80023ae:	6313      	str	r3, [r2, #48]	; 0x30
 80023b0:	4b26      	ldr	r3, [pc, #152]	; (800244c <I2Cx_MspInit+0x154>)
 80023b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80023bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023c0:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80023c2:	2312      	movs	r3, #18
 80023c4:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80023ca:	2302      	movs	r3, #2
 80023cc:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80023ce:	2304      	movs	r3, #4
 80023d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80023d2:	f107 031c 	add.w	r3, r7, #28
 80023d6:	4619      	mov	r1, r3
 80023d8:	481e      	ldr	r0, [pc, #120]	; (8002454 <I2Cx_MspInit+0x15c>)
 80023da:	f003 fdbb 	bl	8005f54 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80023de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80023e4:	f107 031c 	add.w	r3, r7, #28
 80023e8:	4619      	mov	r1, r3
 80023ea:	481a      	ldr	r0, [pc, #104]	; (8002454 <I2Cx_MspInit+0x15c>)
 80023ec:	f003 fdb2 	bl	8005f54 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80023f0:	4b16      	ldr	r3, [pc, #88]	; (800244c <I2Cx_MspInit+0x154>)
 80023f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f4:	4a15      	ldr	r2, [pc, #84]	; (800244c <I2Cx_MspInit+0x154>)
 80023f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023fa:	6413      	str	r3, [r2, #64]	; 0x40
 80023fc:	4b13      	ldr	r3, [pc, #76]	; (800244c <I2Cx_MspInit+0x154>)
 80023fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8002408:	4b10      	ldr	r3, [pc, #64]	; (800244c <I2Cx_MspInit+0x154>)
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4a0f      	ldr	r2, [pc, #60]	; (800244c <I2Cx_MspInit+0x154>)
 800240e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002412:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8002414:	4b0d      	ldr	r3, [pc, #52]	; (800244c <I2Cx_MspInit+0x154>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	4a0c      	ldr	r2, [pc, #48]	; (800244c <I2Cx_MspInit+0x154>)
 800241a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800241e:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8002420:	2200      	movs	r2, #0
 8002422:	210f      	movs	r1, #15
 8002424:	201f      	movs	r0, #31
 8002426:	f002 fe9f 	bl	8005168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800242a:	201f      	movs	r0, #31
 800242c:	f002 feb8 	bl	80051a0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8002430:	2200      	movs	r2, #0
 8002432:	210f      	movs	r1, #15
 8002434:	2020      	movs	r0, #32
 8002436:	f002 fe97 	bl	8005168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800243a:	2020      	movs	r0, #32
 800243c:	f002 feb0 	bl	80051a0 <HAL_NVIC_EnableIRQ>
}
 8002440:	bf00      	nop
 8002442:	3730      	adds	r7, #48	; 0x30
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	200003b8 	.word	0x200003b8
 800244c:	40023800 	.word	0x40023800
 8002450:	40021c00 	.word	0x40021c00
 8002454:	40020400 	.word	0x40020400

08002458 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f004 fb69 	bl	8006b38 <HAL_I2C_GetState>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d125      	bne.n	80024b8 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a14      	ldr	r2, [pc, #80]	; (80024c0 <I2Cx_Init+0x68>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d103      	bne.n	800247c <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a13      	ldr	r2, [pc, #76]	; (80024c4 <I2Cx_Init+0x6c>)
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	e002      	b.n	8002482 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a12      	ldr	r2, [pc, #72]	; (80024c8 <I2Cx_Init+0x70>)
 8002480:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a11      	ldr	r2, [pc, #68]	; (80024cc <I2Cx_Init+0x74>)
 8002486:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2201      	movs	r2, #1
 8002492:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7ff ff23 	bl	80022f8 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f004 f852 	bl	800655c <HAL_I2C_Init>
  }
}
 80024b8:	bf00      	nop
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200003b8 	.word	0x200003b8
 80024c4:	40005c00 	.word	0x40005c00
 80024c8:	40005400 	.word	0x40005400
 80024cc:	40912732 	.word	0x40912732

080024d0 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08a      	sub	sp, #40	; 0x28
 80024d4:	af04      	add	r7, sp, #16
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	4608      	mov	r0, r1
 80024da:	4611      	mov	r1, r2
 80024dc:	461a      	mov	r2, r3
 80024de:	4603      	mov	r3, r0
 80024e0:	72fb      	strb	r3, [r7, #11]
 80024e2:	460b      	mov	r3, r1
 80024e4:	813b      	strh	r3, [r7, #8]
 80024e6:	4613      	mov	r3, r2
 80024e8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80024ea:	2300      	movs	r3, #0
 80024ec:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80024ee:	7afb      	ldrb	r3, [r7, #11]
 80024f0:	b299      	uxth	r1, r3
 80024f2:	88f8      	ldrh	r0, [r7, #6]
 80024f4:	893a      	ldrh	r2, [r7, #8]
 80024f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024fa:	9302      	str	r3, [sp, #8]
 80024fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024fe:	9301      	str	r3, [sp, #4]
 8002500:	6a3b      	ldr	r3, [r7, #32]
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	4603      	mov	r3, r0
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f004 f9fc 	bl	8006904 <HAL_I2C_Mem_Read>
 800250c:	4603      	mov	r3, r0
 800250e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002510:	7dfb      	ldrb	r3, [r7, #23]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d004      	beq.n	8002520 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002516:	7afb      	ldrb	r3, [r7, #11]
 8002518:	4619      	mov	r1, r3
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 f832 	bl	8002584 <I2Cx_Error>
  }
  return status;    
 8002520:	7dfb      	ldrb	r3, [r7, #23]
}
 8002522:	4618      	mov	r0, r3
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b08a      	sub	sp, #40	; 0x28
 800252e:	af04      	add	r7, sp, #16
 8002530:	60f8      	str	r0, [r7, #12]
 8002532:	4608      	mov	r0, r1
 8002534:	4611      	mov	r1, r2
 8002536:	461a      	mov	r2, r3
 8002538:	4603      	mov	r3, r0
 800253a:	72fb      	strb	r3, [r7, #11]
 800253c:	460b      	mov	r3, r1
 800253e:	813b      	strh	r3, [r7, #8]
 8002540:	4613      	mov	r3, r2
 8002542:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002548:	7afb      	ldrb	r3, [r7, #11]
 800254a:	b299      	uxth	r1, r3
 800254c:	88f8      	ldrh	r0, [r7, #6]
 800254e:	893a      	ldrh	r2, [r7, #8]
 8002550:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002554:	9302      	str	r3, [sp, #8]
 8002556:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002558:	9301      	str	r3, [sp, #4]
 800255a:	6a3b      	ldr	r3, [r7, #32]
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	4603      	mov	r3, r0
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f004 f8bb 	bl	80066dc <HAL_I2C_Mem_Write>
 8002566:	4603      	mov	r3, r0
 8002568:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800256a:	7dfb      	ldrb	r3, [r7, #23]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d004      	beq.n	800257a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002570:	7afb      	ldrb	r3, [r7, #11]
 8002572:	4619      	mov	r1, r3
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f000 f805 	bl	8002584 <I2Cx_Error>
  }
  return status;
 800257a:	7dfb      	ldrb	r3, [r7, #23]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f004 f873 	bl	800667c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7ff ff5e 	bl	8002458 <I2Cx_Init>
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <TS_IO_Init+0x10>)
 80025aa:	f7ff ff55 	bl	8002458 <I2Cx_Init>
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	200003b8 	.word	0x200003b8

080025b8 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af02      	add	r7, sp, #8
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
 80025c2:	460b      	mov	r3, r1
 80025c4:	71bb      	strb	r3, [r7, #6]
 80025c6:	4613      	mov	r3, r2
 80025c8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80025ca:	79bb      	ldrb	r3, [r7, #6]
 80025cc:	b29a      	uxth	r2, r3
 80025ce:	79f9      	ldrb	r1, [r7, #7]
 80025d0:	2301      	movs	r3, #1
 80025d2:	9301      	str	r3, [sp, #4]
 80025d4:	1d7b      	adds	r3, r7, #5
 80025d6:	9300      	str	r3, [sp, #0]
 80025d8:	2301      	movs	r3, #1
 80025da:	4803      	ldr	r0, [pc, #12]	; (80025e8 <TS_IO_Write+0x30>)
 80025dc:	f7ff ffa5 	bl	800252a <I2Cx_WriteMultiple>
}
 80025e0:	bf00      	nop
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	200003b8 	.word	0x200003b8

080025ec <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af02      	add	r7, sp, #8
 80025f2:	4603      	mov	r3, r0
 80025f4:	460a      	mov	r2, r1
 80025f6:	71fb      	strb	r3, [r7, #7]
 80025f8:	4613      	mov	r3, r2
 80025fa:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80025fc:	2300      	movs	r3, #0
 80025fe:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002600:	79bb      	ldrb	r3, [r7, #6]
 8002602:	b29a      	uxth	r2, r3
 8002604:	79f9      	ldrb	r1, [r7, #7]
 8002606:	2301      	movs	r3, #1
 8002608:	9301      	str	r3, [sp, #4]
 800260a:	f107 030f 	add.w	r3, r7, #15
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	2301      	movs	r3, #1
 8002612:	4804      	ldr	r0, [pc, #16]	; (8002624 <TS_IO_Read+0x38>)
 8002614:	f7ff ff5c 	bl	80024d0 <I2Cx_ReadMultiple>

  return read_value;
 8002618:	7bfb      	ldrb	r3, [r7, #15]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	200003b8 	.word	0x200003b8

08002628 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f002 f95b 	bl	80048ec <HAL_Delay>
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8002644:	4b31      	ldr	r3, [pc, #196]	; (800270c <BSP_LCD_Init+0xcc>)
 8002646:	2228      	movs	r2, #40	; 0x28
 8002648:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 800264a:	4b30      	ldr	r3, [pc, #192]	; (800270c <BSP_LCD_Init+0xcc>)
 800264c:	2209      	movs	r2, #9
 800264e:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002650:	4b2e      	ldr	r3, [pc, #184]	; (800270c <BSP_LCD_Init+0xcc>)
 8002652:	2235      	movs	r2, #53	; 0x35
 8002654:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002656:	4b2d      	ldr	r3, [pc, #180]	; (800270c <BSP_LCD_Init+0xcc>)
 8002658:	220b      	movs	r2, #11
 800265a:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 800265c:	4b2b      	ldr	r3, [pc, #172]	; (800270c <BSP_LCD_Init+0xcc>)
 800265e:	f240 121b 	movw	r2, #283	; 0x11b
 8002662:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002664:	4b29      	ldr	r3, [pc, #164]	; (800270c <BSP_LCD_Init+0xcc>)
 8002666:	f240 2215 	movw	r2, #533	; 0x215
 800266a:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 800266c:	4b27      	ldr	r3, [pc, #156]	; (800270c <BSP_LCD_Init+0xcc>)
 800266e:	f240 121d 	movw	r2, #285	; 0x11d
 8002672:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8002674:	4b25      	ldr	r3, [pc, #148]	; (800270c <BSP_LCD_Init+0xcc>)
 8002676:	f240 2235 	movw	r2, #565	; 0x235
 800267a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 800267c:	2100      	movs	r1, #0
 800267e:	4823      	ldr	r0, [pc, #140]	; (800270c <BSP_LCD_Init+0xcc>)
 8002680:	f000 fd34 	bl	80030ec <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8002684:	4b21      	ldr	r3, [pc, #132]	; (800270c <BSP_LCD_Init+0xcc>)
 8002686:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800268a:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 800268c:	4b1f      	ldr	r3, [pc, #124]	; (800270c <BSP_LCD_Init+0xcc>)
 800268e:	f44f 7288 	mov.w	r2, #272	; 0x110
 8002692:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8002694:	4b1d      	ldr	r3, [pc, #116]	; (800270c <BSP_LCD_Init+0xcc>)
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 800269c:	4b1b      	ldr	r3, [pc, #108]	; (800270c <BSP_LCD_Init+0xcc>)
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 80026a4:	4b19      	ldr	r3, [pc, #100]	; (800270c <BSP_LCD_Init+0xcc>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80026ac:	4b17      	ldr	r3, [pc, #92]	; (800270c <BSP_LCD_Init+0xcc>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 80026b2:	4b16      	ldr	r3, [pc, #88]	; (800270c <BSP_LCD_Init+0xcc>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 80026b8:	4b14      	ldr	r3, [pc, #80]	; (800270c <BSP_LCD_Init+0xcc>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80026be:	4b13      	ldr	r3, [pc, #76]	; (800270c <BSP_LCD_Init+0xcc>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 80026c4:	4b11      	ldr	r3, [pc, #68]	; (800270c <BSP_LCD_Init+0xcc>)
 80026c6:	4a12      	ldr	r2, [pc, #72]	; (8002710 <BSP_LCD_Init+0xd0>)
 80026c8:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 80026ca:	4810      	ldr	r0, [pc, #64]	; (800270c <BSP_LCD_Init+0xcc>)
 80026cc:	f004 ff50 	bl	8007570 <HAL_LTDC_GetState>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d103      	bne.n	80026de <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 80026d6:	2100      	movs	r1, #0
 80026d8:	480c      	ldr	r0, [pc, #48]	; (800270c <BSP_LCD_Init+0xcc>)
 80026da:	f000 fc2d 	bl	8002f38 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 80026de:	480b      	ldr	r0, [pc, #44]	; (800270c <BSP_LCD_Init+0xcc>)
 80026e0:	f004 fd76 	bl	80071d0 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 80026e4:	2201      	movs	r2, #1
 80026e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026ea:	480a      	ldr	r0, [pc, #40]	; (8002714 <BSP_LCD_Init+0xd4>)
 80026ec:	f003 feea 	bl	80064c4 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 80026f0:	2201      	movs	r2, #1
 80026f2:	2108      	movs	r1, #8
 80026f4:	4808      	ldr	r0, [pc, #32]	; (8002718 <BSP_LCD_Init+0xd8>)
 80026f6:	f003 fee5 	bl	80064c4 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80026fa:	f000 fda3 	bl	8003244 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80026fe:	4807      	ldr	r0, [pc, #28]	; (800271c <BSP_LCD_Init+0xdc>)
 8002700:	f000 f8d8 	bl	80028b4 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	200086f8 	.word	0x200086f8
 8002710:	40016800 	.word	0x40016800
 8002714:	40022000 	.word	0x40022000
 8002718:	40022800 	.word	0x40022800
 800271c:	2000002c 	.word	0x2000002c

08002720 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002724:	4b06      	ldr	r3, [pc, #24]	; (8002740 <BSP_LCD_GetXSize+0x20>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a06      	ldr	r2, [pc, #24]	; (8002744 <BSP_LCD_GetXSize+0x24>)
 800272a:	2134      	movs	r1, #52	; 0x34
 800272c:	fb01 f303 	mul.w	r3, r1, r3
 8002730:	4413      	add	r3, r2
 8002732:	3360      	adds	r3, #96	; 0x60
 8002734:	681b      	ldr	r3, [r3, #0]
}
 8002736:	4618      	mov	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	20000444 	.word	0x20000444
 8002744:	200086f8 	.word	0x200086f8

08002748 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 800274c:	4b06      	ldr	r3, [pc, #24]	; (8002768 <BSP_LCD_GetYSize+0x20>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a06      	ldr	r2, [pc, #24]	; (800276c <BSP_LCD_GetYSize+0x24>)
 8002752:	2134      	movs	r1, #52	; 0x34
 8002754:	fb01 f303 	mul.w	r3, r1, r3
 8002758:	4413      	add	r3, r2
 800275a:	3364      	adds	r3, #100	; 0x64
 800275c:	681b      	ldr	r3, [r3, #0]
}
 800275e:	4618      	mov	r0, r3
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	20000444 	.word	0x20000444
 800276c:	200086f8 	.word	0x200086f8

08002770 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002770:	b580      	push	{r7, lr}
 8002772:	b090      	sub	sp, #64	; 0x40
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	6039      	str	r1, [r7, #0]
 800277a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002780:	f7ff ffce 	bl	8002720 <BSP_LCD_GetXSize>
 8002784:	4603      	mov	r3, r0
 8002786:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 800278c:	f7ff ffdc 	bl	8002748 <BSP_LCD_GetYSize>
 8002790:	4603      	mov	r3, r0
 8002792:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002794:	2300      	movs	r3, #0
 8002796:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 800279c:	23ff      	movs	r3, #255	; 0xff
 800279e:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 80027a0:	2300      	movs	r3, #0
 80027a2:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 80027a4:	2300      	movs	r3, #0
 80027a6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 80027aa:	2300      	movs	r3, #0
 80027ac:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80027b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80027ba:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80027bc:	2307      	movs	r3, #7
 80027be:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 80027c0:	f7ff ffae 	bl	8002720 <BSP_LCD_GetXSize>
 80027c4:	4603      	mov	r3, r0
 80027c6:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 80027c8:	f7ff ffbe 	bl	8002748 <BSP_LCD_GetYSize>
 80027cc:	4603      	mov	r3, r0
 80027ce:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 80027d0:	88fa      	ldrh	r2, [r7, #6]
 80027d2:	f107 030c 	add.w	r3, r7, #12
 80027d6:	4619      	mov	r1, r3
 80027d8:	4812      	ldr	r0, [pc, #72]	; (8002824 <BSP_LCD_LayerDefaultInit+0xb4>)
 80027da:	f004 fe8b 	bl	80074f4 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80027de:	88fa      	ldrh	r2, [r7, #6]
 80027e0:	4911      	ldr	r1, [pc, #68]	; (8002828 <BSP_LCD_LayerDefaultInit+0xb8>)
 80027e2:	4613      	mov	r3, r2
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	4413      	add	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	440b      	add	r3, r1
 80027ec:	3304      	adds	r3, #4
 80027ee:	f04f 32ff 	mov.w	r2, #4294967295
 80027f2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80027f4:	88fa      	ldrh	r2, [r7, #6]
 80027f6:	490c      	ldr	r1, [pc, #48]	; (8002828 <BSP_LCD_LayerDefaultInit+0xb8>)
 80027f8:	4613      	mov	r3, r2
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	4413      	add	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	3308      	adds	r3, #8
 8002804:	4a09      	ldr	r2, [pc, #36]	; (800282c <BSP_LCD_LayerDefaultInit+0xbc>)
 8002806:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002808:	88fa      	ldrh	r2, [r7, #6]
 800280a:	4907      	ldr	r1, [pc, #28]	; (8002828 <BSP_LCD_LayerDefaultInit+0xb8>)
 800280c:	4613      	mov	r3, r2
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	4413      	add	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800281a:	601a      	str	r2, [r3, #0]
}
 800281c:	bf00      	nop
 800281e:	3740      	adds	r7, #64	; 0x40
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	200086f8 	.word	0x200086f8
 8002828:	20000448 	.word	0x20000448
 800282c:	2000002c 	.word	0x2000002c

08002830 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002838:	4a04      	ldr	r2, [pc, #16]	; (800284c <BSP_LCD_SelectLayer+0x1c>)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6013      	str	r3, [r2, #0]
} 
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	20000444 	.word	0x20000444

08002850 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002858:	4b07      	ldr	r3, [pc, #28]	; (8002878 <BSP_LCD_SetTextColor+0x28>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4907      	ldr	r1, [pc, #28]	; (800287c <BSP_LCD_SetTextColor+0x2c>)
 800285e:	4613      	mov	r3, r2
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	4413      	add	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	440b      	add	r3, r1
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	601a      	str	r2, [r3, #0]
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	20000444 	.word	0x20000444
 800287c:	20000448 	.word	0x20000448

08002880 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002888:	4b08      	ldr	r3, [pc, #32]	; (80028ac <BSP_LCD_SetBackColor+0x2c>)
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	4908      	ldr	r1, [pc, #32]	; (80028b0 <BSP_LCD_SetBackColor+0x30>)
 800288e:	4613      	mov	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4413      	add	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	440b      	add	r3, r1
 8002898:	3304      	adds	r3, #4
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	601a      	str	r2, [r3, #0]
}
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	20000444 	.word	0x20000444
 80028b0:	20000448 	.word	0x20000448

080028b4 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 80028bc:	4b08      	ldr	r3, [pc, #32]	; (80028e0 <BSP_LCD_SetFont+0x2c>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4908      	ldr	r1, [pc, #32]	; (80028e4 <BSP_LCD_SetFont+0x30>)
 80028c2:	4613      	mov	r3, r2
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	4413      	add	r3, r2
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	440b      	add	r3, r1
 80028cc:	3308      	adds	r3, #8
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	601a      	str	r2, [r3, #0]
}
 80028d2:	bf00      	nop
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	20000444 	.word	0x20000444
 80028e4:	20000448 	.word	0x20000448

080028e8 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80028e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ea:	b085      	sub	sp, #20
 80028ec:	af02      	add	r7, sp, #8
 80028ee:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80028f0:	4b0f      	ldr	r3, [pc, #60]	; (8002930 <BSP_LCD_Clear+0x48>)
 80028f2:	681c      	ldr	r4, [r3, #0]
 80028f4:	4b0e      	ldr	r3, [pc, #56]	; (8002930 <BSP_LCD_Clear+0x48>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a0e      	ldr	r2, [pc, #56]	; (8002934 <BSP_LCD_Clear+0x4c>)
 80028fa:	2134      	movs	r1, #52	; 0x34
 80028fc:	fb01 f303 	mul.w	r3, r1, r3
 8002900:	4413      	add	r3, r2
 8002902:	335c      	adds	r3, #92	; 0x5c
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	461e      	mov	r6, r3
 8002908:	f7ff ff0a 	bl	8002720 <BSP_LCD_GetXSize>
 800290c:	4605      	mov	r5, r0
 800290e:	f7ff ff1b 	bl	8002748 <BSP_LCD_GetYSize>
 8002912:	4602      	mov	r2, r0
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	9301      	str	r3, [sp, #4]
 8002918:	2300      	movs	r3, #0
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	4613      	mov	r3, r2
 800291e:	462a      	mov	r2, r5
 8002920:	4631      	mov	r1, r6
 8002922:	4620      	mov	r0, r4
 8002924:	f000 fbfe 	bl	8003124 <LL_FillBuffer>
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002930:	20000444 	.word	0x20000444
 8002934:	200086f8 	.word	0x200086f8

08002938 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002938:	b5b0      	push	{r4, r5, r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af02      	add	r7, sp, #8
 800293e:	4603      	mov	r3, r0
 8002940:	80fb      	strh	r3, [r7, #6]
 8002942:	460b      	mov	r3, r1
 8002944:	80bb      	strh	r3, [r7, #4]
 8002946:	4613      	mov	r3, r2
 8002948:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 800294a:	2300      	movs	r3, #0
 800294c:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800294e:	4b26      	ldr	r3, [pc, #152]	; (80029e8 <BSP_LCD_DrawHLine+0xb0>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a26      	ldr	r2, [pc, #152]	; (80029ec <BSP_LCD_DrawHLine+0xb4>)
 8002954:	2134      	movs	r1, #52	; 0x34
 8002956:	fb01 f303 	mul.w	r3, r1, r3
 800295a:	4413      	add	r3, r2
 800295c:	3348      	adds	r3, #72	; 0x48
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2b02      	cmp	r3, #2
 8002962:	d114      	bne.n	800298e <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002964:	4b20      	ldr	r3, [pc, #128]	; (80029e8 <BSP_LCD_DrawHLine+0xb0>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a20      	ldr	r2, [pc, #128]	; (80029ec <BSP_LCD_DrawHLine+0xb4>)
 800296a:	2134      	movs	r1, #52	; 0x34
 800296c:	fb01 f303 	mul.w	r3, r1, r3
 8002970:	4413      	add	r3, r2
 8002972:	335c      	adds	r3, #92	; 0x5c
 8002974:	681c      	ldr	r4, [r3, #0]
 8002976:	f7ff fed3 	bl	8002720 <BSP_LCD_GetXSize>
 800297a:	4602      	mov	r2, r0
 800297c:	88bb      	ldrh	r3, [r7, #4]
 800297e:	fb03 f202 	mul.w	r2, r3, r2
 8002982:	88fb      	ldrh	r3, [r7, #6]
 8002984:	4413      	add	r3, r2
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	4423      	add	r3, r4
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	e013      	b.n	80029b6 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800298e:	4b16      	ldr	r3, [pc, #88]	; (80029e8 <BSP_LCD_DrawHLine+0xb0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a16      	ldr	r2, [pc, #88]	; (80029ec <BSP_LCD_DrawHLine+0xb4>)
 8002994:	2134      	movs	r1, #52	; 0x34
 8002996:	fb01 f303 	mul.w	r3, r1, r3
 800299a:	4413      	add	r3, r2
 800299c:	335c      	adds	r3, #92	; 0x5c
 800299e:	681c      	ldr	r4, [r3, #0]
 80029a0:	f7ff febe 	bl	8002720 <BSP_LCD_GetXSize>
 80029a4:	4602      	mov	r2, r0
 80029a6:	88bb      	ldrh	r3, [r7, #4]
 80029a8:	fb03 f202 	mul.w	r2, r3, r2
 80029ac:	88fb      	ldrh	r3, [r7, #6]
 80029ae:	4413      	add	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	4423      	add	r3, r4
 80029b4:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80029b6:	4b0c      	ldr	r3, [pc, #48]	; (80029e8 <BSP_LCD_DrawHLine+0xb0>)
 80029b8:	6818      	ldr	r0, [r3, #0]
 80029ba:	68f9      	ldr	r1, [r7, #12]
 80029bc:	887c      	ldrh	r4, [r7, #2]
 80029be:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <BSP_LCD_DrawHLine+0xb0>)
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	4d0b      	ldr	r5, [pc, #44]	; (80029f0 <BSP_LCD_DrawHLine+0xb8>)
 80029c4:	4613      	mov	r3, r2
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	4413      	add	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	442b      	add	r3, r5
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	9301      	str	r3, [sp, #4]
 80029d2:	2300      	movs	r3, #0
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	2301      	movs	r3, #1
 80029d8:	4622      	mov	r2, r4
 80029da:	f000 fba3 	bl	8003124 <LL_FillBuffer>
}
 80029de:	bf00      	nop
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bdb0      	pop	{r4, r5, r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000444 	.word	0x20000444
 80029ec:	200086f8 	.word	0x200086f8
 80029f0:	20000448 	.word	0x20000448

080029f4 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 80029f4:	b590      	push	{r4, r7, lr}
 80029f6:	b087      	sub	sp, #28
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	4603      	mov	r3, r0
 80029fc:	80fb      	strh	r3, [r7, #6]
 80029fe:	460b      	mov	r3, r1
 8002a00:	80bb      	strh	r3, [r7, #4]
 8002a02:	4613      	mov	r3, r2
 8002a04:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8002a06:	887b      	ldrh	r3, [r7, #2]
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	f1c3 0303 	rsb	r3, r3, #3
 8002a0e:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8002a10:	2300      	movs	r3, #0
 8002a12:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002a14:	887b      	ldrh	r3, [r7, #2]
 8002a16:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 8002a18:	e0c7      	b.n	8002baa <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	88fb      	ldrh	r3, [r7, #6]
 8002a20:	4413      	add	r3, r2
 8002a22:	b298      	uxth	r0, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	88ba      	ldrh	r2, [r7, #4]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	b299      	uxth	r1, r3
 8002a2e:	4b64      	ldr	r3, [pc, #400]	; (8002bc0 <BSP_LCD_DrawCircle+0x1cc>)
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	4c64      	ldr	r4, [pc, #400]	; (8002bc4 <BSP_LCD_DrawCircle+0x1d0>)
 8002a34:	4613      	mov	r3, r2
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4423      	add	r3, r4
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	461a      	mov	r2, r3
 8002a42:	f000 f8c1 	bl	8002bc8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	88fa      	ldrh	r2, [r7, #6]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	b298      	uxth	r0, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	88ba      	ldrh	r2, [r7, #4]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	b299      	uxth	r1, r3
 8002a5a:	4b59      	ldr	r3, [pc, #356]	; (8002bc0 <BSP_LCD_DrawCircle+0x1cc>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	4c59      	ldr	r4, [pc, #356]	; (8002bc4 <BSP_LCD_DrawCircle+0x1d0>)
 8002a60:	4613      	mov	r3, r2
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4423      	add	r3, r4
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	f000 f8ab 	bl	8002bc8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	88fb      	ldrh	r3, [r7, #6]
 8002a78:	4413      	add	r3, r2
 8002a7a:	b298      	uxth	r0, r3
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	88ba      	ldrh	r2, [r7, #4]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	b299      	uxth	r1, r3
 8002a86:	4b4e      	ldr	r3, [pc, #312]	; (8002bc0 <BSP_LCD_DrawCircle+0x1cc>)
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	4c4e      	ldr	r4, [pc, #312]	; (8002bc4 <BSP_LCD_DrawCircle+0x1d0>)
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	4413      	add	r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4423      	add	r3, r4
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	461a      	mov	r2, r3
 8002a9a:	f000 f895 	bl	8002bc8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	88fa      	ldrh	r2, [r7, #6]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	b298      	uxth	r0, r3
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	88ba      	ldrh	r2, [r7, #4]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	b299      	uxth	r1, r3
 8002ab2:	4b43      	ldr	r3, [pc, #268]	; (8002bc0 <BSP_LCD_DrawCircle+0x1cc>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	4c43      	ldr	r4, [pc, #268]	; (8002bc4 <BSP_LCD_DrawCircle+0x1d0>)
 8002ab8:	4613      	mov	r3, r2
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	4413      	add	r3, r2
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	4423      	add	r3, r4
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	f000 f87f 	bl	8002bc8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	88fb      	ldrh	r3, [r7, #6]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	b298      	uxth	r0, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	88bb      	ldrh	r3, [r7, #4]
 8002ada:	4413      	add	r3, r2
 8002adc:	b299      	uxth	r1, r3
 8002ade:	4b38      	ldr	r3, [pc, #224]	; (8002bc0 <BSP_LCD_DrawCircle+0x1cc>)
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	4c38      	ldr	r4, [pc, #224]	; (8002bc4 <BSP_LCD_DrawCircle+0x1d0>)
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	4413      	add	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4423      	add	r3, r4
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	461a      	mov	r2, r3
 8002af2:	f000 f869 	bl	8002bc8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	88fa      	ldrh	r2, [r7, #6]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	b298      	uxth	r0, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	88bb      	ldrh	r3, [r7, #4]
 8002b06:	4413      	add	r3, r2
 8002b08:	b299      	uxth	r1, r3
 8002b0a:	4b2d      	ldr	r3, [pc, #180]	; (8002bc0 <BSP_LCD_DrawCircle+0x1cc>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	4c2d      	ldr	r4, [pc, #180]	; (8002bc4 <BSP_LCD_DrawCircle+0x1d0>)
 8002b10:	4613      	mov	r3, r2
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	4413      	add	r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	4423      	add	r3, r4
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	f000 f853 	bl	8002bc8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	88fb      	ldrh	r3, [r7, #6]
 8002b28:	4413      	add	r3, r2
 8002b2a:	b298      	uxth	r0, r3
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	88bb      	ldrh	r3, [r7, #4]
 8002b32:	4413      	add	r3, r2
 8002b34:	b299      	uxth	r1, r3
 8002b36:	4b22      	ldr	r3, [pc, #136]	; (8002bc0 <BSP_LCD_DrawCircle+0x1cc>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	4c22      	ldr	r4, [pc, #136]	; (8002bc4 <BSP_LCD_DrawCircle+0x1d0>)
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	4413      	add	r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4423      	add	r3, r4
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	f000 f83d 	bl	8002bc8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	88fa      	ldrh	r2, [r7, #6]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	b298      	uxth	r0, r3
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	88bb      	ldrh	r3, [r7, #4]
 8002b5e:	4413      	add	r3, r2
 8002b60:	b299      	uxth	r1, r3
 8002b62:	4b17      	ldr	r3, [pc, #92]	; (8002bc0 <BSP_LCD_DrawCircle+0x1cc>)
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	4c17      	ldr	r4, [pc, #92]	; (8002bc4 <BSP_LCD_DrawCircle+0x1d0>)
 8002b68:	4613      	mov	r3, r2
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	4413      	add	r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	4423      	add	r3, r4
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	461a      	mov	r2, r3
 8002b76:	f000 f827 	bl	8002bc8 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	da06      	bge.n	8002b8e <BSP_LCD_DrawCircle+0x19a>
    { 
      decision += (current_x << 2) + 6;
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	009a      	lsls	r2, r3, #2
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	4413      	add	r3, r2
 8002b88:	3306      	adds	r3, #6
 8002b8a:	617b      	str	r3, [r7, #20]
 8002b8c:	e00a      	b.n	8002ba4 <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	009a      	lsls	r2, r3, #2
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	4413      	add	r3, r2
 8002b9a:	330a      	adds	r3, #10
 8002b9c:	617b      	str	r3, [r7, #20]
      current_y--;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	f67f af33 	bls.w	8002a1a <BSP_LCD_DrawCircle+0x26>
  } 
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	371c      	adds	r7, #28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd90      	pop	{r4, r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	20000444 	.word	0x20000444
 8002bc4:	20000448 	.word	0x20000448

08002bc8 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002bc8:	b5b0      	push	{r4, r5, r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	4603      	mov	r3, r0
 8002bd0:	603a      	str	r2, [r7, #0]
 8002bd2:	80fb      	strh	r3, [r7, #6]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002bd8:	4b1d      	ldr	r3, [pc, #116]	; (8002c50 <BSP_LCD_DrawPixel+0x88>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a1d      	ldr	r2, [pc, #116]	; (8002c54 <BSP_LCD_DrawPixel+0x8c>)
 8002bde:	2134      	movs	r1, #52	; 0x34
 8002be0:	fb01 f303 	mul.w	r3, r1, r3
 8002be4:	4413      	add	r3, r2
 8002be6:	3348      	adds	r3, #72	; 0x48
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d116      	bne.n	8002c1c <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8002bee:	4b18      	ldr	r3, [pc, #96]	; (8002c50 <BSP_LCD_DrawPixel+0x88>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a18      	ldr	r2, [pc, #96]	; (8002c54 <BSP_LCD_DrawPixel+0x8c>)
 8002bf4:	2134      	movs	r1, #52	; 0x34
 8002bf6:	fb01 f303 	mul.w	r3, r1, r3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	335c      	adds	r3, #92	; 0x5c
 8002bfe:	681c      	ldr	r4, [r3, #0]
 8002c00:	88bd      	ldrh	r5, [r7, #4]
 8002c02:	f7ff fd8d 	bl	8002720 <BSP_LCD_GetXSize>
 8002c06:	4603      	mov	r3, r0
 8002c08:	fb03 f205 	mul.w	r2, r3, r5
 8002c0c:	88fb      	ldrh	r3, [r7, #6]
 8002c0e:	4413      	add	r3, r2
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	4423      	add	r3, r4
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	b292      	uxth	r2, r2
 8002c18:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8002c1a:	e015      	b.n	8002c48 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002c1c:	4b0c      	ldr	r3, [pc, #48]	; (8002c50 <BSP_LCD_DrawPixel+0x88>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a0c      	ldr	r2, [pc, #48]	; (8002c54 <BSP_LCD_DrawPixel+0x8c>)
 8002c22:	2134      	movs	r1, #52	; 0x34
 8002c24:	fb01 f303 	mul.w	r3, r1, r3
 8002c28:	4413      	add	r3, r2
 8002c2a:	335c      	adds	r3, #92	; 0x5c
 8002c2c:	681c      	ldr	r4, [r3, #0]
 8002c2e:	88bd      	ldrh	r5, [r7, #4]
 8002c30:	f7ff fd76 	bl	8002720 <BSP_LCD_GetXSize>
 8002c34:	4603      	mov	r3, r0
 8002c36:	fb03 f205 	mul.w	r2, r3, r5
 8002c3a:	88fb      	ldrh	r3, [r7, #6]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4423      	add	r3, r4
 8002c42:	461a      	mov	r2, r3
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	6013      	str	r3, [r2, #0]
}
 8002c48:	bf00      	nop
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c50:	20000444 	.word	0x20000444
 8002c54:	200086f8 	.word	0x200086f8

08002c58 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 8002c58:	b590      	push	{r4, r7, lr}
 8002c5a:	b08b      	sub	sp, #44	; 0x2c
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8002c64:	2300      	movs	r3, #0
 8002c66:	627b      	str	r3, [r7, #36]	; 0x24
 8002c68:	2300      	movs	r3, #0
 8002c6a:	61bb      	str	r3, [r7, #24]
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]
 8002c70:	2300      	movs	r3, #0
 8002c72:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 8002c74:	2300      	movs	r3, #0
 8002c76:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	330a      	adds	r3, #10
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	330b      	adds	r3, #11
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	021b      	lsls	r3, r3, #8
 8002c88:	441a      	add	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	330c      	adds	r3, #12
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	041b      	lsls	r3, r3, #16
 8002c92:	441a      	add	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	330d      	adds	r3, #13
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	061b      	lsls	r3, r3, #24
 8002c9c:	4413      	add	r3, r2
 8002c9e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3312      	adds	r3, #18
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	3313      	adds	r3, #19
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	021b      	lsls	r3, r3, #8
 8002cb0:	441a      	add	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3314      	adds	r3, #20
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	041b      	lsls	r3, r3, #16
 8002cba:	441a      	add	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3315      	adds	r3, #21
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	061b      	lsls	r3, r3, #24
 8002cc4:	4413      	add	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	3316      	adds	r3, #22
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3317      	adds	r3, #23
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	021b      	lsls	r3, r3, #8
 8002cd8:	441a      	add	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	3318      	adds	r3, #24
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	041b      	lsls	r3, r3, #16
 8002ce2:	441a      	add	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3319      	adds	r3, #25
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	061b      	lsls	r3, r3, #24
 8002cec:	4413      	add	r3, r2
 8002cee:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	331c      	adds	r3, #28
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	331d      	adds	r3, #29
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	021b      	lsls	r3, r3, #8
 8002d00:	4413      	add	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8002d04:	4b2b      	ldr	r3, [pc, #172]	; (8002db4 <BSP_LCD_DrawBitmap+0x15c>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a2b      	ldr	r2, [pc, #172]	; (8002db8 <BSP_LCD_DrawBitmap+0x160>)
 8002d0a:	2134      	movs	r1, #52	; 0x34
 8002d0c:	fb01 f303 	mul.w	r3, r1, r3
 8002d10:	4413      	add	r3, r2
 8002d12:	335c      	adds	r3, #92	; 0x5c
 8002d14:	681c      	ldr	r4, [r3, #0]
 8002d16:	f7ff fd03 	bl	8002720 <BSP_LCD_GetXSize>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	fb03 f202 	mul.w	r2, r3, r2
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4413      	add	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4423      	add	r3, r4
 8002d2a:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	3b20      	subs	r3, #32
 8002d30:	2b07      	cmp	r3, #7
 8002d32:	d802      	bhi.n	8002d3a <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 8002d34:	2300      	movs	r3, #0
 8002d36:	61fb      	str	r3, [r7, #28]
 8002d38:	e008      	b.n	8002d4c <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	3b10      	subs	r3, #16
 8002d3e:	2b07      	cmp	r3, #7
 8002d40:	d802      	bhi.n	8002d48 <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 8002d42:	2302      	movs	r3, #2
 8002d44:	61fb      	str	r3, [r7, #28]
 8002d46:	e001      	b.n	8002d4c <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	fb02 f303 	mul.w	r3, r2, r3
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	08d2      	lsrs	r2, r2, #3
 8002d5a:	fb02 f203 	mul.w	r2, r2, r3
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d60:	4413      	add	r3, r2
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	4413      	add	r3, r2
 8002d66:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8002d68:	2300      	movs	r3, #0
 8002d6a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d6c:	e018      	b.n	8002da0 <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 8002d6e:	6a39      	ldr	r1, [r7, #32]
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 fa21 	bl	80031bc <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 8002d7a:	f7ff fcd1 	bl	8002720 <BSP_LCD_GetXSize>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	6a3a      	ldr	r2, [r7, #32]
 8002d84:	4413      	add	r3, r2
 8002d86:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	08db      	lsrs	r3, r3, #3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	fb02 f303 	mul.w	r3, r2, r3
 8002d92:	425b      	negs	r3, r3
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	4413      	add	r3, r2
 8002d98:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d3e2      	bcc.n	8002d6e <BSP_LCD_DrawBitmap+0x116>
  } 
}
 8002da8:	bf00      	nop
 8002daa:	bf00      	nop
 8002dac:	372c      	adds	r7, #44	; 0x2c
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd90      	pop	{r4, r7, pc}
 8002db2:	bf00      	nop
 8002db4:	20000444 	.word	0x20000444
 8002db8:	200086f8 	.word	0x200086f8

08002dbc <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b086      	sub	sp, #24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	80fb      	strh	r3, [r7, #6]
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	80bb      	strh	r3, [r7, #4]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8002dce:	887b      	ldrh	r3, [r7, #2]
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	f1c3 0303 	rsb	r3, r3, #3
 8002dd6:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002ddc:	887b      	ldrh	r3, [r7, #2]
 8002dde:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002de0:	4b44      	ldr	r3, [pc, #272]	; (8002ef4 <BSP_LCD_FillCircle+0x138>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	4944      	ldr	r1, [pc, #272]	; (8002ef8 <BSP_LCD_FillCircle+0x13c>)
 8002de6:	4613      	mov	r3, r2
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	4413      	add	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	440b      	add	r3, r1
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff fd2c 	bl	8002850 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8002df8:	e061      	b.n	8002ebe <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d021      	beq.n	8002e44 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	88fa      	ldrh	r2, [r7, #6]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	b298      	uxth	r0, r3
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	88bb      	ldrh	r3, [r7, #4]
 8002e10:	4413      	add	r3, r2
 8002e12:	b299      	uxth	r1, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	f7ff fd8b 	bl	8002938 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	88fa      	ldrh	r2, [r7, #6]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	b298      	uxth	r0, r3
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	88ba      	ldrh	r2, [r7, #4]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	b299      	uxth	r1, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	461a      	mov	r2, r3
 8002e40:	f7ff fd7a 	bl	8002938 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d021      	beq.n	8002e8e <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	88fa      	ldrh	r2, [r7, #6]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	b298      	uxth	r0, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	88ba      	ldrh	r2, [r7, #4]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	b299      	uxth	r1, r3
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	f7ff fd66 	bl	8002938 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	88fa      	ldrh	r2, [r7, #6]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	b298      	uxth	r0, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	88bb      	ldrh	r3, [r7, #4]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	b299      	uxth	r1, r3
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	461a      	mov	r2, r3
 8002e8a:	f7ff fd55 	bl	8002938 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	da06      	bge.n	8002ea2 <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	009a      	lsls	r2, r3, #2
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	3306      	adds	r3, #6
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	e00a      	b.n	8002eb8 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	009a      	lsls	r2, r3, #2
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	4413      	add	r3, r2
 8002eae:	330a      	adds	r3, #10
 8002eb0:	617b      	str	r3, [r7, #20]
      current_y--;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	3301      	adds	r3, #1
 8002ebc:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d999      	bls.n	8002dfa <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <BSP_LCD_FillCircle+0x138>)
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	490b      	ldr	r1, [pc, #44]	; (8002ef8 <BSP_LCD_FillCircle+0x13c>)
 8002ecc:	4613      	mov	r3, r2
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	4413      	add	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff fcb9 	bl	8002850 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8002ede:	887a      	ldrh	r2, [r7, #2]
 8002ee0:	88b9      	ldrh	r1, [r7, #4]
 8002ee2:	88fb      	ldrh	r3, [r7, #6]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff fd85 	bl	80029f4 <BSP_LCD_DrawCircle>
}
 8002eea:	bf00      	nop
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	20000444 	.word	0x20000444
 8002ef8:	20000448 	.word	0x20000448

08002efc <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8002f00:	4b0a      	ldr	r3, [pc, #40]	; (8002f2c <BSP_LCD_DisplayOn+0x30>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	699a      	ldr	r2, [r3, #24]
 8002f06:	4b09      	ldr	r3, [pc, #36]	; (8002f2c <BSP_LCD_DisplayOn+0x30>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 0201 	orr.w	r2, r2, #1
 8002f0e:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8002f10:	2201      	movs	r2, #1
 8002f12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f16:	4806      	ldr	r0, [pc, #24]	; (8002f30 <BSP_LCD_DisplayOn+0x34>)
 8002f18:	f003 fad4 	bl	80064c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	2108      	movs	r1, #8
 8002f20:	4804      	ldr	r0, [pc, #16]	; (8002f34 <BSP_LCD_DisplayOn+0x38>)
 8002f22:	f003 facf 	bl	80064c4 <HAL_GPIO_WritePin>
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	200086f8 	.word	0x200086f8
 8002f30:	40022000 	.word	0x40022000
 8002f34:	40022800 	.word	0x40022800

08002f38 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b090      	sub	sp, #64	; 0x40
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002f42:	4b64      	ldr	r3, [pc, #400]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f46:	4a63      	ldr	r2, [pc, #396]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f4e:	4b61      	ldr	r3, [pc, #388]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f56:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002f5a:	4b5e      	ldr	r3, [pc, #376]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5e:	4a5d      	ldr	r2, [pc, #372]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f60:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f64:	6313      	str	r3, [r2, #48]	; 0x30
 8002f66:	4b5b      	ldr	r3, [pc, #364]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8002f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f72:	4b58      	ldr	r3, [pc, #352]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	4a57      	ldr	r2, [pc, #348]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f78:	f043 0310 	orr.w	r3, r3, #16
 8002f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f7e:	4b55      	ldr	r3, [pc, #340]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f82:	f003 0310 	and.w	r3, r3, #16
 8002f86:	623b      	str	r3, [r7, #32]
 8002f88:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002f8a:	4b52      	ldr	r3, [pc, #328]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8e:	4a51      	ldr	r2, [pc, #324]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f94:	6313      	str	r3, [r2, #48]	; 0x30
 8002f96:	4b4f      	ldr	r3, [pc, #316]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f9e:	61fb      	str	r3, [r7, #28]
 8002fa0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002fa2:	4b4c      	ldr	r3, [pc, #304]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	4a4b      	ldr	r2, [pc, #300]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fac:	6313      	str	r3, [r2, #48]	; 0x30
 8002fae:	4b49      	ldr	r3, [pc, #292]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb6:	61bb      	str	r3, [r7, #24]
 8002fb8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002fba:	4b46      	ldr	r3, [pc, #280]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	4a45      	ldr	r2, [pc, #276]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fc0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fc6:	4b43      	ldr	r3, [pc, #268]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fce:	617b      	str	r3, [r7, #20]
 8002fd0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8002fd2:	4b40      	ldr	r3, [pc, #256]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	4a3f      	ldr	r2, [pc, #252]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fd8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fde:	4b3d      	ldr	r3, [pc, #244]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fe6:	613b      	str	r3, [r7, #16]
 8002fe8:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8002fea:	4b3a      	ldr	r3, [pc, #232]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	4a39      	ldr	r2, [pc, #228]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff6:	4b37      	ldr	r3, [pc, #220]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8003002:	4b34      	ldr	r3, [pc, #208]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	4a33      	ldr	r2, [pc, #204]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8003008:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800300c:	6313      	str	r3, [r2, #48]	; 0x30
 800300e:	4b31      	ldr	r3, [pc, #196]	; (80030d4 <BSP_LCD_MspInit+0x19c>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003016:	60bb      	str	r3, [r7, #8]
 8003018:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 800301a:	2310      	movs	r3, #16
 800301c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800301e:	2302      	movs	r3, #2
 8003020:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8003022:	2300      	movs	r3, #0
 8003024:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003026:	2302      	movs	r3, #2
 8003028:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 800302a:	230e      	movs	r3, #14
 800302c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800302e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003032:	4619      	mov	r1, r3
 8003034:	4828      	ldr	r0, [pc, #160]	; (80030d8 <BSP_LCD_MspInit+0x1a0>)
 8003036:	f002 ff8d 	bl	8005f54 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 800303a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800303e:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003040:	2302      	movs	r3, #2
 8003042:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8003044:	2309      	movs	r3, #9
 8003046:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003048:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800304c:	4619      	mov	r1, r3
 800304e:	4823      	ldr	r0, [pc, #140]	; (80030dc <BSP_LCD_MspInit+0x1a4>)
 8003050:	f002 ff80 	bl	8005f54 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8003054:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 8003058:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800305a:	2302      	movs	r3, #2
 800305c:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800305e:	230e      	movs	r3, #14
 8003060:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8003062:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003066:	4619      	mov	r1, r3
 8003068:	481d      	ldr	r0, [pc, #116]	; (80030e0 <BSP_LCD_MspInit+0x1a8>)
 800306a:	f002 ff73 	bl	8005f54 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 800306e:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003072:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003074:	2302      	movs	r3, #2
 8003076:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003078:	230e      	movs	r3, #14
 800307a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 800307c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003080:	4619      	mov	r1, r3
 8003082:	4818      	ldr	r0, [pc, #96]	; (80030e4 <BSP_LCD_MspInit+0x1ac>)
 8003084:	f002 ff66 	bl	8005f54 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8003088:	23f7      	movs	r3, #247	; 0xf7
 800308a:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800308c:	2302      	movs	r3, #2
 800308e:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003090:	230e      	movs	r3, #14
 8003092:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8003094:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003098:	4619      	mov	r1, r3
 800309a:	4813      	ldr	r0, [pc, #76]	; (80030e8 <BSP_LCD_MspInit+0x1b0>)
 800309c:	f002 ff5a 	bl	8005f54 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 80030a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80030a6:	2301      	movs	r3, #1
 80030a8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 80030aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80030ae:	4619      	mov	r1, r3
 80030b0:	480b      	ldr	r0, [pc, #44]	; (80030e0 <BSP_LCD_MspInit+0x1a8>)
 80030b2:	f002 ff4f 	bl	8005f54 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 80030b6:	2308      	movs	r3, #8
 80030b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80030ba:	2301      	movs	r3, #1
 80030bc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80030be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80030c2:	4619      	mov	r1, r3
 80030c4:	4808      	ldr	r0, [pc, #32]	; (80030e8 <BSP_LCD_MspInit+0x1b0>)
 80030c6:	f002 ff45 	bl	8005f54 <HAL_GPIO_Init>
}
 80030ca:	bf00      	nop
 80030cc:	3740      	adds	r7, #64	; 0x40
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	40023800 	.word	0x40023800
 80030d8:	40021000 	.word	0x40021000
 80030dc:	40021800 	.word	0x40021800
 80030e0:	40022000 	.word	0x40022000
 80030e4:	40022400 	.word	0x40022400
 80030e8:	40022800 	.word	0x40022800

080030ec <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80030f6:	4b0a      	ldr	r3, [pc, #40]	; (8003120 <BSP_LCD_ClockConfig+0x34>)
 80030f8:	2208      	movs	r2, #8
 80030fa:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 80030fc:	4b08      	ldr	r3, [pc, #32]	; (8003120 <BSP_LCD_ClockConfig+0x34>)
 80030fe:	22c0      	movs	r2, #192	; 0xc0
 8003100:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8003102:	4b07      	ldr	r3, [pc, #28]	; (8003120 <BSP_LCD_ClockConfig+0x34>)
 8003104:	2205      	movs	r2, #5
 8003106:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8003108:	4b05      	ldr	r3, [pc, #20]	; (8003120 <BSP_LCD_ClockConfig+0x34>)
 800310a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800310e:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8003110:	4803      	ldr	r0, [pc, #12]	; (8003120 <BSP_LCD_ClockConfig+0x34>)
 8003112:	f005 f8e1 	bl	80082d8 <HAL_RCCEx_PeriphCLKConfig>
}
 8003116:	bf00      	nop
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20000460 	.word	0x20000460

08003124 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af02      	add	r7, sp, #8
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
 8003130:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8003132:	4b1e      	ldr	r3, [pc, #120]	; (80031ac <LL_FillBuffer+0x88>)
 8003134:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003138:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800313a:	4b1d      	ldr	r3, [pc, #116]	; (80031b0 <LL_FillBuffer+0x8c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a1d      	ldr	r2, [pc, #116]	; (80031b4 <LL_FillBuffer+0x90>)
 8003140:	2134      	movs	r1, #52	; 0x34
 8003142:	fb01 f303 	mul.w	r3, r1, r3
 8003146:	4413      	add	r3, r2
 8003148:	3348      	adds	r3, #72	; 0x48
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2b02      	cmp	r3, #2
 800314e:	d103      	bne.n	8003158 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8003150:	4b16      	ldr	r3, [pc, #88]	; (80031ac <LL_FillBuffer+0x88>)
 8003152:	2202      	movs	r2, #2
 8003154:	609a      	str	r2, [r3, #8]
 8003156:	e002      	b.n	800315e <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003158:	4b14      	ldr	r3, [pc, #80]	; (80031ac <LL_FillBuffer+0x88>)
 800315a:	2200      	movs	r2, #0
 800315c:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 800315e:	4a13      	ldr	r2, [pc, #76]	; (80031ac <LL_FillBuffer+0x88>)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8003164:	4b11      	ldr	r3, [pc, #68]	; (80031ac <LL_FillBuffer+0x88>)
 8003166:	4a14      	ldr	r2, [pc, #80]	; (80031b8 <LL_FillBuffer+0x94>)
 8003168:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 800316a:	4810      	ldr	r0, [pc, #64]	; (80031ac <LL_FillBuffer+0x88>)
 800316c:	f002 fb56 	bl	800581c <HAL_DMA2D_Init>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d115      	bne.n	80031a2 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8003176:	68f9      	ldr	r1, [r7, #12]
 8003178:	480c      	ldr	r0, [pc, #48]	; (80031ac <LL_FillBuffer+0x88>)
 800317a:	f002 fdbd 	bl	8005cf8 <HAL_DMA2D_ConfigLayer>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10e      	bne.n	80031a2 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003184:	68ba      	ldr	r2, [r7, #8]
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	9300      	str	r3, [sp, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69f9      	ldr	r1, [r7, #28]
 800318e:	4807      	ldr	r0, [pc, #28]	; (80031ac <LL_FillBuffer+0x88>)
 8003190:	f002 fb8e 	bl	80058b0 <HAL_DMA2D_Start>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d103      	bne.n	80031a2 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 800319a:	210a      	movs	r1, #10
 800319c:	4803      	ldr	r0, [pc, #12]	; (80031ac <LL_FillBuffer+0x88>)
 800319e:	f002 fbb2 	bl	8005906 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80031a2:	bf00      	nop
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	20000404 	.word	0x20000404
 80031b0:	20000444 	.word	0x20000444
 80031b4:	200086f8 	.word	0x200086f8
 80031b8:	4002b000 	.word	0x4002b000

080031bc <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af02      	add	r7, sp, #8
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
 80031c8:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 80031ca:	4b1c      	ldr	r3, [pc, #112]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 80031cc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031d0:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80031d2:	4b1a      	ldr	r3, [pc, #104]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 80031d8:	4b18      	ldr	r3, [pc, #96]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 80031da:	2200      	movs	r2, #0
 80031dc:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80031de:	4b17      	ldr	r3, [pc, #92]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	631a      	str	r2, [r3, #48]	; 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 80031e4:	4b15      	ldr	r3, [pc, #84]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 80031e6:	22ff      	movs	r2, #255	; 0xff
 80031e8:	635a      	str	r2, [r3, #52]	; 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 80031ea:	4a14      	ldr	r2, [pc, #80]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	62d3      	str	r3, [r2, #44]	; 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 80031f0:	4b12      	ldr	r3, [pc, #72]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	629a      	str	r2, [r3, #40]	; 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 80031f6:	4b11      	ldr	r3, [pc, #68]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 80031f8:	4a11      	ldr	r2, [pc, #68]	; (8003240 <LL_ConvertLineToARGB8888+0x84>)
 80031fa:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80031fc:	480f      	ldr	r0, [pc, #60]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 80031fe:	f002 fb0d 	bl	800581c <HAL_DMA2D_Init>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d115      	bne.n	8003234 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 8003208:	2101      	movs	r1, #1
 800320a:	480c      	ldr	r0, [pc, #48]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 800320c:	f002 fd74 	bl	8005cf8 <HAL_DMA2D_ConfigLayer>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d10e      	bne.n	8003234 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8003216:	68f9      	ldr	r1, [r7, #12]
 8003218:	68ba      	ldr	r2, [r7, #8]
 800321a:	2301      	movs	r3, #1
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4806      	ldr	r0, [pc, #24]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 8003222:	f002 fb45 	bl	80058b0 <HAL_DMA2D_Start>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d103      	bne.n	8003234 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 800322c:	210a      	movs	r1, #10
 800322e:	4803      	ldr	r0, [pc, #12]	; (800323c <LL_ConvertLineToARGB8888+0x80>)
 8003230:	f002 fb69 	bl	8005906 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003234:	bf00      	nop
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	20000404 	.word	0x20000404
 8003240:	4002b000 	.word	0x4002b000

08003244 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003248:	4b29      	ldr	r3, [pc, #164]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 800324a:	4a2a      	ldr	r2, [pc, #168]	; (80032f4 <BSP_SDRAM_Init+0xb0>)
 800324c:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 800324e:	4b2a      	ldr	r3, [pc, #168]	; (80032f8 <BSP_SDRAM_Init+0xb4>)
 8003250:	2202      	movs	r2, #2
 8003252:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8003254:	4b28      	ldr	r3, [pc, #160]	; (80032f8 <BSP_SDRAM_Init+0xb4>)
 8003256:	2207      	movs	r2, #7
 8003258:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 800325a:	4b27      	ldr	r3, [pc, #156]	; (80032f8 <BSP_SDRAM_Init+0xb4>)
 800325c:	2204      	movs	r2, #4
 800325e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8003260:	4b25      	ldr	r3, [pc, #148]	; (80032f8 <BSP_SDRAM_Init+0xb4>)
 8003262:	2207      	movs	r2, #7
 8003264:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8003266:	4b24      	ldr	r3, [pc, #144]	; (80032f8 <BSP_SDRAM_Init+0xb4>)
 8003268:	2202      	movs	r2, #2
 800326a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 800326c:	4b22      	ldr	r3, [pc, #136]	; (80032f8 <BSP_SDRAM_Init+0xb4>)
 800326e:	2202      	movs	r2, #2
 8003270:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8003272:	4b21      	ldr	r3, [pc, #132]	; (80032f8 <BSP_SDRAM_Init+0xb4>)
 8003274:	2202      	movs	r2, #2
 8003276:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8003278:	4b1d      	ldr	r3, [pc, #116]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 800327a:	2200      	movs	r2, #0
 800327c:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800327e:	4b1c      	ldr	r3, [pc, #112]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 8003280:	2200      	movs	r2, #0
 8003282:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003284:	4b1a      	ldr	r3, [pc, #104]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 8003286:	2204      	movs	r2, #4
 8003288:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800328a:	4b19      	ldr	r3, [pc, #100]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 800328c:	2210      	movs	r2, #16
 800328e:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003290:	4b17      	ldr	r3, [pc, #92]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 8003292:	2240      	movs	r2, #64	; 0x40
 8003294:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8003296:	4b16      	ldr	r3, [pc, #88]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 8003298:	f44f 7280 	mov.w	r2, #256	; 0x100
 800329c:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800329e:	4b14      	ldr	r3, [pc, #80]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80032a4:	4b12      	ldr	r3, [pc, #72]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 80032a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032aa:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80032ac:	4b10      	ldr	r3, [pc, #64]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 80032ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032b2:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80032b4:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80032ba:	2100      	movs	r1, #0
 80032bc:	480c      	ldr	r0, [pc, #48]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 80032be:	f000 f87f 	bl	80033c0 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80032c2:	490d      	ldr	r1, [pc, #52]	; (80032f8 <BSP_SDRAM_Init+0xb4>)
 80032c4:	480a      	ldr	r0, [pc, #40]	; (80032f0 <BSP_SDRAM_Init+0xac>)
 80032c6:	f005 ffcf 	bl	8009268 <HAL_SDRAM_Init>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80032d0:	4b0a      	ldr	r3, [pc, #40]	; (80032fc <BSP_SDRAM_Init+0xb8>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	701a      	strb	r2, [r3, #0]
 80032d6:	e002      	b.n	80032de <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80032d8:	4b08      	ldr	r3, [pc, #32]	; (80032fc <BSP_SDRAM_Init+0xb8>)
 80032da:	2200      	movs	r2, #0
 80032dc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80032de:	f240 6003 	movw	r0, #1539	; 0x603
 80032e2:	f000 f80d 	bl	8003300 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80032e6:	4b05      	ldr	r3, [pc, #20]	; (80032fc <BSP_SDRAM_Init+0xb8>)
 80032e8:	781b      	ldrb	r3, [r3, #0]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	200087a0 	.word	0x200087a0
 80032f4:	a0000140 	.word	0xa0000140
 80032f8:	200004e4 	.word	0x200004e4
 80032fc:	2000003c 	.word	0x2000003c

08003300 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003308:	2300      	movs	r3, #0
 800330a:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 800330c:	4b2a      	ldr	r3, [pc, #168]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800330e:	2201      	movs	r2, #1
 8003310:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003312:	4b29      	ldr	r3, [pc, #164]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003314:	2210      	movs	r2, #16
 8003316:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003318:	4b27      	ldr	r3, [pc, #156]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800331a:	2201      	movs	r2, #1
 800331c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800331e:	4b26      	ldr	r3, [pc, #152]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003320:	2200      	movs	r2, #0
 8003322:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003324:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003328:	4923      	ldr	r1, [pc, #140]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800332a:	4824      	ldr	r0, [pc, #144]	; (80033bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 800332c:	f005 ffd0 	bl	80092d0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003330:	2001      	movs	r0, #1
 8003332:	f001 fadb 	bl	80048ec <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8003336:	4b20      	ldr	r3, [pc, #128]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003338:	2202      	movs	r2, #2
 800333a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800333c:	4b1e      	ldr	r3, [pc, #120]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800333e:	2210      	movs	r2, #16
 8003340:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003342:	4b1d      	ldr	r3, [pc, #116]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003344:	2201      	movs	r2, #1
 8003346:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003348:	4b1b      	ldr	r3, [pc, #108]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800334a:	2200      	movs	r2, #0
 800334c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 800334e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003352:	4919      	ldr	r1, [pc, #100]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003354:	4819      	ldr	r0, [pc, #100]	; (80033bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003356:	f005 ffbb 	bl	80092d0 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800335a:	4b17      	ldr	r3, [pc, #92]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800335c:	2203      	movs	r2, #3
 800335e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003360:	4b15      	ldr	r3, [pc, #84]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003362:	2210      	movs	r2, #16
 8003364:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8003366:	4b14      	ldr	r3, [pc, #80]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003368:	2208      	movs	r2, #8
 800336a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800336c:	4b12      	ldr	r3, [pc, #72]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800336e:	2200      	movs	r2, #0
 8003370:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003372:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003376:	4910      	ldr	r1, [pc, #64]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003378:	4810      	ldr	r0, [pc, #64]	; (80033bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 800337a:	f005 ffa9 	bl	80092d0 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800337e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8003382:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003384:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003386:	2204      	movs	r2, #4
 8003388:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800338a:	4b0b      	ldr	r3, [pc, #44]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800338c:	2210      	movs	r2, #16
 800338e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003390:	4b09      	ldr	r3, [pc, #36]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003392:	2201      	movs	r2, #1
 8003394:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	4a07      	ldr	r2, [pc, #28]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800339a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800339c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033a0:	4905      	ldr	r1, [pc, #20]	; (80033b8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80033a2:	4806      	ldr	r0, [pc, #24]	; (80033bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 80033a4:	f005 ff94 	bl	80092d0 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 80033a8:	6879      	ldr	r1, [r7, #4]
 80033aa:	4804      	ldr	r0, [pc, #16]	; (80033bc <BSP_SDRAM_Initialization_sequence+0xbc>)
 80033ac:	f005 ffc5 	bl	800933a <HAL_SDRAM_ProgramRefreshRate>
}
 80033b0:	bf00      	nop
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	20000500 	.word	0x20000500
 80033bc:	200087a0 	.word	0x200087a0

080033c0 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b090      	sub	sp, #64	; 0x40
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80033ca:	4b70      	ldr	r3, [pc, #448]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 80033cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ce:	4a6f      	ldr	r2, [pc, #444]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 80033d0:	f043 0301 	orr.w	r3, r3, #1
 80033d4:	6393      	str	r3, [r2, #56]	; 0x38
 80033d6:	4b6d      	ldr	r3, [pc, #436]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 80033d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	62bb      	str	r3, [r7, #40]	; 0x28
 80033e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80033e2:	4b6a      	ldr	r3, [pc, #424]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e6:	4a69      	ldr	r2, [pc, #420]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 80033e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80033ec:	6313      	str	r3, [r2, #48]	; 0x30
 80033ee:	4b67      	ldr	r3, [pc, #412]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033f6:	627b      	str	r3, [r7, #36]	; 0x24
 80033f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033fa:	4b64      	ldr	r3, [pc, #400]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fe:	4a63      	ldr	r2, [pc, #396]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003400:	f043 0304 	orr.w	r3, r3, #4
 8003404:	6313      	str	r3, [r2, #48]	; 0x30
 8003406:	4b61      	ldr	r3, [pc, #388]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340a:	f003 0304 	and.w	r3, r3, #4
 800340e:	623b      	str	r3, [r7, #32]
 8003410:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003412:	4b5e      	ldr	r3, [pc, #376]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003416:	4a5d      	ldr	r2, [pc, #372]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003418:	f043 0308 	orr.w	r3, r3, #8
 800341c:	6313      	str	r3, [r2, #48]	; 0x30
 800341e:	4b5b      	ldr	r3, [pc, #364]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003422:	f003 0308 	and.w	r3, r3, #8
 8003426:	61fb      	str	r3, [r7, #28]
 8003428:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800342a:	4b58      	ldr	r3, [pc, #352]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342e:	4a57      	ldr	r2, [pc, #348]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003430:	f043 0310 	orr.w	r3, r3, #16
 8003434:	6313      	str	r3, [r2, #48]	; 0x30
 8003436:	4b55      	ldr	r3, [pc, #340]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343a:	f003 0310 	and.w	r3, r3, #16
 800343e:	61bb      	str	r3, [r7, #24]
 8003440:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003442:	4b52      	ldr	r3, [pc, #328]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003446:	4a51      	ldr	r2, [pc, #324]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003448:	f043 0320 	orr.w	r3, r3, #32
 800344c:	6313      	str	r3, [r2, #48]	; 0x30
 800344e:	4b4f      	ldr	r3, [pc, #316]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003452:	f003 0320 	and.w	r3, r3, #32
 8003456:	617b      	str	r3, [r7, #20]
 8003458:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800345a:	4b4c      	ldr	r3, [pc, #304]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 800345c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345e:	4a4b      	ldr	r2, [pc, #300]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003464:	6313      	str	r3, [r2, #48]	; 0x30
 8003466:	4b49      	ldr	r3, [pc, #292]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346e:	613b      	str	r3, [r7, #16]
 8003470:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003472:	4b46      	ldr	r3, [pc, #280]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003476:	4a45      	ldr	r2, [pc, #276]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800347c:	6313      	str	r3, [r2, #48]	; 0x30
 800347e:	4b43      	ldr	r3, [pc, #268]	; (800358c <BSP_SDRAM_MspInit+0x1cc>)
 8003480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800348a:	2302      	movs	r3, #2
 800348c:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800348e:	2301      	movs	r3, #1
 8003490:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003492:	2302      	movs	r3, #2
 8003494:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003496:	230c      	movs	r3, #12
 8003498:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 800349a:	2308      	movs	r3, #8
 800349c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800349e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034a2:	4619      	mov	r1, r3
 80034a4:	483a      	ldr	r0, [pc, #232]	; (8003590 <BSP_SDRAM_MspInit+0x1d0>)
 80034a6:	f002 fd55 	bl	8005f54 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 80034aa:	f24c 7303 	movw	r3, #50947	; 0xc703
 80034ae:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80034b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034b4:	4619      	mov	r1, r3
 80034b6:	4837      	ldr	r0, [pc, #220]	; (8003594 <BSP_SDRAM_MspInit+0x1d4>)
 80034b8:	f002 fd4c 	bl	8005f54 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80034bc:	f64f 7383 	movw	r3, #65411	; 0xff83
 80034c0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80034c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034c6:	4619      	mov	r1, r3
 80034c8:	4833      	ldr	r0, [pc, #204]	; (8003598 <BSP_SDRAM_MspInit+0x1d8>)
 80034ca:	f002 fd43 	bl	8005f54 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80034ce:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80034d2:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80034d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034d8:	4619      	mov	r1, r3
 80034da:	4830      	ldr	r0, [pc, #192]	; (800359c <BSP_SDRAM_MspInit+0x1dc>)
 80034dc:	f002 fd3a 	bl	8005f54 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 80034e0:	f248 1333 	movw	r3, #33075	; 0x8133
 80034e4:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80034e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034ea:	4619      	mov	r1, r3
 80034ec:	482c      	ldr	r0, [pc, #176]	; (80035a0 <BSP_SDRAM_MspInit+0x1e0>)
 80034ee:	f002 fd31 	bl	8005f54 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 80034f2:	2328      	movs	r3, #40	; 0x28
 80034f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80034f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034fa:	4619      	mov	r1, r3
 80034fc:	4829      	ldr	r0, [pc, #164]	; (80035a4 <BSP_SDRAM_MspInit+0x1e4>)
 80034fe:	f002 fd29 	bl	8005f54 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003502:	4b29      	ldr	r3, [pc, #164]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003504:	2200      	movs	r2, #0
 8003506:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003508:	4b27      	ldr	r3, [pc, #156]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 800350a:	2280      	movs	r2, #128	; 0x80
 800350c:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800350e:	4b26      	ldr	r3, [pc, #152]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003510:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003514:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8003516:	4b24      	ldr	r3, [pc, #144]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003518:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800351c:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800351e:	4b22      	ldr	r3, [pc, #136]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003520:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003524:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003526:	4b20      	ldr	r3, [pc, #128]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003528:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800352c:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 800352e:	4b1e      	ldr	r3, [pc, #120]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003530:	2200      	movs	r2, #0
 8003532:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003534:	4b1c      	ldr	r3, [pc, #112]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003536:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800353a:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 800353c:	4b1a      	ldr	r3, [pc, #104]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 800353e:	2200      	movs	r2, #0
 8003540:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003542:	4b19      	ldr	r3, [pc, #100]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003544:	2203      	movs	r2, #3
 8003546:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003548:	4b17      	ldr	r3, [pc, #92]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 800354a:	2200      	movs	r2, #0
 800354c:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800354e:	4b16      	ldr	r3, [pc, #88]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003550:	2200      	movs	r2, #0
 8003552:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8003554:	4b14      	ldr	r3, [pc, #80]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003556:	4a15      	ldr	r2, [pc, #84]	; (80035ac <BSP_SDRAM_MspInit+0x1ec>)
 8003558:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a12      	ldr	r2, [pc, #72]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 800355e:	631a      	str	r2, [r3, #48]	; 0x30
 8003560:	4a11      	ldr	r2, [pc, #68]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8003566:	4810      	ldr	r0, [pc, #64]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 8003568:	f001 ffb6 	bl	80054d8 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 800356c:	480e      	ldr	r0, [pc, #56]	; (80035a8 <BSP_SDRAM_MspInit+0x1e8>)
 800356e:	f001 ff05 	bl	800537c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003572:	2200      	movs	r2, #0
 8003574:	210f      	movs	r1, #15
 8003576:	2038      	movs	r0, #56	; 0x38
 8003578:	f001 fdf6 	bl	8005168 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800357c:	2038      	movs	r0, #56	; 0x38
 800357e:	f001 fe0f 	bl	80051a0 <HAL_NVIC_EnableIRQ>
}
 8003582:	bf00      	nop
 8003584:	3740      	adds	r7, #64	; 0x40
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	40023800 	.word	0x40023800
 8003590:	40020800 	.word	0x40020800
 8003594:	40020c00 	.word	0x40020c00
 8003598:	40021000 	.word	0x40021000
 800359c:	40021400 	.word	0x40021400
 80035a0:	40021800 	.word	0x40021800
 80035a4:	40021c00 	.word	0x40021c00
 80035a8:	20000510 	.word	0x20000510
 80035ac:	40026410 	.word	0x40026410

080035b0 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	460a      	mov	r2, r1
 80035ba:	80fb      	strh	r3, [r7, #6]
 80035bc:	4613      	mov	r3, r2
 80035be:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 80035c0:	2300      	movs	r3, #0
 80035c2:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 80035c4:	4a14      	ldr	r2, [pc, #80]	; (8003618 <BSP_TS_Init+0x68>)
 80035c6:	88fb      	ldrh	r3, [r7, #6]
 80035c8:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 80035ca:	4a14      	ldr	r2, [pc, #80]	; (800361c <BSP_TS_Init+0x6c>)
 80035cc:	88bb      	ldrh	r3, [r7, #4]
 80035ce:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 80035d0:	4b13      	ldr	r3, [pc, #76]	; (8003620 <BSP_TS_Init+0x70>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2070      	movs	r0, #112	; 0x70
 80035d6:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 80035d8:	4b11      	ldr	r3, [pc, #68]	; (8003620 <BSP_TS_Init+0x70>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	2070      	movs	r0, #112	; 0x70
 80035de:	4798      	blx	r3
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b51      	cmp	r3, #81	; 0x51
 80035e4:	d111      	bne.n	800360a <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 80035e6:	4b0f      	ldr	r3, [pc, #60]	; (8003624 <BSP_TS_Init+0x74>)
 80035e8:	4a0d      	ldr	r2, [pc, #52]	; (8003620 <BSP_TS_Init+0x70>)
 80035ea:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 80035ec:	4b0e      	ldr	r3, [pc, #56]	; (8003628 <BSP_TS_Init+0x78>)
 80035ee:	2270      	movs	r2, #112	; 0x70
 80035f0:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 80035f2:	4b0e      	ldr	r3, [pc, #56]	; (800362c <BSP_TS_Init+0x7c>)
 80035f4:	2208      	movs	r2, #8
 80035f6:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 80035f8:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <BSP_TS_Init+0x74>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	4a0a      	ldr	r2, [pc, #40]	; (8003628 <BSP_TS_Init+0x78>)
 8003600:	7812      	ldrb	r2, [r2, #0]
 8003602:	b292      	uxth	r2, r2
 8003604:	4610      	mov	r0, r2
 8003606:	4798      	blx	r3
 8003608:	e001      	b.n	800360e <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 800360a:	2303      	movs	r3, #3
 800360c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800360e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003610:	4618      	mov	r0, r3
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	20000574 	.word	0x20000574
 800361c:	20000576 	.word	0x20000576
 8003620:	20000000 	.word	0x20000000
 8003624:	20000570 	.word	0x20000570
 8003628:	20000579 	.word	0x20000579
 800362c:	20000578 	.word	0x20000578

08003630 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Configure Interrupt mode for SD detection pin */
  gpio_init_structure.Pin = TS_INT_PIN;
 8003636:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800363a:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800363c:	2300      	movs	r3, #0
 800363e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003640:	2302      	movs	r3, #2
 8003642:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8003644:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003648:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 800364a:	1d3b      	adds	r3, r7, #4
 800364c:	4619      	mov	r1, r3
 800364e:	480c      	ldr	r0, [pc, #48]	; (8003680 <BSP_TS_ITConfig+0x50>)
 8003650:	f002 fc80 	bl	8005f54 <HAL_GPIO_Init>

  /* Enable and set Touch screen EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 8003654:	2200      	movs	r2, #0
 8003656:	210f      	movs	r1, #15
 8003658:	2028      	movs	r0, #40	; 0x28
 800365a:	f001 fd85 	bl	8005168 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 800365e:	2028      	movs	r0, #40	; 0x28
 8003660:	f001 fd9e 	bl	80051a0 <HAL_NVIC_EnableIRQ>

  /* Enable the TS ITs */
  tsDriver->EnableIT(I2cAddress);
 8003664:	4b07      	ldr	r3, [pc, #28]	; (8003684 <BSP_TS_ITConfig+0x54>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	4a07      	ldr	r2, [pc, #28]	; (8003688 <BSP_TS_ITConfig+0x58>)
 800366c:	7812      	ldrb	r2, [r2, #0]
 800366e:	b292      	uxth	r2, r2
 8003670:	4610      	mov	r0, r2
 8003672:	4798      	blx	r3

  return TS_OK;  
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40022000 	.word	0x40022000
 8003684:	20000570 	.word	0x20000570
 8003688:	20000579 	.word	0x20000579

0800368c <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 800368c:	b590      	push	{r4, r7, lr}
 800368e:	b097      	sub	sp, #92	; 0x5c
 8003690:	af02      	add	r7, sp, #8
 8003692:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 800369a:	2300      	movs	r3, #0
 800369c:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 800369e:	2300      	movs	r3, #0
 80036a0:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 80036a2:	2300      	movs	r3, #0
 80036a4:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 80036a6:	4b97      	ldr	r3, [pc, #604]	; (8003904 <BSP_TS_GetState+0x278>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	4a96      	ldr	r2, [pc, #600]	; (8003908 <BSP_TS_GetState+0x27c>)
 80036ae:	7812      	ldrb	r2, [r2, #0]
 80036b0:	b292      	uxth	r2, r2
 80036b2:	4610      	mov	r0, r2
 80036b4:	4798      	blx	r3
 80036b6:	4603      	mov	r3, r0
 80036b8:	461a      	mov	r2, r3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 81a8 	beq.w	8003a18 <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 80036c8:	2300      	movs	r3, #0
 80036ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80036cc:	e197      	b.n	80039fe <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 80036ce:	4b8d      	ldr	r3, [pc, #564]	; (8003904 <BSP_TS_GetState+0x278>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	4a8c      	ldr	r2, [pc, #560]	; (8003908 <BSP_TS_GetState+0x27c>)
 80036d6:	7812      	ldrb	r2, [r2, #0]
 80036d8:	b290      	uxth	r0, r2
 80036da:	f107 0120 	add.w	r1, r7, #32
 80036de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036e0:	0052      	lsls	r2, r2, #1
 80036e2:	188c      	adds	r4, r1, r2
 80036e4:	f107 0114 	add.w	r1, r7, #20
 80036e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036ea:	0052      	lsls	r2, r2, #1
 80036ec:	440a      	add	r2, r1
 80036ee:	4621      	mov	r1, r4
 80036f0:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 80036f2:	4b86      	ldr	r3, [pc, #536]	; (800390c <BSP_TS_GetState+0x280>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d11b      	bne.n	8003732 <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 80036fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003702:	4413      	add	r3, r2
 8003704:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003708:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003710:	440b      	add	r3, r1
 8003712:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8003716:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800371e:	4413      	add	r3, r2
 8003720:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8003724:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800372c:	440b      	add	r3, r1
 800372e:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8003732:	4b76      	ldr	r3, [pc, #472]	; (800390c <BSP_TS_GetState+0x280>)
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d010      	beq.n	8003760 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 800373e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003746:	4413      	add	r3, r2
 8003748:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 800374c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8003750:	b29a      	uxth	r2, r3
 8003752:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800375a:	440b      	add	r3, r1
 800375c:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8003760:	4b6a      	ldr	r3, [pc, #424]	; (800390c <BSP_TS_GetState+0x280>)
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	d010      	beq.n	800378e <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 800376c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800376e:	005b      	lsls	r3, r3, #1
 8003770:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003774:	4413      	add	r3, r2
 8003776:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 800377a:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800377e:	b29a      	uxth	r2, r3
 8003780:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003788:	440b      	add	r3, r1
 800378a:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 800378e:	4b5f      	ldr	r3, [pc, #380]	; (800390c <BSP_TS_GetState+0x280>)
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d01b      	beq.n	80037d2 <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 800379a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80037a2:	4413      	add	r3, r2
 80037a4:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 80037a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80037b0:	440b      	add	r3, r1
 80037b2:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 80037b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80037be:	4413      	add	r3, r2
 80037c0:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 80037c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80037cc:	440b      	add	r3, r1
 80037ce:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 80037d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80037da:	4413      	add	r3, r2
 80037dc:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80037e0:	4619      	mov	r1, r3
 80037e2:	4a4b      	ldr	r2, [pc, #300]	; (8003910 <BSP_TS_GetState+0x284>)
 80037e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ea:	4299      	cmp	r1, r3
 80037ec:	d90e      	bls.n	800380c <BSP_TS_GetState+0x180>
 80037ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80037f6:	4413      	add	r3, r2
 80037f8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80037fc:	4944      	ldr	r1, [pc, #272]	; (8003910 <BSP_TS_GetState+0x284>)
 80037fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003800:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003804:	b29b      	uxth	r3, r3
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	b29b      	uxth	r3, r3
 800380a:	e00d      	b.n	8003828 <BSP_TS_GetState+0x19c>
 800380c:	4a40      	ldr	r2, [pc, #256]	; (8003910 <BSP_TS_GetState+0x284>)
 800380e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003814:	b29a      	uxth	r2, r3
 8003816:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800381e:	440b      	add	r3, r1
 8003820:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	b29b      	uxth	r3, r3
 8003828:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 800382c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003834:	4413      	add	r3, r2
 8003836:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800383a:	4619      	mov	r1, r3
 800383c:	4a35      	ldr	r2, [pc, #212]	; (8003914 <BSP_TS_GetState+0x288>)
 800383e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003840:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003844:	4299      	cmp	r1, r3
 8003846:	d90e      	bls.n	8003866 <BSP_TS_GetState+0x1da>
 8003848:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003850:	4413      	add	r3, r2
 8003852:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8003856:	492f      	ldr	r1, [pc, #188]	; (8003914 <BSP_TS_GetState+0x288>)
 8003858:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800385a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800385e:	b29b      	uxth	r3, r3
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	b29b      	uxth	r3, r3
 8003864:	e00d      	b.n	8003882 <BSP_TS_GetState+0x1f6>
 8003866:	4a2b      	ldr	r2, [pc, #172]	; (8003914 <BSP_TS_GetState+0x288>)
 8003868:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800386a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800386e:	b29a      	uxth	r2, r3
 8003870:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003878:	440b      	add	r3, r1
 800387a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	b29b      	uxth	r3, r3
 8003882:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 8003886:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800388a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800388e:	4413      	add	r3, r2
 8003890:	2b05      	cmp	r3, #5
 8003892:	dd17      	ble.n	80038c4 <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 8003894:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800389c:	4413      	add	r3, r2
 800389e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80038a2:	4619      	mov	r1, r3
 80038a4:	4a1a      	ldr	r2, [pc, #104]	; (8003910 <BSP_TS_GetState+0x284>)
 80038a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 80038ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80038b4:	4413      	add	r3, r2
 80038b6:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80038ba:	4619      	mov	r1, r3
 80038bc:	4a15      	ldr	r2, [pc, #84]	; (8003914 <BSP_TS_GetState+0x288>)
 80038be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 80038c4:	4b10      	ldr	r3, [pc, #64]	; (8003908 <BSP_TS_GetState+0x27c>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	2b70      	cmp	r3, #112	; 0x70
 80038ca:	d125      	bne.n	8003918 <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 80038cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80038d4:	4413      	add	r3, r2
 80038d6:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	4413      	add	r3, r2
 80038e2:	460a      	mov	r2, r1
 80038e4:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 80038e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80038ee:	4413      	add	r3, r2
 80038f0:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038f8:	3304      	adds	r3, #4
 80038fa:	005b      	lsls	r3, r3, #1
 80038fc:	4413      	add	r3, r2
 80038fe:	460a      	mov	r2, r1
 8003900:	809a      	strh	r2, [r3, #4]
 8003902:	e02c      	b.n	800395e <BSP_TS_GetState+0x2d2>
 8003904:	20000570 	.word	0x20000570
 8003908:	20000579 	.word	0x20000579
 800390c:	20000578 	.word	0x20000578
 8003910:	2000057c 	.word	0x2000057c
 8003914:	20000590 	.word	0x20000590
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8003918:	4b42      	ldr	r3, [pc, #264]	; (8003a24 <BSP_TS_GetState+0x398>)
 800391a:	881b      	ldrh	r3, [r3, #0]
 800391c:	4619      	mov	r1, r3
 800391e:	4a42      	ldr	r2, [pc, #264]	; (8003a28 <BSP_TS_GetState+0x39c>)
 8003920:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003926:	fb03 f301 	mul.w	r3, r3, r1
 800392a:	0b1b      	lsrs	r3, r3, #12
 800392c:	b299      	uxth	r1, r3
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	4413      	add	r3, r2
 8003936:	460a      	mov	r2, r1
 8003938:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 800393a:	4b3c      	ldr	r3, [pc, #240]	; (8003a2c <BSP_TS_GetState+0x3a0>)
 800393c:	881b      	ldrh	r3, [r3, #0]
 800393e:	4619      	mov	r1, r3
 8003940:	4a3b      	ldr	r2, [pc, #236]	; (8003a30 <BSP_TS_GetState+0x3a4>)
 8003942:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003948:	fb03 f301 	mul.w	r3, r3, r1
 800394c:	0b1b      	lsrs	r3, r3, #12
 800394e:	b299      	uxth	r1, r3
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003954:	3304      	adds	r3, #4
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	4413      	add	r3, r2
 800395a:	460a      	mov	r2, r1
 800395c:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 800395e:	4b35      	ldr	r3, [pc, #212]	; (8003a34 <BSP_TS_GetState+0x3a8>)
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	b298      	uxth	r0, r3
 8003964:	f107 010c 	add.w	r1, r7, #12
 8003968:	f107 0210 	add.w	r2, r7, #16
 800396c:	f107 0308 	add.w	r3, r7, #8
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	460b      	mov	r3, r1
 8003974:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003976:	f7fc ffab 	bl	80008d0 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	b2d9      	uxtb	r1, r3
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003982:	4413      	add	r3, r2
 8003984:	3316      	adds	r3, #22
 8003986:	460a      	mov	r2, r1
 8003988:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	b2d9      	uxtb	r1, r3
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003992:	4413      	add	r3, r2
 8003994:	3320      	adds	r3, #32
 8003996:	460a      	mov	r2, r1
 8003998:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	2b03      	cmp	r3, #3
 800399e:	d827      	bhi.n	80039f0 <BSP_TS_GetState+0x364>
 80039a0:	a201      	add	r2, pc, #4	; (adr r2, 80039a8 <BSP_TS_GetState+0x31c>)
 80039a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a6:	bf00      	nop
 80039a8:	080039b9 	.word	0x080039b9
 80039ac:	080039c7 	.word	0x080039c7
 80039b0:	080039d5 	.word	0x080039d5
 80039b4:	080039e3 	.word	0x080039e3
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039bc:	4413      	add	r3, r2
 80039be:	331b      	adds	r3, #27
 80039c0:	2201      	movs	r2, #1
 80039c2:	701a      	strb	r2, [r3, #0]
          break;
 80039c4:	e018      	b.n	80039f8 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039ca:	4413      	add	r3, r2
 80039cc:	331b      	adds	r3, #27
 80039ce:	2202      	movs	r2, #2
 80039d0:	701a      	strb	r2, [r3, #0]
          break;
 80039d2:	e011      	b.n	80039f8 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039d8:	4413      	add	r3, r2
 80039da:	331b      	adds	r3, #27
 80039dc:	2203      	movs	r2, #3
 80039de:	701a      	strb	r2, [r3, #0]
          break;
 80039e0:	e00a      	b.n	80039f8 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039e6:	4413      	add	r3, r2
 80039e8:	331b      	adds	r3, #27
 80039ea:	2200      	movs	r2, #0
 80039ec:	701a      	strb	r2, [r3, #0]
          break;
 80039ee:	e003      	b.n	80039f8 <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 80039f6:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 80039f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039fa:	3301      	adds	r3, #1
 80039fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	461a      	mov	r2, r3
 8003a04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a06:	4293      	cmp	r3, r2
 8003a08:	f4ff ae61 	bcc.w	80036ce <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f813 	bl	8003a38 <BSP_TS_Get_GestureId>
 8003a12:	4603      	mov	r3, r0
 8003a14:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8003a18:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3754      	adds	r7, #84	; 0x54
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd90      	pop	{r4, r7, pc}
 8003a24:	20000574 	.word	0x20000574
 8003a28:	2000057c 	.word	0x2000057c
 8003a2c:	20000576 	.word	0x20000576
 8003a30:	20000590 	.word	0x20000590
 8003a34:	20000579 	.word	0x20000579

08003a38 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8003a40:	2300      	movs	r3, #0
 8003a42:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8003a44:	2300      	movs	r3, #0
 8003a46:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8003a48:	4b3b      	ldr	r3, [pc, #236]	; (8003b38 <BSP_TS_Get_GestureId+0x100>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	f107 0208 	add.w	r2, r7, #8
 8003a52:	4611      	mov	r1, r2
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fc ff22 	bl	800089e <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2b49      	cmp	r3, #73	; 0x49
 8003a5e:	d05e      	beq.n	8003b1e <BSP_TS_Get_GestureId+0xe6>
 8003a60:	2b49      	cmp	r3, #73	; 0x49
 8003a62:	d860      	bhi.n	8003b26 <BSP_TS_Get_GestureId+0xee>
 8003a64:	2b1c      	cmp	r3, #28
 8003a66:	d83f      	bhi.n	8003ae8 <BSP_TS_Get_GestureId+0xb0>
 8003a68:	2b1c      	cmp	r3, #28
 8003a6a:	d85c      	bhi.n	8003b26 <BSP_TS_Get_GestureId+0xee>
 8003a6c:	a201      	add	r2, pc, #4	; (adr r2, 8003a74 <BSP_TS_Get_GestureId+0x3c>)
 8003a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a72:	bf00      	nop
 8003a74:	08003aef 	.word	0x08003aef
 8003a78:	08003b27 	.word	0x08003b27
 8003a7c:	08003b27 	.word	0x08003b27
 8003a80:	08003b27 	.word	0x08003b27
 8003a84:	08003b27 	.word	0x08003b27
 8003a88:	08003b27 	.word	0x08003b27
 8003a8c:	08003b27 	.word	0x08003b27
 8003a90:	08003b27 	.word	0x08003b27
 8003a94:	08003b27 	.word	0x08003b27
 8003a98:	08003b27 	.word	0x08003b27
 8003a9c:	08003b27 	.word	0x08003b27
 8003aa0:	08003b27 	.word	0x08003b27
 8003aa4:	08003b27 	.word	0x08003b27
 8003aa8:	08003b27 	.word	0x08003b27
 8003aac:	08003b27 	.word	0x08003b27
 8003ab0:	08003b27 	.word	0x08003b27
 8003ab4:	08003af7 	.word	0x08003af7
 8003ab8:	08003b27 	.word	0x08003b27
 8003abc:	08003b27 	.word	0x08003b27
 8003ac0:	08003b27 	.word	0x08003b27
 8003ac4:	08003aff 	.word	0x08003aff
 8003ac8:	08003b27 	.word	0x08003b27
 8003acc:	08003b27 	.word	0x08003b27
 8003ad0:	08003b27 	.word	0x08003b27
 8003ad4:	08003b07 	.word	0x08003b07
 8003ad8:	08003b27 	.word	0x08003b27
 8003adc:	08003b27 	.word	0x08003b27
 8003ae0:	08003b27 	.word	0x08003b27
 8003ae4:	08003b0f 	.word	0x08003b0f
 8003ae8:	2b40      	cmp	r3, #64	; 0x40
 8003aea:	d014      	beq.n	8003b16 <BSP_TS_Get_GestureId+0xde>
 8003aec:	e01b      	b.n	8003b26 <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003af4:	e01a      	b.n	8003b2c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2201      	movs	r2, #1
 8003afa:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003afc:	e016      	b.n	8003b2c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2202      	movs	r2, #2
 8003b02:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003b04:	e012      	b.n	8003b2c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2203      	movs	r2, #3
 8003b0a:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003b0c:	e00e      	b.n	8003b2c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2204      	movs	r2, #4
 8003b12:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003b14:	e00a      	b.n	8003b2c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2205      	movs	r2, #5
 8003b1a:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003b1c:	e006      	b.n	8003b2c <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2206      	movs	r2, #6
 8003b22:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003b24:	e002      	b.n	8003b2c <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
      break;
 8003b2a:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8003b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3710      	adds	r7, #16
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	20000579 	.word	0x20000579

08003b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003b42:	4b11      	ldr	r3, [pc, #68]	; (8003b88 <HAL_MspInit+0x4c>)
 8003b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b46:	4a10      	ldr	r2, [pc, #64]	; (8003b88 <HAL_MspInit+0x4c>)
 8003b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b4e:	4b0e      	ldr	r3, [pc, #56]	; (8003b88 <HAL_MspInit+0x4c>)
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b56:	607b      	str	r3, [r7, #4]
 8003b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b5a:	4b0b      	ldr	r3, [pc, #44]	; (8003b88 <HAL_MspInit+0x4c>)
 8003b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5e:	4a0a      	ldr	r2, [pc, #40]	; (8003b88 <HAL_MspInit+0x4c>)
 8003b60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b64:	6453      	str	r3, [r2, #68]	; 0x44
 8003b66:	4b08      	ldr	r3, [pc, #32]	; (8003b88 <HAL_MspInit+0x4c>)
 8003b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b6e:	603b      	str	r3, [r7, #0]
 8003b70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003b72:	2200      	movs	r2, #0
 8003b74:	210f      	movs	r1, #15
 8003b76:	f06f 0001 	mvn.w	r0, #1
 8003b7a:	f001 faf5 	bl	8005168 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b7e:	bf00      	nop
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	40023800 	.word	0x40023800

08003b8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b08c      	sub	sp, #48	; 0x30
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b94:	f107 031c 	add.w	r3, r7, #28
 8003b98:	2200      	movs	r2, #0
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	605a      	str	r2, [r3, #4]
 8003b9e:	609a      	str	r2, [r3, #8]
 8003ba0:	60da      	str	r2, [r3, #12]
 8003ba2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a2a      	ldr	r2, [pc, #168]	; (8003c54 <HAL_ADC_MspInit+0xc8>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d124      	bne.n	8003bf8 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003bae:	4b2a      	ldr	r3, [pc, #168]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb2:	4a29      	ldr	r2, [pc, #164]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8003bba:	4b27      	ldr	r3, [pc, #156]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc2:	61bb      	str	r3, [r7, #24]
 8003bc4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc6:	4b24      	ldr	r3, [pc, #144]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bca:	4a23      	ldr	r2, [pc, #140]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003bcc:	f043 0301 	orr.w	r3, r3, #1
 8003bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8003bd2:	4b21      	ldr	r3, [pc, #132]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd6:	f003 0301 	and.w	r3, r3, #1
 8003bda:	617b      	str	r3, [r7, #20]
 8003bdc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003bde:	2301      	movs	r3, #1
 8003be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003be2:	2303      	movs	r3, #3
 8003be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bea:	f107 031c 	add.w	r3, r7, #28
 8003bee:	4619      	mov	r1, r3
 8003bf0:	481a      	ldr	r0, [pc, #104]	; (8003c5c <HAL_ADC_MspInit+0xd0>)
 8003bf2:	f002 f9af 	bl	8005f54 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003bf6:	e029      	b.n	8003c4c <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a18      	ldr	r2, [pc, #96]	; (8003c60 <HAL_ADC_MspInit+0xd4>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d124      	bne.n	8003c4c <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003c02:	4b15      	ldr	r3, [pc, #84]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c06:	4a14      	ldr	r2, [pc, #80]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003c08:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c0e:	4b12      	ldr	r3, [pc, #72]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c16:	613b      	str	r3, [r7, #16]
 8003c18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c1a:	4b0f      	ldr	r3, [pc, #60]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1e:	4a0e      	ldr	r2, [pc, #56]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003c20:	f043 0320 	orr.w	r3, r3, #32
 8003c24:	6313      	str	r3, [r2, #48]	; 0x30
 8003c26:	4b0c      	ldr	r3, [pc, #48]	; (8003c58 <HAL_ADC_MspInit+0xcc>)
 8003c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c2a:	f003 0320 	and.w	r3, r3, #32
 8003c2e:	60fb      	str	r3, [r7, #12]
 8003c30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 8003c32:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003c36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003c40:	f107 031c 	add.w	r3, r7, #28
 8003c44:	4619      	mov	r1, r3
 8003c46:	4807      	ldr	r0, [pc, #28]	; (8003c64 <HAL_ADC_MspInit+0xd8>)
 8003c48:	f002 f984 	bl	8005f54 <HAL_GPIO_Init>
}
 8003c4c:	bf00      	nop
 8003c4e:	3730      	adds	r7, #48	; 0x30
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	40012000 	.word	0x40012000
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	40020000 	.word	0x40020000
 8003c60:	40012200 	.word	0x40012200
 8003c64:	40021400 	.word	0x40021400

08003c68 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08a      	sub	sp, #40	; 0x28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c70:	f107 0314 	add.w	r3, r7, #20
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]
 8003c78:	605a      	str	r2, [r3, #4]
 8003c7a:	609a      	str	r2, [r3, #8]
 8003c7c:	60da      	str	r2, [r3, #12]
 8003c7e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a19      	ldr	r2, [pc, #100]	; (8003cec <HAL_DAC_MspInit+0x84>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d12b      	bne.n	8003ce2 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003c8a:	4b19      	ldr	r3, [pc, #100]	; (8003cf0 <HAL_DAC_MspInit+0x88>)
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	4a18      	ldr	r2, [pc, #96]	; (8003cf0 <HAL_DAC_MspInit+0x88>)
 8003c90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003c94:	6413      	str	r3, [r2, #64]	; 0x40
 8003c96:	4b16      	ldr	r3, [pc, #88]	; (8003cf0 <HAL_DAC_MspInit+0x88>)
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ca2:	4b13      	ldr	r3, [pc, #76]	; (8003cf0 <HAL_DAC_MspInit+0x88>)
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca6:	4a12      	ldr	r2, [pc, #72]	; (8003cf0 <HAL_DAC_MspInit+0x88>)
 8003ca8:	f043 0301 	orr.w	r3, r3, #1
 8003cac:	6313      	str	r3, [r2, #48]	; 0x30
 8003cae:	4b10      	ldr	r3, [pc, #64]	; (8003cf0 <HAL_DAC_MspInit+0x88>)
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb2:	f003 0301 	and.w	r3, r3, #1
 8003cb6:	60fb      	str	r3, [r7, #12]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003cba:	2310      	movs	r3, #16
 8003cbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cc6:	f107 0314 	add.w	r3, r7, #20
 8003cca:	4619      	mov	r1, r3
 8003ccc:	4809      	ldr	r0, [pc, #36]	; (8003cf4 <HAL_DAC_MspInit+0x8c>)
 8003cce:	f002 f941 	bl	8005f54 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	210f      	movs	r1, #15
 8003cd6:	2036      	movs	r0, #54	; 0x36
 8003cd8:	f001 fa46 	bl	8005168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003cdc:	2036      	movs	r0, #54	; 0x36
 8003cde:	f001 fa5f 	bl	80051a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003ce2:	bf00      	nop
 8003ce4:	3728      	adds	r7, #40	; 0x28
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	40007400 	.word	0x40007400
 8003cf0:	40023800 	.word	0x40023800
 8003cf4:	40020000 	.word	0x40020000

08003cf8 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a0d      	ldr	r2, [pc, #52]	; (8003d3c <HAL_DMA2D_MspInit+0x44>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d113      	bne.n	8003d32 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003d0a:	4b0d      	ldr	r3, [pc, #52]	; (8003d40 <HAL_DMA2D_MspInit+0x48>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0e:	4a0c      	ldr	r2, [pc, #48]	; (8003d40 <HAL_DMA2D_MspInit+0x48>)
 8003d10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003d14:	6313      	str	r3, [r2, #48]	; 0x30
 8003d16:	4b0a      	ldr	r3, [pc, #40]	; (8003d40 <HAL_DMA2D_MspInit+0x48>)
 8003d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d1e:	60fb      	str	r3, [r7, #12]
 8003d20:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8003d22:	2200      	movs	r2, #0
 8003d24:	2105      	movs	r1, #5
 8003d26:	205a      	movs	r0, #90	; 0x5a
 8003d28:	f001 fa1e 	bl	8005168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8003d2c:	205a      	movs	r0, #90	; 0x5a
 8003d2e:	f001 fa37 	bl	80051a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8003d32:	bf00      	nop
 8003d34:	3710      	adds	r7, #16
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	4002b000 	.word	0x4002b000
 8003d40:	40023800 	.word	0x40023800

08003d44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b0ac      	sub	sp, #176	; 0xb0
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d4c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003d50:	2200      	movs	r2, #0
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	605a      	str	r2, [r3, #4]
 8003d56:	609a      	str	r2, [r3, #8]
 8003d58:	60da      	str	r2, [r3, #12]
 8003d5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003d5c:	f107 0318 	add.w	r3, r7, #24
 8003d60:	2284      	movs	r2, #132	; 0x84
 8003d62:	2100      	movs	r1, #0
 8003d64:	4618      	mov	r0, r3
 8003d66:	f009 fe55 	bl	800da14 <memset>
  if(hi2c->Instance==I2C1)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a44      	ldr	r2, [pc, #272]	; (8003e80 <HAL_I2C_MspInit+0x13c>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d13d      	bne.n	8003df0 <HAL_I2C_MspInit+0xac>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003d74:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d78:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d7e:	f107 0318 	add.w	r3, r7, #24
 8003d82:	4618      	mov	r0, r3
 8003d84:	f004 faa8 	bl	80082d8 <HAL_RCCEx_PeriphCLKConfig>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d001      	beq.n	8003d92 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003d8e:	f7fe faad 	bl	80022ec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d92:	4b3c      	ldr	r3, [pc, #240]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d96:	4a3b      	ldr	r2, [pc, #236]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003d98:	f043 0302 	orr.w	r3, r3, #2
 8003d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d9e:	4b39      	ldr	r3, [pc, #228]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003daa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003dae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003db2:	2312      	movs	r3, #18
 8003db4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db8:	2300      	movs	r3, #0
 8003dba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003dc4:	2304      	movs	r3, #4
 8003dc6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003dce:	4619      	mov	r1, r3
 8003dd0:	482d      	ldr	r0, [pc, #180]	; (8003e88 <HAL_I2C_MspInit+0x144>)
 8003dd2:	f002 f8bf 	bl	8005f54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003dd6:	4b2b      	ldr	r3, [pc, #172]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dda:	4a2a      	ldr	r2, [pc, #168]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003ddc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003de0:	6413      	str	r3, [r2, #64]	; 0x40
 8003de2:	4b28      	ldr	r3, [pc, #160]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dea:	613b      	str	r3, [r7, #16]
 8003dec:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003dee:	e042      	b.n	8003e76 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a25      	ldr	r2, [pc, #148]	; (8003e8c <HAL_I2C_MspInit+0x148>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d13d      	bne.n	8003e76 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8003dfa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dfe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003e00:	2300      	movs	r3, #0
 8003e02:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e06:	f107 0318 	add.w	r3, r7, #24
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f004 fa64 	bl	80082d8 <HAL_RCCEx_PeriphCLKConfig>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8003e16:	f7fe fa69 	bl	80022ec <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003e1a:	4b1a      	ldr	r3, [pc, #104]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1e:	4a19      	ldr	r2, [pc, #100]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003e20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e24:	6313      	str	r3, [r2, #48]	; 0x30
 8003e26:	4b17      	ldr	r3, [pc, #92]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e2e:	60fb      	str	r3, [r7, #12]
 8003e30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8003e32:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003e36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e3a:	2312      	movs	r3, #18
 8003e3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e40:	2301      	movs	r3, #1
 8003e42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e46:	2303      	movs	r3, #3
 8003e48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003e4c:	2304      	movs	r3, #4
 8003e4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003e52:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003e56:	4619      	mov	r1, r3
 8003e58:	480d      	ldr	r0, [pc, #52]	; (8003e90 <HAL_I2C_MspInit+0x14c>)
 8003e5a:	f002 f87b 	bl	8005f54 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003e5e:	4b09      	ldr	r3, [pc, #36]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	4a08      	ldr	r2, [pc, #32]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003e64:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003e68:	6413      	str	r3, [r2, #64]	; 0x40
 8003e6a:	4b06      	ldr	r3, [pc, #24]	; (8003e84 <HAL_I2C_MspInit+0x140>)
 8003e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e72:	60bb      	str	r3, [r7, #8]
 8003e74:	68bb      	ldr	r3, [r7, #8]
}
 8003e76:	bf00      	nop
 8003e78:	37b0      	adds	r7, #176	; 0xb0
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	40005400 	.word	0x40005400
 8003e84:	40023800 	.word	0x40023800
 8003e88:	40020400 	.word	0x40020400
 8003e8c:	40005c00 	.word	0x40005c00
 8003e90:	40021c00 	.word	0x40021c00

08003e94 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a15      	ldr	r2, [pc, #84]	; (8003ef8 <HAL_I2C_MspDeInit+0x64>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d110      	bne.n	8003ec8 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003ea6:	4b15      	ldr	r3, [pc, #84]	; (8003efc <HAL_I2C_MspDeInit+0x68>)
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eaa:	4a14      	ldr	r2, [pc, #80]	; (8003efc <HAL_I2C_MspDeInit+0x68>)
 8003eac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003eb0:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8003eb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003eb6:	4812      	ldr	r0, [pc, #72]	; (8003f00 <HAL_I2C_MspDeInit+0x6c>)
 8003eb8:	f002 f9f8 	bl	80062ac <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8003ebc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ec0:	480f      	ldr	r0, [pc, #60]	; (8003f00 <HAL_I2C_MspDeInit+0x6c>)
 8003ec2:	f002 f9f3 	bl	80062ac <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8003ec6:	e013      	b.n	8003ef0 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a0d      	ldr	r2, [pc, #52]	; (8003f04 <HAL_I2C_MspDeInit+0x70>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d10e      	bne.n	8003ef0 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8003ed2:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <HAL_I2C_MspDeInit+0x68>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	4a09      	ldr	r2, [pc, #36]	; (8003efc <HAL_I2C_MspDeInit+0x68>)
 8003ed8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003edc:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8003ede:	2180      	movs	r1, #128	; 0x80
 8003ee0:	4809      	ldr	r0, [pc, #36]	; (8003f08 <HAL_I2C_MspDeInit+0x74>)
 8003ee2:	f002 f9e3 	bl	80062ac <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8003ee6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003eea:	4807      	ldr	r0, [pc, #28]	; (8003f08 <HAL_I2C_MspDeInit+0x74>)
 8003eec:	f002 f9de 	bl	80062ac <HAL_GPIO_DeInit>
}
 8003ef0:	bf00      	nop
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	40005400 	.word	0x40005400
 8003efc:	40023800 	.word	0x40023800
 8003f00:	40020400 	.word	0x40020400
 8003f04:	40005c00 	.word	0x40005c00
 8003f08:	40021c00 	.word	0x40021c00

08003f0c <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b0ae      	sub	sp, #184	; 0xb8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f14:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003f18:	2200      	movs	r2, #0
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	605a      	str	r2, [r3, #4]
 8003f1e:	609a      	str	r2, [r3, #8]
 8003f20:	60da      	str	r2, [r3, #12]
 8003f22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f24:	f107 0320 	add.w	r3, r7, #32
 8003f28:	2284      	movs	r2, #132	; 0x84
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f009 fd71 	bl	800da14 <memset>
  if(hltdc->Instance==LTDC)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a6f      	ldr	r2, [pc, #444]	; (80040f4 <HAL_LTDC_MspInit+0x1e8>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	f040 80d6 	bne.w	80040ea <HAL_LTDC_MspInit+0x1de>
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003f3e:	2308      	movs	r3, #8
 8003f40:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8003f42:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003f46:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8003f48:	2305      	movs	r3, #5
 8003f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8003f50:	2303      	movs	r3, #3
 8003f52:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8003f54:	2301      	movs	r3, #1
 8003f56:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8003f58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f5c:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f5e:	f107 0320 	add.w	r3, r7, #32
 8003f62:	4618      	mov	r0, r3
 8003f64:	f004 f9b8 	bl	80082d8 <HAL_RCCEx_PeriphCLKConfig>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <HAL_LTDC_MspInit+0x66>
    {
      Error_Handler();
 8003f6e:	f7fe f9bd 	bl	80022ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8003f72:	4b61      	ldr	r3, [pc, #388]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f76:	4a60      	ldr	r2, [pc, #384]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003f78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f7c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f7e:	4b5e      	ldr	r3, [pc, #376]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f82:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f86:	61fb      	str	r3, [r7, #28]
 8003f88:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f8a:	4b5b      	ldr	r3, [pc, #364]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8e:	4a5a      	ldr	r2, [pc, #360]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003f90:	f043 0310 	orr.w	r3, r3, #16
 8003f94:	6313      	str	r3, [r2, #48]	; 0x30
 8003f96:	4b58      	ldr	r3, [pc, #352]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9a:	f003 0310 	and.w	r3, r3, #16
 8003f9e:	61bb      	str	r3, [r7, #24]
 8003fa0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003fa2:	4b55      	ldr	r3, [pc, #340]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa6:	4a54      	ldr	r2, [pc, #336]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fa8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fac:	6313      	str	r3, [r2, #48]	; 0x30
 8003fae:	4b52      	ldr	r3, [pc, #328]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8003fba:	4b4f      	ldr	r3, [pc, #316]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbe:	4a4e      	ldr	r2, [pc, #312]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fc6:	4b4c      	ldr	r3, [pc, #304]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fce:	613b      	str	r3, [r7, #16]
 8003fd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003fd2:	4b49      	ldr	r3, [pc, #292]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd6:	4a48      	ldr	r2, [pc, #288]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8003fde:	4b46      	ldr	r3, [pc, #280]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fe6:	60fb      	str	r3, [r7, #12]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003fea:	4b43      	ldr	r3, [pc, #268]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fee:	4a42      	ldr	r2, [pc, #264]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ff6:	4b40      	ldr	r3, [pc, #256]	; (80040f8 <HAL_LTDC_MspInit+0x1ec>)
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ffe:	60bb      	str	r3, [r7, #8]
 8004000:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8004002:	2310      	movs	r3, #16
 8004004:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004008:	2302      	movs	r3, #2
 800400a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400e:	2300      	movs	r3, #0
 8004010:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004014:	2300      	movs	r3, #0
 8004016:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800401a:	230e      	movs	r3, #14
 800401c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8004020:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004024:	4619      	mov	r1, r3
 8004026:	4835      	ldr	r0, [pc, #212]	; (80040fc <HAL_LTDC_MspInit+0x1f0>)
 8004028:	f001 ff94 	bl	8005f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 800402c:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8004030:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004034:	2302      	movs	r3, #2
 8004036:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800403a:	2300      	movs	r3, #0
 800403c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004040:	2300      	movs	r3, #0
 8004042:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004046:	230e      	movs	r3, #14
 8004048:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800404c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004050:	4619      	mov	r1, r3
 8004052:	482b      	ldr	r0, [pc, #172]	; (8004100 <HAL_LTDC_MspInit+0x1f4>)
 8004054:	f001 ff7e 	bl	8005f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8004058:	23f7      	movs	r3, #247	; 0xf7
 800405a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800405e:	2302      	movs	r3, #2
 8004060:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004064:	2300      	movs	r3, #0
 8004066:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800406a:	2300      	movs	r3, #0
 800406c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004070:	230e      	movs	r3, #14
 8004072:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8004076:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800407a:	4619      	mov	r1, r3
 800407c:	4821      	ldr	r0, [pc, #132]	; (8004104 <HAL_LTDC_MspInit+0x1f8>)
 800407e:	f001 ff69 	bl	8005f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8004082:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004086:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800408a:	2302      	movs	r3, #2
 800408c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004090:	2300      	movs	r3, #0
 8004092:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004096:	2300      	movs	r3, #0
 8004098:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800409c:	2309      	movs	r3, #9
 800409e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80040a2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80040a6:	4619      	mov	r1, r3
 80040a8:	4817      	ldr	r0, [pc, #92]	; (8004108 <HAL_LTDC_MspInit+0x1fc>)
 80040aa:	f001 ff53 	bl	8005f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80040ae:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 80040b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040b6:	2302      	movs	r3, #2
 80040b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040bc:	2300      	movs	r3, #0
 80040be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040c2:	2300      	movs	r3, #0
 80040c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80040c8:	230e      	movs	r3, #14
 80040ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80040ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80040d2:	4619      	mov	r1, r3
 80040d4:	480d      	ldr	r0, [pc, #52]	; (800410c <HAL_LTDC_MspInit+0x200>)
 80040d6:	f001 ff3d 	bl	8005f54 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80040da:	2200      	movs	r2, #0
 80040dc:	2105      	movs	r1, #5
 80040de:	2058      	movs	r0, #88	; 0x58
 80040e0:	f001 f842 	bl	8005168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80040e4:	2058      	movs	r0, #88	; 0x58
 80040e6:	f001 f85b 	bl	80051a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 80040ea:	bf00      	nop
 80040ec:	37b8      	adds	r7, #184	; 0xb8
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	40016800 	.word	0x40016800
 80040f8:	40023800 	.word	0x40023800
 80040fc:	40021000 	.word	0x40021000
 8004100:	40022400 	.word	0x40022400
 8004104:	40022800 	.word	0x40022800
 8004108:	40021800 	.word	0x40021800
 800410c:	40022000 	.word	0x40022000

08004110 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b0a4      	sub	sp, #144	; 0x90
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004118:	f107 030c 	add.w	r3, r7, #12
 800411c:	2284      	movs	r2, #132	; 0x84
 800411e:	2100      	movs	r1, #0
 8004120:	4618      	mov	r0, r3
 8004122:	f009 fc77 	bl	800da14 <memset>
  if(hrtc->Instance==RTC)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a0e      	ldr	r2, [pc, #56]	; (8004164 <HAL_RTC_MspInit+0x54>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d114      	bne.n	800415a <HAL_RTC_MspInit+0x4a>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004130:	2320      	movs	r3, #32
 8004132:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004134:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004138:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800413a:	f107 030c 	add.w	r3, r7, #12
 800413e:	4618      	mov	r0, r3
 8004140:	f004 f8ca 	bl	80082d8 <HAL_RCCEx_PeriphCLKConfig>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800414a:	f7fe f8cf 	bl	80022ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800414e:	4b06      	ldr	r3, [pc, #24]	; (8004168 <HAL_RTC_MspInit+0x58>)
 8004150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004152:	4a05      	ldr	r2, [pc, #20]	; (8004168 <HAL_RTC_MspInit+0x58>)
 8004154:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004158:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800415a:	bf00      	nop
 800415c:	3790      	adds	r7, #144	; 0x90
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	40002800 	.word	0x40002800
 8004168:	40023800 	.word	0x40023800

0800416c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b08a      	sub	sp, #40	; 0x28
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004174:	f107 0314 	add.w	r3, r7, #20
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	605a      	str	r2, [r3, #4]
 800417e:	609a      	str	r2, [r3, #8]
 8004180:	60da      	str	r2, [r3, #12]
 8004182:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a25      	ldr	r2, [pc, #148]	; (8004220 <HAL_SPI_MspInit+0xb4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d144      	bne.n	8004218 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800418e:	4b25      	ldr	r3, [pc, #148]	; (8004224 <HAL_SPI_MspInit+0xb8>)
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	4a24      	ldr	r2, [pc, #144]	; (8004224 <HAL_SPI_MspInit+0xb8>)
 8004194:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004198:	6413      	str	r3, [r2, #64]	; 0x40
 800419a:	4b22      	ldr	r3, [pc, #136]	; (8004224 <HAL_SPI_MspInit+0xb8>)
 800419c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041a2:	613b      	str	r3, [r7, #16]
 80041a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80041a6:	4b1f      	ldr	r3, [pc, #124]	; (8004224 <HAL_SPI_MspInit+0xb8>)
 80041a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041aa:	4a1e      	ldr	r2, [pc, #120]	; (8004224 <HAL_SPI_MspInit+0xb8>)
 80041ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041b0:	6313      	str	r3, [r2, #48]	; 0x30
 80041b2:	4b1c      	ldr	r3, [pc, #112]	; (8004224 <HAL_SPI_MspInit+0xb8>)
 80041b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ba:	60fb      	str	r3, [r7, #12]
 80041bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041be:	4b19      	ldr	r3, [pc, #100]	; (8004224 <HAL_SPI_MspInit+0xb8>)
 80041c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c2:	4a18      	ldr	r2, [pc, #96]	; (8004224 <HAL_SPI_MspInit+0xb8>)
 80041c4:	f043 0302 	orr.w	r3, r3, #2
 80041c8:	6313      	str	r3, [r2, #48]	; 0x30
 80041ca:	4b16      	ldr	r3, [pc, #88]	; (8004224 <HAL_SPI_MspInit+0xb8>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	60bb      	str	r3, [r7, #8]
 80041d4:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80041d6:	2303      	movs	r3, #3
 80041d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041da:	2302      	movs	r3, #2
 80041dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041de:	2300      	movs	r3, #0
 80041e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041e2:	2303      	movs	r3, #3
 80041e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041e6:	2305      	movs	r3, #5
 80041e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80041ea:	f107 0314 	add.w	r3, r7, #20
 80041ee:	4619      	mov	r1, r3
 80041f0:	480d      	ldr	r0, [pc, #52]	; (8004228 <HAL_SPI_MspInit+0xbc>)
 80041f2:	f001 feaf 	bl	8005f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 80041f6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80041fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041fc:	2302      	movs	r3, #2
 80041fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004200:	2300      	movs	r3, #0
 8004202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004204:	2300      	movs	r3, #0
 8004206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004208:	2305      	movs	r3, #5
 800420a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800420c:	f107 0314 	add.w	r3, r7, #20
 8004210:	4619      	mov	r1, r3
 8004212:	4806      	ldr	r0, [pc, #24]	; (800422c <HAL_SPI_MspInit+0xc0>)
 8004214:	f001 fe9e 	bl	8005f54 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004218:	bf00      	nop
 800421a:	3728      	adds	r7, #40	; 0x28
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40003800 	.word	0x40003800
 8004224:	40023800 	.word	0x40023800
 8004228:	40022000 	.word	0x40022000
 800422c:	40020400 	.word	0x40020400

08004230 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b08e      	sub	sp, #56	; 0x38
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800423c:	2200      	movs	r2, #0
 800423e:	601a      	str	r2, [r3, #0]
 8004240:	605a      	str	r2, [r3, #4]
 8004242:	609a      	str	r2, [r3, #8]
 8004244:	60da      	str	r2, [r3, #12]
 8004246:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a3b      	ldr	r2, [pc, #236]	; (800433c <HAL_TIM_Base_MspInit+0x10c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d10c      	bne.n	800426c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004252:	4b3b      	ldr	r3, [pc, #236]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 8004254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004256:	4a3a      	ldr	r2, [pc, #232]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	6453      	str	r3, [r2, #68]	; 0x44
 800425e:	4b38      	ldr	r3, [pc, #224]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 8004260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	623b      	str	r3, [r7, #32]
 8004268:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800426a:	e062      	b.n	8004332 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM2)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004274:	d10c      	bne.n	8004290 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004276:	4b32      	ldr	r3, [pc, #200]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 8004278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427a:	4a31      	ldr	r2, [pc, #196]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 800427c:	f043 0301 	orr.w	r3, r3, #1
 8004280:	6413      	str	r3, [r2, #64]	; 0x40
 8004282:	4b2f      	ldr	r3, [pc, #188]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	61fb      	str	r3, [r7, #28]
 800428c:	69fb      	ldr	r3, [r7, #28]
}
 800428e:	e050      	b.n	8004332 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM3)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a2b      	ldr	r2, [pc, #172]	; (8004344 <HAL_TIM_Base_MspInit+0x114>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d10c      	bne.n	80042b4 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800429a:	4b29      	ldr	r3, [pc, #164]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	4a28      	ldr	r2, [pc, #160]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 80042a0:	f043 0302 	orr.w	r3, r3, #2
 80042a4:	6413      	str	r3, [r2, #64]	; 0x40
 80042a6:	4b26      	ldr	r3, [pc, #152]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 80042a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	61bb      	str	r3, [r7, #24]
 80042b0:	69bb      	ldr	r3, [r7, #24]
}
 80042b2:	e03e      	b.n	8004332 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM5)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a23      	ldr	r2, [pc, #140]	; (8004348 <HAL_TIM_Base_MspInit+0x118>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d10c      	bne.n	80042d8 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80042be:	4b20      	ldr	r3, [pc, #128]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	4a1f      	ldr	r2, [pc, #124]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 80042c4:	f043 0308 	orr.w	r3, r3, #8
 80042c8:	6413      	str	r3, [r2, #64]	; 0x40
 80042ca:	4b1d      	ldr	r3, [pc, #116]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	f003 0308 	and.w	r3, r3, #8
 80042d2:	617b      	str	r3, [r7, #20]
 80042d4:	697b      	ldr	r3, [r7, #20]
}
 80042d6:	e02c      	b.n	8004332 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM8)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a1b      	ldr	r2, [pc, #108]	; (800434c <HAL_TIM_Base_MspInit+0x11c>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d127      	bne.n	8004332 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80042e2:	4b17      	ldr	r3, [pc, #92]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 80042e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e6:	4a16      	ldr	r2, [pc, #88]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 80042e8:	f043 0302 	orr.w	r3, r3, #2
 80042ec:	6453      	str	r3, [r2, #68]	; 0x44
 80042ee:	4b14      	ldr	r3, [pc, #80]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 80042f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	613b      	str	r3, [r7, #16]
 80042f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80042fa:	4b11      	ldr	r3, [pc, #68]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 80042fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fe:	4a10      	ldr	r2, [pc, #64]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 8004300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004304:	6313      	str	r3, [r2, #48]	; 0x30
 8004306:	4b0e      	ldr	r3, [pc, #56]	; (8004340 <HAL_TIM_Base_MspInit+0x110>)
 8004308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800430e:	60fb      	str	r3, [r7, #12]
 8004310:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004312:	2304      	movs	r3, #4
 8004314:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004316:	2302      	movs	r3, #2
 8004318:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800431a:	2300      	movs	r3, #0
 800431c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800431e:	2300      	movs	r3, #0
 8004320:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004322:	2303      	movs	r3, #3
 8004324:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800432a:	4619      	mov	r1, r3
 800432c:	4808      	ldr	r0, [pc, #32]	; (8004350 <HAL_TIM_Base_MspInit+0x120>)
 800432e:	f001 fe11 	bl	8005f54 <HAL_GPIO_Init>
}
 8004332:	bf00      	nop
 8004334:	3738      	adds	r7, #56	; 0x38
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	40010000 	.word	0x40010000
 8004340:	40023800 	.word	0x40023800
 8004344:	40000400 	.word	0x40000400
 8004348:	40000c00 	.word	0x40000c00
 800434c:	40010400 	.word	0x40010400
 8004350:	40022000 	.word	0x40022000

08004354 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b0b0      	sub	sp, #192	; 0xc0
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800435c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004360:	2200      	movs	r2, #0
 8004362:	601a      	str	r2, [r3, #0]
 8004364:	605a      	str	r2, [r3, #4]
 8004366:	609a      	str	r2, [r3, #8]
 8004368:	60da      	str	r2, [r3, #12]
 800436a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800436c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004370:	2284      	movs	r2, #132	; 0x84
 8004372:	2100      	movs	r1, #0
 8004374:	4618      	mov	r0, r3
 8004376:	f009 fb4d 	bl	800da14 <memset>
  if(huart->Instance==UART7)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a79      	ldr	r2, [pc, #484]	; (8004564 <HAL_UART_MspInit+0x210>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d13d      	bne.n	8004400 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8004384:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004388:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 800438a:	2300      	movs	r3, #0
 800438c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004390:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004394:	4618      	mov	r0, r3
 8004396:	f003 ff9f 	bl	80082d8 <HAL_RCCEx_PeriphCLKConfig>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80043a0:	f7fd ffa4 	bl	80022ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80043a4:	4b70      	ldr	r3, [pc, #448]	; (8004568 <HAL_UART_MspInit+0x214>)
 80043a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a8:	4a6f      	ldr	r2, [pc, #444]	; (8004568 <HAL_UART_MspInit+0x214>)
 80043aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80043ae:	6413      	str	r3, [r2, #64]	; 0x40
 80043b0:	4b6d      	ldr	r3, [pc, #436]	; (8004568 <HAL_UART_MspInit+0x214>)
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80043b8:	627b      	str	r3, [r7, #36]	; 0x24
 80043ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80043bc:	4b6a      	ldr	r3, [pc, #424]	; (8004568 <HAL_UART_MspInit+0x214>)
 80043be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c0:	4a69      	ldr	r2, [pc, #420]	; (8004568 <HAL_UART_MspInit+0x214>)
 80043c2:	f043 0320 	orr.w	r3, r3, #32
 80043c6:	6313      	str	r3, [r2, #48]	; 0x30
 80043c8:	4b67      	ldr	r3, [pc, #412]	; (8004568 <HAL_UART_MspInit+0x214>)
 80043ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043cc:	f003 0320 	and.w	r3, r3, #32
 80043d0:	623b      	str	r3, [r7, #32]
 80043d2:	6a3b      	ldr	r3, [r7, #32]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80043d4:	23c0      	movs	r3, #192	; 0xc0
 80043d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043da:	2302      	movs	r3, #2
 80043dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e0:	2300      	movs	r3, #0
 80043e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043e6:	2303      	movs	r3, #3
 80043e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80043ec:	2308      	movs	r3, #8
 80043ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80043f2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80043f6:	4619      	mov	r1, r3
 80043f8:	485c      	ldr	r0, [pc, #368]	; (800456c <HAL_UART_MspInit+0x218>)
 80043fa:	f001 fdab 	bl	8005f54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80043fe:	e0ac      	b.n	800455a <HAL_UART_MspInit+0x206>
  else if(huart->Instance==USART1)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a5a      	ldr	r2, [pc, #360]	; (8004570 <HAL_UART_MspInit+0x21c>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d165      	bne.n	80044d6 <HAL_UART_MspInit+0x182>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800440a:	2340      	movs	r3, #64	; 0x40
 800440c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800440e:	2300      	movs	r3, #0
 8004410:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004412:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004416:	4618      	mov	r0, r3
 8004418:	f003 ff5e 	bl	80082d8 <HAL_RCCEx_PeriphCLKConfig>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8004422:	f7fd ff63 	bl	80022ec <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004426:	4b50      	ldr	r3, [pc, #320]	; (8004568 <HAL_UART_MspInit+0x214>)
 8004428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442a:	4a4f      	ldr	r2, [pc, #316]	; (8004568 <HAL_UART_MspInit+0x214>)
 800442c:	f043 0310 	orr.w	r3, r3, #16
 8004430:	6453      	str	r3, [r2, #68]	; 0x44
 8004432:	4b4d      	ldr	r3, [pc, #308]	; (8004568 <HAL_UART_MspInit+0x214>)
 8004434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004436:	f003 0310 	and.w	r3, r3, #16
 800443a:	61fb      	str	r3, [r7, #28]
 800443c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800443e:	4b4a      	ldr	r3, [pc, #296]	; (8004568 <HAL_UART_MspInit+0x214>)
 8004440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004442:	4a49      	ldr	r2, [pc, #292]	; (8004568 <HAL_UART_MspInit+0x214>)
 8004444:	f043 0302 	orr.w	r3, r3, #2
 8004448:	6313      	str	r3, [r2, #48]	; 0x30
 800444a:	4b47      	ldr	r3, [pc, #284]	; (8004568 <HAL_UART_MspInit+0x214>)
 800444c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	61bb      	str	r3, [r7, #24]
 8004454:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004456:	4b44      	ldr	r3, [pc, #272]	; (8004568 <HAL_UART_MspInit+0x214>)
 8004458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445a:	4a43      	ldr	r2, [pc, #268]	; (8004568 <HAL_UART_MspInit+0x214>)
 800445c:	f043 0301 	orr.w	r3, r3, #1
 8004460:	6313      	str	r3, [r2, #48]	; 0x30
 8004462:	4b41      	ldr	r3, [pc, #260]	; (8004568 <HAL_UART_MspInit+0x214>)
 8004464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	617b      	str	r3, [r7, #20]
 800446c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800446e:	2380      	movs	r3, #128	; 0x80
 8004470:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004474:	2302      	movs	r3, #2
 8004476:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447a:	2300      	movs	r3, #0
 800447c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004480:	2300      	movs	r3, #0
 8004482:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004486:	2307      	movs	r3, #7
 8004488:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800448c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004490:	4619      	mov	r1, r3
 8004492:	4838      	ldr	r0, [pc, #224]	; (8004574 <HAL_UART_MspInit+0x220>)
 8004494:	f001 fd5e 	bl	8005f54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004498:	f44f 7300 	mov.w	r3, #512	; 0x200
 800449c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044a0:	2302      	movs	r3, #2
 80044a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a6:	2300      	movs	r3, #0
 80044a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044ac:	2300      	movs	r3, #0
 80044ae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80044b2:	2307      	movs	r3, #7
 80044b4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80044b8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80044bc:	4619      	mov	r1, r3
 80044be:	482e      	ldr	r0, [pc, #184]	; (8004578 <HAL_UART_MspInit+0x224>)
 80044c0:	f001 fd48 	bl	8005f54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80044c4:	2200      	movs	r2, #0
 80044c6:	2105      	movs	r1, #5
 80044c8:	2025      	movs	r0, #37	; 0x25
 80044ca:	f000 fe4d 	bl	8005168 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80044ce:	2025      	movs	r0, #37	; 0x25
 80044d0:	f000 fe66 	bl	80051a0 <HAL_NVIC_EnableIRQ>
}
 80044d4:	e041      	b.n	800455a <HAL_UART_MspInit+0x206>
  else if(huart->Instance==USART6)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a28      	ldr	r2, [pc, #160]	; (800457c <HAL_UART_MspInit+0x228>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d13c      	bne.n	800455a <HAL_UART_MspInit+0x206>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80044e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80044e4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80044e6:	2300      	movs	r3, #0
 80044e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80044f0:	4618      	mov	r0, r3
 80044f2:	f003 fef1 	bl	80082d8 <HAL_RCCEx_PeriphCLKConfig>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <HAL_UART_MspInit+0x1ac>
      Error_Handler();
 80044fc:	f7fd fef6 	bl	80022ec <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004500:	4b19      	ldr	r3, [pc, #100]	; (8004568 <HAL_UART_MspInit+0x214>)
 8004502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004504:	4a18      	ldr	r2, [pc, #96]	; (8004568 <HAL_UART_MspInit+0x214>)
 8004506:	f043 0320 	orr.w	r3, r3, #32
 800450a:	6453      	str	r3, [r2, #68]	; 0x44
 800450c:	4b16      	ldr	r3, [pc, #88]	; (8004568 <HAL_UART_MspInit+0x214>)
 800450e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004510:	f003 0320 	and.w	r3, r3, #32
 8004514:	613b      	str	r3, [r7, #16]
 8004516:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004518:	4b13      	ldr	r3, [pc, #76]	; (8004568 <HAL_UART_MspInit+0x214>)
 800451a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451c:	4a12      	ldr	r2, [pc, #72]	; (8004568 <HAL_UART_MspInit+0x214>)
 800451e:	f043 0304 	orr.w	r3, r3, #4
 8004522:	6313      	str	r3, [r2, #48]	; 0x30
 8004524:	4b10      	ldr	r3, [pc, #64]	; (8004568 <HAL_UART_MspInit+0x214>)
 8004526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	60fb      	str	r3, [r7, #12]
 800452e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8004530:	23c0      	movs	r3, #192	; 0xc0
 8004532:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004536:	2302      	movs	r3, #2
 8004538:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800453c:	2300      	movs	r3, #0
 800453e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004542:	2303      	movs	r3, #3
 8004544:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004548:	2308      	movs	r3, #8
 800454a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800454e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004552:	4619      	mov	r1, r3
 8004554:	480a      	ldr	r0, [pc, #40]	; (8004580 <HAL_UART_MspInit+0x22c>)
 8004556:	f001 fcfd 	bl	8005f54 <HAL_GPIO_Init>
}
 800455a:	bf00      	nop
 800455c:	37c0      	adds	r7, #192	; 0xc0
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	40007800 	.word	0x40007800
 8004568:	40023800 	.word	0x40023800
 800456c:	40021400 	.word	0x40021400
 8004570:	40011000 	.word	0x40011000
 8004574:	40020400 	.word	0x40020400
 8004578:	40020000 	.word	0x40020000
 800457c:	40011400 	.word	0x40011400
 8004580:	40020800 	.word	0x40020800

08004584 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800458a:	1d3b      	adds	r3, r7, #4
 800458c:	2200      	movs	r2, #0
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	605a      	str	r2, [r3, #4]
 8004592:	609a      	str	r2, [r3, #8]
 8004594:	60da      	str	r2, [r3, #12]
 8004596:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004598:	4b3a      	ldr	r3, [pc, #232]	; (8004684 <HAL_FMC_MspInit+0x100>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d16d      	bne.n	800467c <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80045a0:	4b38      	ldr	r3, [pc, #224]	; (8004684 <HAL_FMC_MspInit+0x100>)
 80045a2:	2201      	movs	r2, #1
 80045a4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80045a6:	4b38      	ldr	r3, [pc, #224]	; (8004688 <HAL_FMC_MspInit+0x104>)
 80045a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045aa:	4a37      	ldr	r2, [pc, #220]	; (8004688 <HAL_FMC_MspInit+0x104>)
 80045ac:	f043 0301 	orr.w	r3, r3, #1
 80045b0:	6393      	str	r3, [r2, #56]	; 0x38
 80045b2:	4b35      	ldr	r3, [pc, #212]	; (8004688 <HAL_FMC_MspInit+0x104>)
 80045b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80045be:	f64f 7383 	movw	r3, #65411	; 0xff83
 80045c2:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045c4:	2302      	movs	r3, #2
 80045c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c8:	2300      	movs	r3, #0
 80045ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045cc:	2303      	movs	r3, #3
 80045ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80045d0:	230c      	movs	r3, #12
 80045d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045d4:	1d3b      	adds	r3, r7, #4
 80045d6:	4619      	mov	r1, r3
 80045d8:	482c      	ldr	r0, [pc, #176]	; (800468c <HAL_FMC_MspInit+0x108>)
 80045da:	f001 fcbb 	bl	8005f54 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80045de:	f248 1333 	movw	r3, #33075	; 0x8133
 80045e2:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045e4:	2302      	movs	r3, #2
 80045e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e8:	2300      	movs	r3, #0
 80045ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045ec:	2303      	movs	r3, #3
 80045ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80045f0:	230c      	movs	r3, #12
 80045f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80045f4:	1d3b      	adds	r3, r7, #4
 80045f6:	4619      	mov	r1, r3
 80045f8:	4825      	ldr	r0, [pc, #148]	; (8004690 <HAL_FMC_MspInit+0x10c>)
 80045fa:	f001 fcab 	bl	8005f54 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80045fe:	f24c 7303 	movw	r3, #50947	; 0xc703
 8004602:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004604:	2302      	movs	r3, #2
 8004606:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004608:	2300      	movs	r3, #0
 800460a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800460c:	2303      	movs	r3, #3
 800460e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004610:	230c      	movs	r3, #12
 8004612:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004614:	1d3b      	adds	r3, r7, #4
 8004616:	4619      	mov	r1, r3
 8004618:	481e      	ldr	r0, [pc, #120]	; (8004694 <HAL_FMC_MspInit+0x110>)
 800461a:	f001 fc9b 	bl	8005f54 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 800461e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8004622:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004624:	2302      	movs	r3, #2
 8004626:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004628:	2300      	movs	r3, #0
 800462a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800462c:	2303      	movs	r3, #3
 800462e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004630:	230c      	movs	r3, #12
 8004632:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004634:	1d3b      	adds	r3, r7, #4
 8004636:	4619      	mov	r1, r3
 8004638:	4817      	ldr	r0, [pc, #92]	; (8004698 <HAL_FMC_MspInit+0x114>)
 800463a:	f001 fc8b 	bl	8005f54 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 800463e:	2328      	movs	r3, #40	; 0x28
 8004640:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004642:	2302      	movs	r3, #2
 8004644:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004646:	2300      	movs	r3, #0
 8004648:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800464a:	2303      	movs	r3, #3
 800464c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800464e:	230c      	movs	r3, #12
 8004650:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004652:	1d3b      	adds	r3, r7, #4
 8004654:	4619      	mov	r1, r3
 8004656:	4811      	ldr	r0, [pc, #68]	; (800469c <HAL_FMC_MspInit+0x118>)
 8004658:	f001 fc7c 	bl	8005f54 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800465c:	2308      	movs	r3, #8
 800465e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004660:	2302      	movs	r3, #2
 8004662:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004664:	2300      	movs	r3, #0
 8004666:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004668:	2303      	movs	r3, #3
 800466a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800466c:	230c      	movs	r3, #12
 800466e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8004670:	1d3b      	adds	r3, r7, #4
 8004672:	4619      	mov	r1, r3
 8004674:	480a      	ldr	r0, [pc, #40]	; (80046a0 <HAL_FMC_MspInit+0x11c>)
 8004676:	f001 fc6d 	bl	8005f54 <HAL_GPIO_Init>
 800467a:	e000      	b.n	800467e <HAL_FMC_MspInit+0xfa>
    return;
 800467c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800467e:	3718      	adds	r7, #24
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	200005a4 	.word	0x200005a4
 8004688:	40023800 	.word	0x40023800
 800468c:	40021000 	.word	0x40021000
 8004690:	40021800 	.word	0x40021800
 8004694:	40020c00 	.word	0x40020c00
 8004698:	40021400 	.word	0x40021400
 800469c:	40021c00 	.word	0x40021c00
 80046a0:	40020800 	.word	0x40020800

080046a4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80046ac:	f7ff ff6a 	bl	8004584 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80046b0:	bf00      	nop
 80046b2:	3708      	adds	r7, #8
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b08c      	sub	sp, #48	; 0x30
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80046c0:	2300      	movs	r3, #0
 80046c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80046c4:	2300      	movs	r3, #0
 80046c6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80046c8:	2200      	movs	r2, #0
 80046ca:	6879      	ldr	r1, [r7, #4]
 80046cc:	2036      	movs	r0, #54	; 0x36
 80046ce:	f000 fd4b 	bl	8005168 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80046d2:	2036      	movs	r0, #54	; 0x36
 80046d4:	f000 fd64 	bl	80051a0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80046d8:	4b1f      	ldr	r3, [pc, #124]	; (8004758 <HAL_InitTick+0xa0>)
 80046da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046dc:	4a1e      	ldr	r2, [pc, #120]	; (8004758 <HAL_InitTick+0xa0>)
 80046de:	f043 0310 	orr.w	r3, r3, #16
 80046e2:	6413      	str	r3, [r2, #64]	; 0x40
 80046e4:	4b1c      	ldr	r3, [pc, #112]	; (8004758 <HAL_InitTick+0xa0>)
 80046e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e8:	f003 0310 	and.w	r3, r3, #16
 80046ec:	60fb      	str	r3, [r7, #12]
 80046ee:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80046f0:	f107 0210 	add.w	r2, r7, #16
 80046f4:	f107 0314 	add.w	r3, r7, #20
 80046f8:	4611      	mov	r1, r2
 80046fa:	4618      	mov	r0, r3
 80046fc:	f003 fdba 	bl	8008274 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004700:	f003 fd90 	bl	8008224 <HAL_RCC_GetPCLK1Freq>
 8004704:	4603      	mov	r3, r0
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800470a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800470c:	4a13      	ldr	r2, [pc, #76]	; (800475c <HAL_InitTick+0xa4>)
 800470e:	fba2 2303 	umull	r2, r3, r2, r3
 8004712:	0c9b      	lsrs	r3, r3, #18
 8004714:	3b01      	subs	r3, #1
 8004716:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004718:	4b11      	ldr	r3, [pc, #68]	; (8004760 <HAL_InitTick+0xa8>)
 800471a:	4a12      	ldr	r2, [pc, #72]	; (8004764 <HAL_InitTick+0xac>)
 800471c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800471e:	4b10      	ldr	r3, [pc, #64]	; (8004760 <HAL_InitTick+0xa8>)
 8004720:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004724:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004726:	4a0e      	ldr	r2, [pc, #56]	; (8004760 <HAL_InitTick+0xa8>)
 8004728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800472c:	4b0c      	ldr	r3, [pc, #48]	; (8004760 <HAL_InitTick+0xa8>)
 800472e:	2200      	movs	r2, #0
 8004730:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004732:	4b0b      	ldr	r3, [pc, #44]	; (8004760 <HAL_InitTick+0xa8>)
 8004734:	2200      	movs	r2, #0
 8004736:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004738:	4809      	ldr	r0, [pc, #36]	; (8004760 <HAL_InitTick+0xa8>)
 800473a:	f004 fed1 	bl	80094e0 <HAL_TIM_Base_Init>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d104      	bne.n	800474e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004744:	4806      	ldr	r0, [pc, #24]	; (8004760 <HAL_InitTick+0xa8>)
 8004746:	f004 ff23 	bl	8009590 <HAL_TIM_Base_Start_IT>
 800474a:	4603      	mov	r3, r0
 800474c:	e000      	b.n	8004750 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
}
 8004750:	4618      	mov	r0, r3
 8004752:	3730      	adds	r7, #48	; 0x30
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40023800 	.word	0x40023800
 800475c:	431bde83 	.word	0x431bde83
 8004760:	200087d4 	.word	0x200087d4
 8004764:	40001000 	.word	0x40001000

08004768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800476c:	e7fe      	b.n	800476c <NMI_Handler+0x4>

0800476e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800476e:	b480      	push	{r7}
 8004770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004772:	e7fe      	b.n	8004772 <HardFault_Handler+0x4>

08004774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004774:	b480      	push	{r7}
 8004776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004778:	e7fe      	b.n	8004778 <MemManage_Handler+0x4>

0800477a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800477a:	b480      	push	{r7}
 800477c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800477e:	e7fe      	b.n	800477e <BusFault_Handler+0x4>

08004780 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004780:	b480      	push	{r7}
 8004782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004784:	e7fe      	b.n	8004784 <UsageFault_Handler+0x4>

08004786 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004786:	b480      	push	{r7}
 8004788:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800478a:	bf00      	nop
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004798:	4802      	ldr	r0, [pc, #8]	; (80047a4 <USART1_IRQHandler+0x10>)
 800479a:	f005 fbb7 	bl	8009f0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800479e:	bf00      	nop
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	200084a4 	.word	0x200084a4

080047a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SWDIO_Pin);
 80047ac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80047b0:	f001 febc 	bl	800652c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80047b4:	bf00      	nop
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 80047bc:	4b06      	ldr	r3, [pc, #24]	; (80047d8 <TIM6_DAC_IRQHandler+0x20>)
 80047be:	791b      	ldrb	r3, [r3, #4]
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d002      	beq.n	80047cc <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 80047c6:	4804      	ldr	r0, [pc, #16]	; (80047d8 <TIM6_DAC_IRQHandler+0x20>)
 80047c8:	f000 fd1a 	bl	8005200 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 80047cc:	4803      	ldr	r0, [pc, #12]	; (80047dc <TIM6_DAC_IRQHandler+0x24>)
 80047ce:	f004 ff57 	bl	8009680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80047d2:	bf00      	nop
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	2000852c 	.word	0x2000852c
 80047dc:	200087d4 	.word	0x200087d4

080047e0 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80047e4:	4802      	ldr	r0, [pc, #8]	; (80047f0 <LTDC_IRQHandler+0x10>)
 80047e6:	f002 fdc3 	bl	8007370 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80047ea:	bf00      	nop
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	20008368 	.word	0x20008368

080047f4 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80047f8:	4802      	ldr	r0, [pc, #8]	; (8004804 <DMA2D_IRQHandler+0x10>)
 80047fa:	f001 f96d 	bl	8005ad8 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80047fe:	bf00      	nop
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	20008634 	.word	0x20008634

08004808 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800480c:	4b06      	ldr	r3, [pc, #24]	; (8004828 <SystemInit+0x20>)
 800480e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004812:	4a05      	ldr	r2, [pc, #20]	; (8004828 <SystemInit+0x20>)
 8004814:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004818:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800481c:	bf00      	nop
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	e000ed00 	.word	0xe000ed00

0800482c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800482c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004864 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004830:	480d      	ldr	r0, [pc, #52]	; (8004868 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004832:	490e      	ldr	r1, [pc, #56]	; (800486c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004834:	4a0e      	ldr	r2, [pc, #56]	; (8004870 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004838:	e002      	b.n	8004840 <LoopCopyDataInit>

0800483a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800483a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800483c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800483e:	3304      	adds	r3, #4

08004840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004844:	d3f9      	bcc.n	800483a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004846:	4a0b      	ldr	r2, [pc, #44]	; (8004874 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004848:	4c0b      	ldr	r4, [pc, #44]	; (8004878 <LoopFillZerobss+0x26>)
  movs r3, #0
 800484a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800484c:	e001      	b.n	8004852 <LoopFillZerobss>

0800484e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800484e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004850:	3204      	adds	r2, #4

08004852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004854:	d3fb      	bcc.n	800484e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004856:	f7ff ffd7 	bl	8004808 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800485a:	f009 f8a7 	bl	800d9ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800485e:	f7fc f979 	bl	8000b54 <main>
  bx  lr    
 8004862:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004864:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800486c:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8004870:	08033e98 	.word	0x08033e98
  ldr r2, =_sbss
 8004874:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8004878:	20008830 	.word	0x20008830

0800487c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800487c:	e7fe      	b.n	800487c <ADC_IRQHandler>
	...

08004880 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004884:	4b08      	ldr	r3, [pc, #32]	; (80048a8 <HAL_Init+0x28>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a07      	ldr	r2, [pc, #28]	; (80048a8 <HAL_Init+0x28>)
 800488a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800488e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004890:	2003      	movs	r0, #3
 8004892:	f000 fc5e 	bl	8005152 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004896:	200f      	movs	r0, #15
 8004898:	f7ff ff0e 	bl	80046b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800489c:	f7ff f94e 	bl	8003b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	40023c00 	.word	0x40023c00

080048ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80048ac:	b480      	push	{r7}
 80048ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80048b0:	4b06      	ldr	r3, [pc, #24]	; (80048cc <HAL_IncTick+0x20>)
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	461a      	mov	r2, r3
 80048b6:	4b06      	ldr	r3, [pc, #24]	; (80048d0 <HAL_IncTick+0x24>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4413      	add	r3, r2
 80048bc:	4a04      	ldr	r2, [pc, #16]	; (80048d0 <HAL_IncTick+0x24>)
 80048be:	6013      	str	r3, [r2, #0]
}
 80048c0:	bf00      	nop
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	20000048 	.word	0x20000048
 80048d0:	20008820 	.word	0x20008820

080048d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0
  return uwTick;
 80048d8:	4b03      	ldr	r3, [pc, #12]	; (80048e8 <HAL_GetTick+0x14>)
 80048da:	681b      	ldr	r3, [r3, #0]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	20008820 	.word	0x20008820

080048ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80048f4:	f7ff ffee 	bl	80048d4 <HAL_GetTick>
 80048f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004904:	d005      	beq.n	8004912 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004906:	4b0a      	ldr	r3, [pc, #40]	; (8004930 <HAL_Delay+0x44>)
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	461a      	mov	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4413      	add	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004912:	bf00      	nop
 8004914:	f7ff ffde 	bl	80048d4 <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	429a      	cmp	r2, r3
 8004922:	d8f7      	bhi.n	8004914 <HAL_Delay+0x28>
  {
  }
}
 8004924:	bf00      	nop
 8004926:	bf00      	nop
 8004928:	3710      	adds	r7, #16
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	20000048 	.word	0x20000048

08004934 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800493c:	2300      	movs	r3, #0
 800493e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e031      	b.n	80049ae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494e:	2b00      	cmp	r3, #0
 8004950:	d109      	bne.n	8004966 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7ff f91a 	bl	8003b8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496a:	f003 0310 	and.w	r3, r3, #16
 800496e:	2b00      	cmp	r3, #0
 8004970:	d116      	bne.n	80049a0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004976:	4b10      	ldr	r3, [pc, #64]	; (80049b8 <HAL_ADC_Init+0x84>)
 8004978:	4013      	ands	r3, r2
 800497a:	f043 0202 	orr.w	r2, r3, #2
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 fa3e 	bl	8004e04 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	f023 0303 	bic.w	r3, r3, #3
 8004996:	f043 0201 	orr.w	r2, r3, #1
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	641a      	str	r2, [r3, #64]	; 0x40
 800499e:	e001      	b.n	80049a4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80049ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	ffffeefd 	.word	0xffffeefd

080049bc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d101      	bne.n	80049d6 <HAL_ADC_Start+0x1a>
 80049d2:	2302      	movs	r3, #2
 80049d4:	e0ad      	b.n	8004b32 <HAL_ADC_Start+0x176>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d018      	beq.n	8004a1e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689a      	ldr	r2, [r3, #8]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0201 	orr.w	r2, r2, #1
 80049fa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80049fc:	4b50      	ldr	r3, [pc, #320]	; (8004b40 <HAL_ADC_Start+0x184>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a50      	ldr	r2, [pc, #320]	; (8004b44 <HAL_ADC_Start+0x188>)
 8004a02:	fba2 2303 	umull	r2, r3, r2, r3
 8004a06:	0c9a      	lsrs	r2, r3, #18
 8004a08:	4613      	mov	r3, r2
 8004a0a:	005b      	lsls	r3, r3, #1
 8004a0c:	4413      	add	r3, r2
 8004a0e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004a10:	e002      	b.n	8004a18 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	3b01      	subs	r3, #1
 8004a16:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1f9      	bne.n	8004a12 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d175      	bne.n	8004b18 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a30:	4b45      	ldr	r3, [pc, #276]	; (8004b48 <HAL_ADC_Start+0x18c>)
 8004a32:	4013      	ands	r3, r2
 8004a34:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d007      	beq.n	8004a5a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a52:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a66:	d106      	bne.n	8004a76 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a6c:	f023 0206 	bic.w	r2, r3, #6
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	645a      	str	r2, [r3, #68]	; 0x44
 8004a74:	e002      	b.n	8004a7c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004a8c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004a8e:	4b2f      	ldr	r3, [pc, #188]	; (8004b4c <HAL_ADC_Start+0x190>)
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	f003 031f 	and.w	r3, r3, #31
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d10f      	bne.n	8004aba <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d143      	bne.n	8004b30 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689a      	ldr	r2, [r3, #8]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004ab6:	609a      	str	r2, [r3, #8]
 8004ab8:	e03a      	b.n	8004b30 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a24      	ldr	r2, [pc, #144]	; (8004b50 <HAL_ADC_Start+0x194>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d10e      	bne.n	8004ae2 <HAL_ADC_Start+0x126>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d107      	bne.n	8004ae2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689a      	ldr	r2, [r3, #8]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004ae0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004ae2:	4b1a      	ldr	r3, [pc, #104]	; (8004b4c <HAL_ADC_Start+0x190>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f003 0310 	and.w	r3, r3, #16
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d120      	bne.n	8004b30 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a18      	ldr	r2, [pc, #96]	; (8004b54 <HAL_ADC_Start+0x198>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d11b      	bne.n	8004b30 <HAL_ADC_Start+0x174>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d114      	bne.n	8004b30 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004b14:	609a      	str	r2, [r3, #8]
 8004b16:	e00b      	b.n	8004b30 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1c:	f043 0210 	orr.w	r2, r3, #16
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b28:	f043 0201 	orr.w	r2, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3714      	adds	r7, #20
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	20000040 	.word	0x20000040
 8004b44:	431bde83 	.word	0x431bde83
 8004b48:	fffff8fe 	.word	0xfffff8fe
 8004b4c:	40012300 	.word	0x40012300
 8004b50:	40012000 	.word	0x40012000
 8004b54:	40012200 	.word	0x40012200

08004b58 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004b62:	2300      	movs	r3, #0
 8004b64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d101      	bne.n	8004b74 <HAL_ADC_ConfigChannel+0x1c>
 8004b70:	2302      	movs	r3, #2
 8004b72:	e136      	b.n	8004de2 <HAL_ADC_ConfigChannel+0x28a>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2b09      	cmp	r3, #9
 8004b82:	d93a      	bls.n	8004bfa <HAL_ADC_ConfigChannel+0xa2>
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b8c:	d035      	beq.n	8004bfa <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68d9      	ldr	r1, [r3, #12]
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	4413      	add	r3, r2
 8004ba2:	3b1e      	subs	r3, #30
 8004ba4:	2207      	movs	r2, #7
 8004ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8004baa:	43da      	mvns	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	400a      	ands	r2, r1
 8004bb2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a8d      	ldr	r2, [pc, #564]	; (8004df0 <HAL_ADC_ConfigChannel+0x298>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d10a      	bne.n	8004bd4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68d9      	ldr	r1, [r3, #12]
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	061a      	lsls	r2, r3, #24
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004bd2:	e035      	b.n	8004c40 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68d9      	ldr	r1, [r3, #12]
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	689a      	ldr	r2, [r3, #8]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	4618      	mov	r0, r3
 8004be6:	4603      	mov	r3, r0
 8004be8:	005b      	lsls	r3, r3, #1
 8004bea:	4403      	add	r3, r0
 8004bec:	3b1e      	subs	r3, #30
 8004bee:	409a      	lsls	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004bf8:	e022      	b.n	8004c40 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	6919      	ldr	r1, [r3, #16]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	461a      	mov	r2, r3
 8004c08:	4613      	mov	r3, r2
 8004c0a:	005b      	lsls	r3, r3, #1
 8004c0c:	4413      	add	r3, r2
 8004c0e:	2207      	movs	r2, #7
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	43da      	mvns	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	400a      	ands	r2, r1
 8004c1c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6919      	ldr	r1, [r3, #16]
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	689a      	ldr	r2, [r3, #8]
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	4618      	mov	r0, r3
 8004c30:	4603      	mov	r3, r0
 8004c32:	005b      	lsls	r3, r3, #1
 8004c34:	4403      	add	r3, r0
 8004c36:	409a      	lsls	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	2b06      	cmp	r3, #6
 8004c46:	d824      	bhi.n	8004c92 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	4613      	mov	r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	4413      	add	r3, r2
 8004c58:	3b05      	subs	r3, #5
 8004c5a:	221f      	movs	r2, #31
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	43da      	mvns	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	400a      	ands	r2, r1
 8004c68:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	4618      	mov	r0, r3
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	3b05      	subs	r3, #5
 8004c84:	fa00 f203 	lsl.w	r2, r0, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	635a      	str	r2, [r3, #52]	; 0x34
 8004c90:	e04c      	b.n	8004d2c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	2b0c      	cmp	r3, #12
 8004c98:	d824      	bhi.n	8004ce4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685a      	ldr	r2, [r3, #4]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4413      	add	r3, r2
 8004caa:	3b23      	subs	r3, #35	; 0x23
 8004cac:	221f      	movs	r2, #31
 8004cae:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb2:	43da      	mvns	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	400a      	ands	r2, r1
 8004cba:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	4618      	mov	r0, r3
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	685a      	ldr	r2, [r3, #4]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4413      	add	r3, r2
 8004cd4:	3b23      	subs	r3, #35	; 0x23
 8004cd6:	fa00 f203 	lsl.w	r2, r0, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	631a      	str	r2, [r3, #48]	; 0x30
 8004ce2:	e023      	b.n	8004d2c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	4413      	add	r3, r2
 8004cf4:	3b41      	subs	r3, #65	; 0x41
 8004cf6:	221f      	movs	r2, #31
 8004cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfc:	43da      	mvns	r2, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	400a      	ands	r2, r1
 8004d04:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	4618      	mov	r0, r3
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	4413      	add	r3, r2
 8004d1e:	3b41      	subs	r3, #65	; 0x41
 8004d20:	fa00 f203 	lsl.w	r2, r0, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a30      	ldr	r2, [pc, #192]	; (8004df4 <HAL_ADC_ConfigChannel+0x29c>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d10a      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0x1f4>
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004d3e:	d105      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004d40:	4b2d      	ldr	r3, [pc, #180]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	4a2c      	ldr	r2, [pc, #176]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d46:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004d4a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a28      	ldr	r2, [pc, #160]	; (8004df4 <HAL_ADC_ConfigChannel+0x29c>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d10f      	bne.n	8004d76 <HAL_ADC_ConfigChannel+0x21e>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2b12      	cmp	r3, #18
 8004d5c:	d10b      	bne.n	8004d76 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8004d5e:	4b26      	ldr	r3, [pc, #152]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	4a25      	ldr	r2, [pc, #148]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d64:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004d68:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004d6a:	4b23      	ldr	r3, [pc, #140]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	4a22      	ldr	r2, [pc, #136]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d70:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004d74:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a1e      	ldr	r2, [pc, #120]	; (8004df4 <HAL_ADC_ConfigChannel+0x29c>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d12b      	bne.n	8004dd8 <HAL_ADC_ConfigChannel+0x280>
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a1a      	ldr	r2, [pc, #104]	; (8004df0 <HAL_ADC_ConfigChannel+0x298>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d003      	beq.n	8004d92 <HAL_ADC_ConfigChannel+0x23a>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2b11      	cmp	r3, #17
 8004d90:	d122      	bne.n	8004dd8 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8004d92:	4b19      	ldr	r3, [pc, #100]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	4a18      	ldr	r2, [pc, #96]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004d98:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004d9c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004d9e:	4b16      	ldr	r3, [pc, #88]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	4a15      	ldr	r2, [pc, #84]	; (8004df8 <HAL_ADC_ConfigChannel+0x2a0>)
 8004da4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004da8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a10      	ldr	r2, [pc, #64]	; (8004df0 <HAL_ADC_ConfigChannel+0x298>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d111      	bne.n	8004dd8 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004db4:	4b11      	ldr	r3, [pc, #68]	; (8004dfc <HAL_ADC_ConfigChannel+0x2a4>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a11      	ldr	r2, [pc, #68]	; (8004e00 <HAL_ADC_ConfigChannel+0x2a8>)
 8004dba:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbe:	0c9a      	lsrs	r2, r3, #18
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	4413      	add	r3, r2
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004dca:	e002      	b.n	8004dd2 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1f9      	bne.n	8004dcc <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3714      	adds	r7, #20
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	10000012 	.word	0x10000012
 8004df4:	40012000 	.word	0x40012000
 8004df8:	40012300 	.word	0x40012300
 8004dfc:	20000040 	.word	0x20000040
 8004e00:	431bde83 	.word	0x431bde83

08004e04 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004e0c:	4b78      	ldr	r3, [pc, #480]	; (8004ff0 <ADC_Init+0x1ec>)
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	4a77      	ldr	r2, [pc, #476]	; (8004ff0 <ADC_Init+0x1ec>)
 8004e12:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004e16:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004e18:	4b75      	ldr	r3, [pc, #468]	; (8004ff0 <ADC_Init+0x1ec>)
 8004e1a:	685a      	ldr	r2, [r3, #4]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	4973      	ldr	r1, [pc, #460]	; (8004ff0 <ADC_Init+0x1ec>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6859      	ldr	r1, [r3, #4]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	021a      	lsls	r2, r3, #8
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004e58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6859      	ldr	r1, [r3, #4]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689a      	ldr	r2, [r3, #8]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6899      	ldr	r1, [r3, #8]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e92:	4a58      	ldr	r2, [pc, #352]	; (8004ff4 <ADC_Init+0x1f0>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d022      	beq.n	8004ede <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689a      	ldr	r2, [r3, #8]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004ea6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6899      	ldr	r1, [r3, #8]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	689a      	ldr	r2, [r3, #8]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004ec8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	6899      	ldr	r1, [r3, #8]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	609a      	str	r2, [r3, #8]
 8004edc:	e00f      	b.n	8004efe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004eec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004efc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0202 	bic.w	r2, r2, #2
 8004f0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6899      	ldr	r1, [r3, #8]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	005a      	lsls	r2, r3, #1
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d01b      	beq.n	8004f64 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	685a      	ldr	r2, [r3, #4]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f3a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685a      	ldr	r2, [r3, #4]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004f4a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	6859      	ldr	r1, [r3, #4]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f56:	3b01      	subs	r3, #1
 8004f58:	035a      	lsls	r2, r3, #13
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	605a      	str	r2, [r3, #4]
 8004f62:	e007      	b.n	8004f74 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f72:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004f82:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	051a      	lsls	r2, r3, #20
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004fa8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6899      	ldr	r1, [r3, #8]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004fb6:	025a      	lsls	r2, r3, #9
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689a      	ldr	r2, [r3, #8]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6899      	ldr	r1, [r3, #8]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	029a      	lsls	r2, r3, #10
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	430a      	orrs	r2, r1
 8004fe2:	609a      	str	r2, [r3, #8]
}
 8004fe4:	bf00      	nop
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr
 8004ff0:	40012300 	.word	0x40012300
 8004ff4:	0f000001 	.word	0x0f000001

08004ff8 <__NVIC_SetPriorityGrouping>:
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f003 0307 	and.w	r3, r3, #7
 8005006:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005008:	4b0b      	ldr	r3, [pc, #44]	; (8005038 <__NVIC_SetPriorityGrouping+0x40>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800500e:	68ba      	ldr	r2, [r7, #8]
 8005010:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005014:	4013      	ands	r3, r2
 8005016:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005020:	4b06      	ldr	r3, [pc, #24]	; (800503c <__NVIC_SetPriorityGrouping+0x44>)
 8005022:	4313      	orrs	r3, r2
 8005024:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005026:	4a04      	ldr	r2, [pc, #16]	; (8005038 <__NVIC_SetPriorityGrouping+0x40>)
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	60d3      	str	r3, [r2, #12]
}
 800502c:	bf00      	nop
 800502e:	3714      	adds	r7, #20
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	e000ed00 	.word	0xe000ed00
 800503c:	05fa0000 	.word	0x05fa0000

08005040 <__NVIC_GetPriorityGrouping>:
{
 8005040:	b480      	push	{r7}
 8005042:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005044:	4b04      	ldr	r3, [pc, #16]	; (8005058 <__NVIC_GetPriorityGrouping+0x18>)
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	0a1b      	lsrs	r3, r3, #8
 800504a:	f003 0307 	and.w	r3, r3, #7
}
 800504e:	4618      	mov	r0, r3
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr
 8005058:	e000ed00 	.word	0xe000ed00

0800505c <__NVIC_EnableIRQ>:
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	4603      	mov	r3, r0
 8005064:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800506a:	2b00      	cmp	r3, #0
 800506c:	db0b      	blt.n	8005086 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800506e:	79fb      	ldrb	r3, [r7, #7]
 8005070:	f003 021f 	and.w	r2, r3, #31
 8005074:	4907      	ldr	r1, [pc, #28]	; (8005094 <__NVIC_EnableIRQ+0x38>)
 8005076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800507a:	095b      	lsrs	r3, r3, #5
 800507c:	2001      	movs	r0, #1
 800507e:	fa00 f202 	lsl.w	r2, r0, r2
 8005082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005086:	bf00      	nop
 8005088:	370c      	adds	r7, #12
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	e000e100 	.word	0xe000e100

08005098 <__NVIC_SetPriority>:
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	4603      	mov	r3, r0
 80050a0:	6039      	str	r1, [r7, #0]
 80050a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	db0a      	blt.n	80050c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	b2da      	uxtb	r2, r3
 80050b0:	490c      	ldr	r1, [pc, #48]	; (80050e4 <__NVIC_SetPriority+0x4c>)
 80050b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b6:	0112      	lsls	r2, r2, #4
 80050b8:	b2d2      	uxtb	r2, r2
 80050ba:	440b      	add	r3, r1
 80050bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80050c0:	e00a      	b.n	80050d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	b2da      	uxtb	r2, r3
 80050c6:	4908      	ldr	r1, [pc, #32]	; (80050e8 <__NVIC_SetPriority+0x50>)
 80050c8:	79fb      	ldrb	r3, [r7, #7]
 80050ca:	f003 030f 	and.w	r3, r3, #15
 80050ce:	3b04      	subs	r3, #4
 80050d0:	0112      	lsls	r2, r2, #4
 80050d2:	b2d2      	uxtb	r2, r2
 80050d4:	440b      	add	r3, r1
 80050d6:	761a      	strb	r2, [r3, #24]
}
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr
 80050e4:	e000e100 	.word	0xe000e100
 80050e8:	e000ed00 	.word	0xe000ed00

080050ec <NVIC_EncodePriority>:
{
 80050ec:	b480      	push	{r7}
 80050ee:	b089      	sub	sp, #36	; 0x24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f003 0307 	and.w	r3, r3, #7
 80050fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	f1c3 0307 	rsb	r3, r3, #7
 8005106:	2b04      	cmp	r3, #4
 8005108:	bf28      	it	cs
 800510a:	2304      	movcs	r3, #4
 800510c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	3304      	adds	r3, #4
 8005112:	2b06      	cmp	r3, #6
 8005114:	d902      	bls.n	800511c <NVIC_EncodePriority+0x30>
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	3b03      	subs	r3, #3
 800511a:	e000      	b.n	800511e <NVIC_EncodePriority+0x32>
 800511c:	2300      	movs	r3, #0
 800511e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005120:	f04f 32ff 	mov.w	r2, #4294967295
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	fa02 f303 	lsl.w	r3, r2, r3
 800512a:	43da      	mvns	r2, r3
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	401a      	ands	r2, r3
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005134:	f04f 31ff 	mov.w	r1, #4294967295
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	fa01 f303 	lsl.w	r3, r1, r3
 800513e:	43d9      	mvns	r1, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005144:	4313      	orrs	r3, r2
}
 8005146:	4618      	mov	r0, r3
 8005148:	3724      	adds	r7, #36	; 0x24
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005152:	b580      	push	{r7, lr}
 8005154:	b082      	sub	sp, #8
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7ff ff4c 	bl	8004ff8 <__NVIC_SetPriorityGrouping>
}
 8005160:	bf00      	nop
 8005162:	3708      	adds	r7, #8
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	4603      	mov	r3, r0
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
 8005174:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005176:	2300      	movs	r3, #0
 8005178:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800517a:	f7ff ff61 	bl	8005040 <__NVIC_GetPriorityGrouping>
 800517e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	68b9      	ldr	r1, [r7, #8]
 8005184:	6978      	ldr	r0, [r7, #20]
 8005186:	f7ff ffb1 	bl	80050ec <NVIC_EncodePriority>
 800518a:	4602      	mov	r2, r0
 800518c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005190:	4611      	mov	r1, r2
 8005192:	4618      	mov	r0, r3
 8005194:	f7ff ff80 	bl	8005098 <__NVIC_SetPriority>
}
 8005198:	bf00      	nop
 800519a:	3718      	adds	r7, #24
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	4603      	mov	r3, r0
 80051a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7ff ff54 	bl	800505c <__NVIC_EnableIRQ>
}
 80051b4:	bf00      	nop
 80051b6:	3708      	adds	r7, #8
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e014      	b.n	80051f8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	791b      	ldrb	r3, [r3, #4]
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d105      	bne.n	80051e4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f7fe fd42 	bl	8003c68 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3708      	adds	r7, #8
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005212:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005216:	d120      	bne.n	800525a <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800521e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005222:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005226:	d118      	bne.n	800525a <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2204      	movs	r2, #4
 800522c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	f043 0201 	orr.w	r2, r3, #1
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005242:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005252:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 f82d 	bl	80052b4 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005264:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005268:	d120      	bne.n	80052ac <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005270:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005274:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005278:	d118      	bne.n	80052ac <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2204      	movs	r2, #4
 800527e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	f043 0202 	orr.w	r2, r3, #2
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005294:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80052a4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f85d 	bl	8005366 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80052ac:	bf00      	nop
 80052ae:	3708      	adds	r7, #8
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	795b      	ldrb	r3, [r3, #5]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d101      	bne.n	80052e0 <HAL_DAC_ConfigChannel+0x18>
 80052dc:	2302      	movs	r3, #2
 80052de:	e03c      	b.n	800535a <HAL_DAC_ConfigChannel+0x92>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2202      	movs	r2, #2
 80052ea:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f003 0310 	and.w	r3, r3, #16
 80052fa:	f640 72fe 	movw	r2, #4094	; 0xffe
 80052fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005302:	43db      	mvns	r3, r3
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	4013      	ands	r3, r2
 8005308:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	4313      	orrs	r3, r2
 8005314:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f003 0310 	and.w	r3, r3, #16
 800531c:	693a      	ldr	r2, [r7, #16]
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	4313      	orrs	r3, r2
 8005326:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6819      	ldr	r1, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f003 0310 	and.w	r3, r3, #16
 800533c:	22c0      	movs	r2, #192	; 0xc0
 800533e:	fa02 f303 	lsl.w	r3, r2, r3
 8005342:	43da      	mvns	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	400a      	ands	r2, r1
 800534a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2201      	movs	r2, #1
 8005350:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	371c      	adds	r7, #28
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr

08005366 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005366:	b480      	push	{r7}
 8005368:	b083      	sub	sp, #12
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800536e:	bf00      	nop
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr
	...

0800537c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b086      	sub	sp, #24
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005388:	f7ff faa4 	bl	80048d4 <HAL_GetTick>
 800538c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d101      	bne.n	8005398 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e099      	b.n	80054cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2202      	movs	r2, #2
 800539c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f022 0201 	bic.w	r2, r2, #1
 80053b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053b8:	e00f      	b.n	80053da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80053ba:	f7ff fa8b 	bl	80048d4 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	2b05      	cmp	r3, #5
 80053c6:	d908      	bls.n	80053da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2220      	movs	r2, #32
 80053cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2203      	movs	r2, #3
 80053d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e078      	b.n	80054cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1e8      	bne.n	80053ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	4b38      	ldr	r3, [pc, #224]	; (80054d4 <HAL_DMA_Init+0x158>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005406:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005412:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	699b      	ldr	r3, [r3, #24]
 8005418:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800541e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a1b      	ldr	r3, [r3, #32]
 8005424:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	4313      	orrs	r3, r2
 800542a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005430:	2b04      	cmp	r3, #4
 8005432:	d107      	bne.n	8005444 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543c:	4313      	orrs	r3, r2
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	4313      	orrs	r3, r2
 8005442:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	697a      	ldr	r2, [r7, #20]
 800544a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	f023 0307 	bic.w	r3, r3, #7
 800545a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	4313      	orrs	r3, r2
 8005464:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546a:	2b04      	cmp	r3, #4
 800546c:	d117      	bne.n	800549e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	4313      	orrs	r3, r2
 8005476:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00e      	beq.n	800549e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 f94f 	bl	8005724 <DMA_CheckFifoParam>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d008      	beq.n	800549e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2240      	movs	r2, #64	; 0x40
 8005490:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800549a:	2301      	movs	r3, #1
 800549c:	e016      	b.n	80054cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f906 	bl	80056b8 <DMA_CalcBaseAndBitshift>
 80054ac:	4603      	mov	r3, r0
 80054ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054b4:	223f      	movs	r2, #63	; 0x3f
 80054b6:	409a      	lsls	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3718      	adds	r7, #24
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	f010803f 	.word	0xf010803f

080054d8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e050      	b.n	800558c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d101      	bne.n	80054fa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80054f6:	2302      	movs	r3, #2
 80054f8:	e048      	b.n	800558c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f022 0201 	bic.w	r2, r2, #1
 8005508:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2200      	movs	r2, #0
 8005510:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2200      	movs	r2, #0
 8005518:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2200      	movs	r2, #0
 8005520:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2200      	movs	r2, #0
 8005528:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2200      	movs	r2, #0
 8005530:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2221      	movs	r2, #33	; 0x21
 8005538:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f8bc 	bl	80056b8 <DMA_CalcBaseAndBitshift>
 8005540:	4603      	mov	r3, r0
 8005542:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005548:	223f      	movs	r2, #63	; 0x3f
 800554a:	409a      	lsls	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80055a2:	f7ff f997 	bl	80048d4 <HAL_GetTick>
 80055a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d008      	beq.n	80055c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2280      	movs	r2, #128	; 0x80
 80055b8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e052      	b.n	800566c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f022 0216 	bic.w	r2, r2, #22
 80055d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	695a      	ldr	r2, [r3, #20]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d103      	bne.n	80055f6 <HAL_DMA_Abort+0x62>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d007      	beq.n	8005606 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 0208 	bic.w	r2, r2, #8
 8005604:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f022 0201 	bic.w	r2, r2, #1
 8005614:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005616:	e013      	b.n	8005640 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005618:	f7ff f95c 	bl	80048d4 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	2b05      	cmp	r3, #5
 8005624:	d90c      	bls.n	8005640 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2220      	movs	r2, #32
 800562a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2203      	movs	r2, #3
 8005630:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	e015      	b.n	800566c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1e4      	bne.n	8005618 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005652:	223f      	movs	r2, #63	; 0x3f
 8005654:	409a      	lsls	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005682:	b2db      	uxtb	r3, r3
 8005684:	2b02      	cmp	r3, #2
 8005686:	d004      	beq.n	8005692 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2280      	movs	r2, #128	; 0x80
 800568c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e00c      	b.n	80056ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2205      	movs	r2, #5
 8005696:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f022 0201 	bic.w	r2, r2, #1
 80056a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	3b10      	subs	r3, #16
 80056c8:	4a13      	ldr	r2, [pc, #76]	; (8005718 <DMA_CalcBaseAndBitshift+0x60>)
 80056ca:	fba2 2303 	umull	r2, r3, r2, r3
 80056ce:	091b      	lsrs	r3, r3, #4
 80056d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80056d2:	4a12      	ldr	r2, [pc, #72]	; (800571c <DMA_CalcBaseAndBitshift+0x64>)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	4413      	add	r3, r2
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	461a      	mov	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2b03      	cmp	r3, #3
 80056e4:	d908      	bls.n	80056f8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	461a      	mov	r2, r3
 80056ec:	4b0c      	ldr	r3, [pc, #48]	; (8005720 <DMA_CalcBaseAndBitshift+0x68>)
 80056ee:	4013      	ands	r3, r2
 80056f0:	1d1a      	adds	r2, r3, #4
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	659a      	str	r2, [r3, #88]	; 0x58
 80056f6:	e006      	b.n	8005706 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	461a      	mov	r2, r3
 80056fe:	4b08      	ldr	r3, [pc, #32]	; (8005720 <DMA_CalcBaseAndBitshift+0x68>)
 8005700:	4013      	ands	r3, r2
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800570a:	4618      	mov	r0, r3
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	aaaaaaab 	.word	0xaaaaaaab
 800571c:	08033e20 	.word	0x08033e20
 8005720:	fffffc00 	.word	0xfffffc00

08005724 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800572c:	2300      	movs	r3, #0
 800572e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005734:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d11f      	bne.n	800577e <DMA_CheckFifoParam+0x5a>
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	2b03      	cmp	r3, #3
 8005742:	d856      	bhi.n	80057f2 <DMA_CheckFifoParam+0xce>
 8005744:	a201      	add	r2, pc, #4	; (adr r2, 800574c <DMA_CheckFifoParam+0x28>)
 8005746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800574a:	bf00      	nop
 800574c:	0800575d 	.word	0x0800575d
 8005750:	0800576f 	.word	0x0800576f
 8005754:	0800575d 	.word	0x0800575d
 8005758:	080057f3 	.word	0x080057f3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005760:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005764:	2b00      	cmp	r3, #0
 8005766:	d046      	beq.n	80057f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800576c:	e043      	b.n	80057f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005772:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005776:	d140      	bne.n	80057fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800577c:	e03d      	b.n	80057fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005786:	d121      	bne.n	80057cc <DMA_CheckFifoParam+0xa8>
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	2b03      	cmp	r3, #3
 800578c:	d837      	bhi.n	80057fe <DMA_CheckFifoParam+0xda>
 800578e:	a201      	add	r2, pc, #4	; (adr r2, 8005794 <DMA_CheckFifoParam+0x70>)
 8005790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005794:	080057a5 	.word	0x080057a5
 8005798:	080057ab 	.word	0x080057ab
 800579c:	080057a5 	.word	0x080057a5
 80057a0:	080057bd 	.word	0x080057bd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	73fb      	strb	r3, [r7, #15]
      break;
 80057a8:	e030      	b.n	800580c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d025      	beq.n	8005802 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057ba:	e022      	b.n	8005802 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80057c4:	d11f      	bne.n	8005806 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80057ca:	e01c      	b.n	8005806 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d903      	bls.n	80057da <DMA_CheckFifoParam+0xb6>
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	2b03      	cmp	r3, #3
 80057d6:	d003      	beq.n	80057e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80057d8:	e018      	b.n	800580c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	73fb      	strb	r3, [r7, #15]
      break;
 80057de:	e015      	b.n	800580c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00e      	beq.n	800580a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	73fb      	strb	r3, [r7, #15]
      break;
 80057f0:	e00b      	b.n	800580a <DMA_CheckFifoParam+0xe6>
      break;
 80057f2:	bf00      	nop
 80057f4:	e00a      	b.n	800580c <DMA_CheckFifoParam+0xe8>
      break;
 80057f6:	bf00      	nop
 80057f8:	e008      	b.n	800580c <DMA_CheckFifoParam+0xe8>
      break;
 80057fa:	bf00      	nop
 80057fc:	e006      	b.n	800580c <DMA_CheckFifoParam+0xe8>
      break;
 80057fe:	bf00      	nop
 8005800:	e004      	b.n	800580c <DMA_CheckFifoParam+0xe8>
      break;
 8005802:	bf00      	nop
 8005804:	e002      	b.n	800580c <DMA_CheckFifoParam+0xe8>
      break;   
 8005806:	bf00      	nop
 8005808:	e000      	b.n	800580c <DMA_CheckFifoParam+0xe8>
      break;
 800580a:	bf00      	nop
    }
  } 
  
  return status; 
 800580c:	7bfb      	ldrb	r3, [r7, #15]
}
 800580e:	4618      	mov	r0, r3
 8005810:	3714      	adds	r7, #20
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop

0800581c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e039      	b.n	80058a2 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005834:	b2db      	uxtb	r3, r3
 8005836:	2b00      	cmp	r3, #0
 8005838:	d106      	bne.n	8005848 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7fe fa58 	bl	8003cf8 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	430a      	orrs	r2, r1
 8005864:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800586c:	f023 0107 	bic.w	r1, r3, #7
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	430a      	orrs	r2, r1
 800587a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005882:	4b0a      	ldr	r3, [pc, #40]	; (80058ac <HAL_DMA2D_Init+0x90>)
 8005884:	4013      	ands	r3, r2
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	68d1      	ldr	r1, [r2, #12]
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	6812      	ldr	r2, [r2, #0]
 800588e:	430b      	orrs	r3, r1
 8005890:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3708      	adds	r7, #8
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	ffffc000 	.word	0xffffc000

080058b0 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af02      	add	r7, sp, #8
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
 80058bc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d101      	bne.n	80058cc <HAL_DMA2D_Start+0x1c>
 80058c8:	2302      	movs	r3, #2
 80058ca:	e018      	b.n	80058fe <HAL_DMA2D_Start+0x4e>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	68b9      	ldr	r1, [r7, #8]
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f000 fa98 	bl	8005e1c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f042 0201 	orr.w	r2, r2, #1
 80058fa:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b086      	sub	sp, #24
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
 800590e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8005910:	2300      	movs	r3, #0
 8005912:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b00      	cmp	r3, #0
 8005920:	d056      	beq.n	80059d0 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005922:	f7fe ffd7 	bl	80048d4 <HAL_GetTick>
 8005926:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005928:	e04b      	b.n	80059c2 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8005938:	2b00      	cmp	r3, #0
 800593a:	d023      	beq.n	8005984 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f003 0320 	and.w	r3, r3, #32
 8005942:	2b00      	cmp	r3, #0
 8005944:	d005      	beq.n	8005952 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800594a:	f043 0202 	orr.w	r2, r3, #2
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	2b00      	cmp	r3, #0
 800595a:	d005      	beq.n	8005968 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005960:	f043 0201 	orr.w	r2, r3, #1
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2221      	movs	r2, #33	; 0x21
 800596e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2204      	movs	r2, #4
 8005974:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e0a5      	b.n	8005ad0 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800598a:	d01a      	beq.n	80059c2 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800598c:	f7fe ffa2 	bl	80048d4 <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	683a      	ldr	r2, [r7, #0]
 8005998:	429a      	cmp	r2, r3
 800599a:	d302      	bcc.n	80059a2 <HAL_DMA2D_PollForTransfer+0x9c>
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10f      	bne.n	80059c2 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059a6:	f043 0220 	orr.w	r2, r3, #32
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2203      	movs	r2, #3
 80059b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e086      	b.n	8005ad0 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d0ac      	beq.n	800592a <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	69db      	ldr	r3, [r3, #28]
 80059d6:	f003 0320 	and.w	r3, r3, #32
 80059da:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e2:	f003 0320 	and.w	r3, r3, #32
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d061      	beq.n	8005ab6 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80059f2:	f7fe ff6f 	bl	80048d4 <HAL_GetTick>
 80059f6:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80059f8:	e056      	b.n	8005aa8 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d02e      	beq.n	8005a6a <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f003 0308 	and.w	r3, r3, #8
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d005      	beq.n	8005a22 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a1a:	f043 0204 	orr.w	r2, r3, #4
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f003 0320 	and.w	r3, r3, #32
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d005      	beq.n	8005a38 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a30:	f043 0202 	orr.w	r2, r3, #2
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f003 0301 	and.w	r3, r3, #1
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d005      	beq.n	8005a4e <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a46:	f043 0201 	orr.w	r2, r3, #1
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2229      	movs	r2, #41	; 0x29
 8005a54:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2204      	movs	r2, #4
 8005a5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e032      	b.n	8005ad0 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a70:	d01a      	beq.n	8005aa8 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005a72:	f7fe ff2f 	bl	80048d4 <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	683a      	ldr	r2, [r7, #0]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d302      	bcc.n	8005a88 <HAL_DMA2D_PollForTransfer+0x182>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d10f      	bne.n	8005aa8 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a8c:	f043 0220 	orr.w	r2, r3, #32
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2203      	movs	r2, #3
 8005a98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e013      	b.n	8005ad0 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f003 0310 	and.w	r3, r3, #16
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d0a1      	beq.n	80059fa <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	2212      	movs	r2, #18
 8005abc:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3718      	adds	r7, #24
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d026      	beq.n	8005b48 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d021      	beq.n	8005b48 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b12:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b18:	f043 0201 	orr.w	r2, r3, #1
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2201      	movs	r2, #1
 8005b26:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2204      	movs	r2, #4
 8005b2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d003      	beq.n	8005b48 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	695b      	ldr	r3, [r3, #20]
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f003 0320 	and.w	r3, r3, #32
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d026      	beq.n	8005ba0 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d021      	beq.n	8005ba0 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b6a:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2220      	movs	r2, #32
 8005b72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b78:	f043 0202 	orr.w	r2, r3, #2
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2204      	movs	r2, #4
 8005b84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d003      	beq.n	8005ba0 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f003 0308 	and.w	r3, r3, #8
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d026      	beq.n	8005bf8 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d021      	beq.n	8005bf8 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bc2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2208      	movs	r2, #8
 8005bca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bd0:	f043 0204 	orr.w	r2, r3, #4
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2204      	movs	r2, #4
 8005bdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d003      	beq.n	8005bf8 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	695b      	ldr	r3, [r3, #20]
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f003 0304 	and.w	r3, r3, #4
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d013      	beq.n	8005c2a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d00e      	beq.n	8005c2a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c1a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2204      	movs	r2, #4
 8005c22:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 f853 	bl	8005cd0 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f003 0302 	and.w	r3, r3, #2
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d024      	beq.n	8005c7e <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d01f      	beq.n	8005c7e <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c4c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2202      	movs	r2, #2
 8005c54:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f003 0310 	and.w	r3, r3, #16
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d01f      	beq.n	8005cc8 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d01a      	beq.n	8005cc8 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ca0:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2210      	movs	r2, #16
 8005ca8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 f80e 	bl	8005ce4 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8005cc8:	bf00      	nop
 8005cca:	3710      	adds	r7, #16
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d101      	bne.n	8005d18 <HAL_DMA2D_ConfigLayer+0x20>
 8005d14:	2302      	movs	r3, #2
 8005d16:	e079      	b.n	8005e0c <HAL_DMA2D_ConfigLayer+0x114>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2202      	movs	r2, #2
 8005d24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	011b      	lsls	r3, r3, #4
 8005d2c:	3318      	adds	r3, #24
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	4413      	add	r3, r2
 8005d32:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	685a      	ldr	r2, [r3, #4]
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	041b      	lsls	r3, r3, #16
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005d42:	4b35      	ldr	r3, [pc, #212]	; (8005e18 <HAL_DMA2D_ConfigLayer+0x120>)
 8005d44:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	2b0a      	cmp	r3, #10
 8005d4c:	d003      	beq.n	8005d56 <HAL_DMA2D_ConfigLayer+0x5e>
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	2b09      	cmp	r3, #9
 8005d54:	d107      	bne.n	8005d66 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	617b      	str	r3, [r7, #20]
 8005d64:	e005      	b.n	8005d72 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	061b      	lsls	r3, r3, #24
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d120      	bne.n	8005dba <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	43db      	mvns	r3, r3
 8005d82:	ea02 0103 	and.w	r1, r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	697a      	ldr	r2, [r7, #20]
 8005d8c:	430a      	orrs	r2, r1
 8005d8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	6812      	ldr	r2, [r2, #0]
 8005d98:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	2b0a      	cmp	r3, #10
 8005da0:	d003      	beq.n	8005daa <HAL_DMA2D_ConfigLayer+0xb2>
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2b09      	cmp	r3, #9
 8005da8:	d127      	bne.n	8005dfa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	68da      	ldr	r2, [r3, #12]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005db6:	629a      	str	r2, [r3, #40]	; 0x28
 8005db8:	e01f      	b.n	8005dfa <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	69da      	ldr	r2, [r3, #28]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	43db      	mvns	r3, r3
 8005dc4:	ea02 0103 	and.w	r1, r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	693a      	ldr	r2, [r7, #16]
 8005dd8:	6812      	ldr	r2, [r2, #0]
 8005dda:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	2b0a      	cmp	r3, #10
 8005de2:	d003      	beq.n	8005dec <HAL_DMA2D_ConfigLayer+0xf4>
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	2b09      	cmp	r3, #9
 8005dea:	d106      	bne.n	8005dfa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005df8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	371c      	adds	r7, #28
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr
 8005e18:	ff03000f 	.word	0xff03000f

08005e1c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b08b      	sub	sp, #44	; 0x2c
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	60b9      	str	r1, [r7, #8]
 8005e26:	607a      	str	r2, [r7, #4]
 8005e28:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e30:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	041a      	lsls	r2, r3, #16
 8005e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e3a:	431a      	orrs	r2, r3
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	430a      	orrs	r2, r1
 8005e42:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005e54:	d174      	bne.n	8005f40 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005e5c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005e64:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005e6c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d108      	bne.n	8005e8e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	431a      	orrs	r2, r3
 8005e82:	6a3b      	ldr	r3, [r7, #32]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8005e8c:	e053      	b.n	8005f36 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d106      	bne.n	8005ea4 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005e96:	69ba      	ldr	r2, [r7, #24]
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	697a      	ldr	r2, [r7, #20]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ea2:	e048      	b.n	8005f36 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d111      	bne.n	8005ed0 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	0cdb      	lsrs	r3, r3, #19
 8005eb0:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	0a9b      	lsrs	r3, r3, #10
 8005eb6:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	08db      	lsrs	r3, r3, #3
 8005ebc:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	015a      	lsls	r2, r3, #5
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	02db      	lsls	r3, r3, #11
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8005ece:	e032      	b.n	8005f36 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	2b03      	cmp	r3, #3
 8005ed6:	d117      	bne.n	8005f08 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005ed8:	6a3b      	ldr	r3, [r7, #32]
 8005eda:	0fdb      	lsrs	r3, r3, #31
 8005edc:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	0cdb      	lsrs	r3, r3, #19
 8005ee2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	0adb      	lsrs	r3, r3, #11
 8005ee8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	08db      	lsrs	r3, r3, #3
 8005eee:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	015a      	lsls	r2, r3, #5
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	029b      	lsls	r3, r3, #10
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	6a3b      	ldr	r3, [r7, #32]
 8005efc:	03db      	lsls	r3, r3, #15
 8005efe:	4313      	orrs	r3, r2
 8005f00:	697a      	ldr	r2, [r7, #20]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	627b      	str	r3, [r7, #36]	; 0x24
 8005f06:	e016      	b.n	8005f36 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8005f08:	6a3b      	ldr	r3, [r7, #32]
 8005f0a:	0f1b      	lsrs	r3, r3, #28
 8005f0c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	0d1b      	lsrs	r3, r3, #20
 8005f12:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	0b1b      	lsrs	r3, r3, #12
 8005f18:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	091b      	lsrs	r3, r3, #4
 8005f1e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	011a      	lsls	r2, r3, #4
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	021b      	lsls	r3, r3, #8
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	6a3b      	ldr	r3, [r7, #32]
 8005f2c:	031b      	lsls	r3, r3, #12
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f3c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8005f3e:	e003      	b.n	8005f48 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	60da      	str	r2, [r3, #12]
}
 8005f48:	bf00      	nop
 8005f4a:	372c      	adds	r7, #44	; 0x2c
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b089      	sub	sp, #36	; 0x24
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005f62:	2300      	movs	r3, #0
 8005f64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005f66:	2300      	movs	r3, #0
 8005f68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005f6e:	2300      	movs	r3, #0
 8005f70:	61fb      	str	r3, [r7, #28]
 8005f72:	e175      	b.n	8006260 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005f74:	2201      	movs	r2, #1
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	4013      	ands	r3, r2
 8005f86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005f88:	693a      	ldr	r2, [r7, #16]
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	f040 8164 	bne.w	800625a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f003 0303 	and.w	r3, r3, #3
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d005      	beq.n	8005faa <HAL_GPIO_Init+0x56>
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	f003 0303 	and.w	r3, r3, #3
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d130      	bne.n	800600c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	005b      	lsls	r3, r3, #1
 8005fb4:	2203      	movs	r2, #3
 8005fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fba:	43db      	mvns	r3, r3
 8005fbc:	69ba      	ldr	r2, [r7, #24]
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	68da      	ldr	r2, [r3, #12]
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	005b      	lsls	r3, r3, #1
 8005fca:	fa02 f303 	lsl.w	r3, r2, r3
 8005fce:	69ba      	ldr	r2, [r7, #24]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	69ba      	ldr	r2, [r7, #24]
 8005fd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe8:	43db      	mvns	r3, r3
 8005fea:	69ba      	ldr	r2, [r7, #24]
 8005fec:	4013      	ands	r3, r2
 8005fee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	091b      	lsrs	r3, r3, #4
 8005ff6:	f003 0201 	and.w	r2, r3, #1
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8006000:	69ba      	ldr	r2, [r7, #24]
 8006002:	4313      	orrs	r3, r2
 8006004:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	69ba      	ldr	r2, [r7, #24]
 800600a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f003 0303 	and.w	r3, r3, #3
 8006014:	2b03      	cmp	r3, #3
 8006016:	d017      	beq.n	8006048 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	005b      	lsls	r3, r3, #1
 8006022:	2203      	movs	r2, #3
 8006024:	fa02 f303 	lsl.w	r3, r2, r3
 8006028:	43db      	mvns	r3, r3
 800602a:	69ba      	ldr	r2, [r7, #24]
 800602c:	4013      	ands	r3, r2
 800602e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	689a      	ldr	r2, [r3, #8]
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	005b      	lsls	r3, r3, #1
 8006038:	fa02 f303 	lsl.w	r3, r2, r3
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	4313      	orrs	r3, r2
 8006040:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	69ba      	ldr	r2, [r7, #24]
 8006046:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f003 0303 	and.w	r3, r3, #3
 8006050:	2b02      	cmp	r3, #2
 8006052:	d123      	bne.n	800609c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	08da      	lsrs	r2, r3, #3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	3208      	adds	r2, #8
 800605c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	f003 0307 	and.w	r3, r3, #7
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	220f      	movs	r2, #15
 800606c:	fa02 f303 	lsl.w	r3, r2, r3
 8006070:	43db      	mvns	r3, r3
 8006072:	69ba      	ldr	r2, [r7, #24]
 8006074:	4013      	ands	r3, r2
 8006076:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	691a      	ldr	r2, [r3, #16]
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	fa02 f303 	lsl.w	r3, r2, r3
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	4313      	orrs	r3, r2
 800608c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	08da      	lsrs	r2, r3, #3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	3208      	adds	r2, #8
 8006096:	69b9      	ldr	r1, [r7, #24]
 8006098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	005b      	lsls	r3, r3, #1
 80060a6:	2203      	movs	r2, #3
 80060a8:	fa02 f303 	lsl.w	r3, r2, r3
 80060ac:	43db      	mvns	r3, r3
 80060ae:	69ba      	ldr	r2, [r7, #24]
 80060b0:	4013      	ands	r3, r2
 80060b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	f003 0203 	and.w	r2, r3, #3
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	005b      	lsls	r3, r3, #1
 80060c0:	fa02 f303 	lsl.w	r3, r2, r3
 80060c4:	69ba      	ldr	r2, [r7, #24]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	69ba      	ldr	r2, [r7, #24]
 80060ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f000 80be 	beq.w	800625a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060de:	4b66      	ldr	r3, [pc, #408]	; (8006278 <HAL_GPIO_Init+0x324>)
 80060e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060e2:	4a65      	ldr	r2, [pc, #404]	; (8006278 <HAL_GPIO_Init+0x324>)
 80060e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060e8:	6453      	str	r3, [r2, #68]	; 0x44
 80060ea:	4b63      	ldr	r3, [pc, #396]	; (8006278 <HAL_GPIO_Init+0x324>)
 80060ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060f2:	60fb      	str	r3, [r7, #12]
 80060f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80060f6:	4a61      	ldr	r2, [pc, #388]	; (800627c <HAL_GPIO_Init+0x328>)
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	089b      	lsrs	r3, r3, #2
 80060fc:	3302      	adds	r3, #2
 80060fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006102:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	f003 0303 	and.w	r3, r3, #3
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	220f      	movs	r2, #15
 800610e:	fa02 f303 	lsl.w	r3, r2, r3
 8006112:	43db      	mvns	r3, r3
 8006114:	69ba      	ldr	r2, [r7, #24]
 8006116:	4013      	ands	r3, r2
 8006118:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a58      	ldr	r2, [pc, #352]	; (8006280 <HAL_GPIO_Init+0x32c>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d037      	beq.n	8006192 <HAL_GPIO_Init+0x23e>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a57      	ldr	r2, [pc, #348]	; (8006284 <HAL_GPIO_Init+0x330>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d031      	beq.n	800618e <HAL_GPIO_Init+0x23a>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a56      	ldr	r2, [pc, #344]	; (8006288 <HAL_GPIO_Init+0x334>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d02b      	beq.n	800618a <HAL_GPIO_Init+0x236>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a55      	ldr	r2, [pc, #340]	; (800628c <HAL_GPIO_Init+0x338>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d025      	beq.n	8006186 <HAL_GPIO_Init+0x232>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a54      	ldr	r2, [pc, #336]	; (8006290 <HAL_GPIO_Init+0x33c>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d01f      	beq.n	8006182 <HAL_GPIO_Init+0x22e>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a53      	ldr	r2, [pc, #332]	; (8006294 <HAL_GPIO_Init+0x340>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d019      	beq.n	800617e <HAL_GPIO_Init+0x22a>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a52      	ldr	r2, [pc, #328]	; (8006298 <HAL_GPIO_Init+0x344>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d013      	beq.n	800617a <HAL_GPIO_Init+0x226>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a51      	ldr	r2, [pc, #324]	; (800629c <HAL_GPIO_Init+0x348>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d00d      	beq.n	8006176 <HAL_GPIO_Init+0x222>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a50      	ldr	r2, [pc, #320]	; (80062a0 <HAL_GPIO_Init+0x34c>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d007      	beq.n	8006172 <HAL_GPIO_Init+0x21e>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a4f      	ldr	r2, [pc, #316]	; (80062a4 <HAL_GPIO_Init+0x350>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d101      	bne.n	800616e <HAL_GPIO_Init+0x21a>
 800616a:	2309      	movs	r3, #9
 800616c:	e012      	b.n	8006194 <HAL_GPIO_Init+0x240>
 800616e:	230a      	movs	r3, #10
 8006170:	e010      	b.n	8006194 <HAL_GPIO_Init+0x240>
 8006172:	2308      	movs	r3, #8
 8006174:	e00e      	b.n	8006194 <HAL_GPIO_Init+0x240>
 8006176:	2307      	movs	r3, #7
 8006178:	e00c      	b.n	8006194 <HAL_GPIO_Init+0x240>
 800617a:	2306      	movs	r3, #6
 800617c:	e00a      	b.n	8006194 <HAL_GPIO_Init+0x240>
 800617e:	2305      	movs	r3, #5
 8006180:	e008      	b.n	8006194 <HAL_GPIO_Init+0x240>
 8006182:	2304      	movs	r3, #4
 8006184:	e006      	b.n	8006194 <HAL_GPIO_Init+0x240>
 8006186:	2303      	movs	r3, #3
 8006188:	e004      	b.n	8006194 <HAL_GPIO_Init+0x240>
 800618a:	2302      	movs	r3, #2
 800618c:	e002      	b.n	8006194 <HAL_GPIO_Init+0x240>
 800618e:	2301      	movs	r3, #1
 8006190:	e000      	b.n	8006194 <HAL_GPIO_Init+0x240>
 8006192:	2300      	movs	r3, #0
 8006194:	69fa      	ldr	r2, [r7, #28]
 8006196:	f002 0203 	and.w	r2, r2, #3
 800619a:	0092      	lsls	r2, r2, #2
 800619c:	4093      	lsls	r3, r2
 800619e:	69ba      	ldr	r2, [r7, #24]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80061a4:	4935      	ldr	r1, [pc, #212]	; (800627c <HAL_GPIO_Init+0x328>)
 80061a6:	69fb      	ldr	r3, [r7, #28]
 80061a8:	089b      	lsrs	r3, r3, #2
 80061aa:	3302      	adds	r3, #2
 80061ac:	69ba      	ldr	r2, [r7, #24]
 80061ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80061b2:	4b3d      	ldr	r3, [pc, #244]	; (80062a8 <HAL_GPIO_Init+0x354>)
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	43db      	mvns	r3, r3
 80061bc:	69ba      	ldr	r2, [r7, #24]
 80061be:	4013      	ands	r3, r2
 80061c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d003      	beq.n	80061d6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80061ce:	69ba      	ldr	r2, [r7, #24]
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80061d6:	4a34      	ldr	r2, [pc, #208]	; (80062a8 <HAL_GPIO_Init+0x354>)
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80061dc:	4b32      	ldr	r3, [pc, #200]	; (80062a8 <HAL_GPIO_Init+0x354>)
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	43db      	mvns	r3, r3
 80061e6:	69ba      	ldr	r2, [r7, #24]
 80061e8:	4013      	ands	r3, r2
 80061ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d003      	beq.n	8006200 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80061f8:	69ba      	ldr	r2, [r7, #24]
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006200:	4a29      	ldr	r2, [pc, #164]	; (80062a8 <HAL_GPIO_Init+0x354>)
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006206:	4b28      	ldr	r3, [pc, #160]	; (80062a8 <HAL_GPIO_Init+0x354>)
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	43db      	mvns	r3, r3
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	4013      	ands	r3, r2
 8006214:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d003      	beq.n	800622a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	4313      	orrs	r3, r2
 8006228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800622a:	4a1f      	ldr	r2, [pc, #124]	; (80062a8 <HAL_GPIO_Init+0x354>)
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006230:	4b1d      	ldr	r3, [pc, #116]	; (80062a8 <HAL_GPIO_Init+0x354>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	43db      	mvns	r3, r3
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	4013      	ands	r3, r2
 800623e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006248:	2b00      	cmp	r3, #0
 800624a:	d003      	beq.n	8006254 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800624c:	69ba      	ldr	r2, [r7, #24]
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	4313      	orrs	r3, r2
 8006252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006254:	4a14      	ldr	r2, [pc, #80]	; (80062a8 <HAL_GPIO_Init+0x354>)
 8006256:	69bb      	ldr	r3, [r7, #24]
 8006258:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	3301      	adds	r3, #1
 800625e:	61fb      	str	r3, [r7, #28]
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	2b0f      	cmp	r3, #15
 8006264:	f67f ae86 	bls.w	8005f74 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006268:	bf00      	nop
 800626a:	bf00      	nop
 800626c:	3724      	adds	r7, #36	; 0x24
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr
 8006276:	bf00      	nop
 8006278:	40023800 	.word	0x40023800
 800627c:	40013800 	.word	0x40013800
 8006280:	40020000 	.word	0x40020000
 8006284:	40020400 	.word	0x40020400
 8006288:	40020800 	.word	0x40020800
 800628c:	40020c00 	.word	0x40020c00
 8006290:	40021000 	.word	0x40021000
 8006294:	40021400 	.word	0x40021400
 8006298:	40021800 	.word	0x40021800
 800629c:	40021c00 	.word	0x40021c00
 80062a0:	40022000 	.word	0x40022000
 80062a4:	40022400 	.word	0x40022400
 80062a8:	40013c00 	.word	0x40013c00

080062ac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b087      	sub	sp, #28
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80062b6:	2300      	movs	r3, #0
 80062b8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80062ba:	2300      	movs	r3, #0
 80062bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80062be:	2300      	movs	r3, #0
 80062c0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80062c2:	2300      	movs	r3, #0
 80062c4:	617b      	str	r3, [r7, #20]
 80062c6:	e0d9      	b.n	800647c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80062c8:	2201      	movs	r2, #1
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	fa02 f303 	lsl.w	r3, r2, r3
 80062d0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	4013      	ands	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	429a      	cmp	r2, r3
 80062e0:	f040 80c9 	bne.w	8006476 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80062e4:	4a6b      	ldr	r2, [pc, #428]	; (8006494 <HAL_GPIO_DeInit+0x1e8>)
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	089b      	lsrs	r3, r3, #2
 80062ea:	3302      	adds	r3, #2
 80062ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062f0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f003 0303 	and.w	r3, r3, #3
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	220f      	movs	r2, #15
 80062fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	4013      	ands	r3, r2
 8006304:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a63      	ldr	r2, [pc, #396]	; (8006498 <HAL_GPIO_DeInit+0x1ec>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d037      	beq.n	800637e <HAL_GPIO_DeInit+0xd2>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a62      	ldr	r2, [pc, #392]	; (800649c <HAL_GPIO_DeInit+0x1f0>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d031      	beq.n	800637a <HAL_GPIO_DeInit+0xce>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a61      	ldr	r2, [pc, #388]	; (80064a0 <HAL_GPIO_DeInit+0x1f4>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d02b      	beq.n	8006376 <HAL_GPIO_DeInit+0xca>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a60      	ldr	r2, [pc, #384]	; (80064a4 <HAL_GPIO_DeInit+0x1f8>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d025      	beq.n	8006372 <HAL_GPIO_DeInit+0xc6>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a5f      	ldr	r2, [pc, #380]	; (80064a8 <HAL_GPIO_DeInit+0x1fc>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d01f      	beq.n	800636e <HAL_GPIO_DeInit+0xc2>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a5e      	ldr	r2, [pc, #376]	; (80064ac <HAL_GPIO_DeInit+0x200>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d019      	beq.n	800636a <HAL_GPIO_DeInit+0xbe>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a5d      	ldr	r2, [pc, #372]	; (80064b0 <HAL_GPIO_DeInit+0x204>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d013      	beq.n	8006366 <HAL_GPIO_DeInit+0xba>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a5c      	ldr	r2, [pc, #368]	; (80064b4 <HAL_GPIO_DeInit+0x208>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d00d      	beq.n	8006362 <HAL_GPIO_DeInit+0xb6>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a5b      	ldr	r2, [pc, #364]	; (80064b8 <HAL_GPIO_DeInit+0x20c>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d007      	beq.n	800635e <HAL_GPIO_DeInit+0xb2>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a5a      	ldr	r2, [pc, #360]	; (80064bc <HAL_GPIO_DeInit+0x210>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d101      	bne.n	800635a <HAL_GPIO_DeInit+0xae>
 8006356:	2309      	movs	r3, #9
 8006358:	e012      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 800635a:	230a      	movs	r3, #10
 800635c:	e010      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 800635e:	2308      	movs	r3, #8
 8006360:	e00e      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 8006362:	2307      	movs	r3, #7
 8006364:	e00c      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 8006366:	2306      	movs	r3, #6
 8006368:	e00a      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 800636a:	2305      	movs	r3, #5
 800636c:	e008      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 800636e:	2304      	movs	r3, #4
 8006370:	e006      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 8006372:	2303      	movs	r3, #3
 8006374:	e004      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 8006376:	2302      	movs	r3, #2
 8006378:	e002      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 800637a:	2301      	movs	r3, #1
 800637c:	e000      	b.n	8006380 <HAL_GPIO_DeInit+0xd4>
 800637e:	2300      	movs	r3, #0
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	f002 0203 	and.w	r2, r2, #3
 8006386:	0092      	lsls	r2, r2, #2
 8006388:	4093      	lsls	r3, r2
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	429a      	cmp	r2, r3
 800638e:	d132      	bne.n	80063f6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006390:	4b4b      	ldr	r3, [pc, #300]	; (80064c0 <HAL_GPIO_DeInit+0x214>)
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	43db      	mvns	r3, r3
 8006398:	4949      	ldr	r1, [pc, #292]	; (80064c0 <HAL_GPIO_DeInit+0x214>)
 800639a:	4013      	ands	r3, r2
 800639c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800639e:	4b48      	ldr	r3, [pc, #288]	; (80064c0 <HAL_GPIO_DeInit+0x214>)
 80063a0:	685a      	ldr	r2, [r3, #4]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	43db      	mvns	r3, r3
 80063a6:	4946      	ldr	r1, [pc, #280]	; (80064c0 <HAL_GPIO_DeInit+0x214>)
 80063a8:	4013      	ands	r3, r2
 80063aa:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80063ac:	4b44      	ldr	r3, [pc, #272]	; (80064c0 <HAL_GPIO_DeInit+0x214>)
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	43db      	mvns	r3, r3
 80063b4:	4942      	ldr	r1, [pc, #264]	; (80064c0 <HAL_GPIO_DeInit+0x214>)
 80063b6:	4013      	ands	r3, r2
 80063b8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80063ba:	4b41      	ldr	r3, [pc, #260]	; (80064c0 <HAL_GPIO_DeInit+0x214>)
 80063bc:	689a      	ldr	r2, [r3, #8]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	43db      	mvns	r3, r3
 80063c2:	493f      	ldr	r1, [pc, #252]	; (80064c0 <HAL_GPIO_DeInit+0x214>)
 80063c4:	4013      	ands	r3, r2
 80063c6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	f003 0303 	and.w	r3, r3, #3
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	220f      	movs	r2, #15
 80063d2:	fa02 f303 	lsl.w	r3, r2, r3
 80063d6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80063d8:	4a2e      	ldr	r2, [pc, #184]	; (8006494 <HAL_GPIO_DeInit+0x1e8>)
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	089b      	lsrs	r3, r3, #2
 80063de:	3302      	adds	r3, #2
 80063e0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	43da      	mvns	r2, r3
 80063e8:	482a      	ldr	r0, [pc, #168]	; (8006494 <HAL_GPIO_DeInit+0x1e8>)
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	089b      	lsrs	r3, r3, #2
 80063ee:	400a      	ands	r2, r1
 80063f0:	3302      	adds	r3, #2
 80063f2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	005b      	lsls	r3, r3, #1
 80063fe:	2103      	movs	r1, #3
 8006400:	fa01 f303 	lsl.w	r3, r1, r3
 8006404:	43db      	mvns	r3, r3
 8006406:	401a      	ands	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	08da      	lsrs	r2, r3, #3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	3208      	adds	r2, #8
 8006414:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	f003 0307 	and.w	r3, r3, #7
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	220f      	movs	r2, #15
 8006422:	fa02 f303 	lsl.w	r3, r2, r3
 8006426:	43db      	mvns	r3, r3
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	08d2      	lsrs	r2, r2, #3
 800642c:	4019      	ands	r1, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	3208      	adds	r2, #8
 8006432:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68da      	ldr	r2, [r3, #12]
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	005b      	lsls	r3, r3, #1
 800643e:	2103      	movs	r1, #3
 8006440:	fa01 f303 	lsl.w	r3, r1, r3
 8006444:	43db      	mvns	r3, r3
 8006446:	401a      	ands	r2, r3
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	2101      	movs	r1, #1
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	fa01 f303 	lsl.w	r3, r1, r3
 8006458:	43db      	mvns	r3, r3
 800645a:	401a      	ands	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	689a      	ldr	r2, [r3, #8]
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	005b      	lsls	r3, r3, #1
 8006468:	2103      	movs	r1, #3
 800646a:	fa01 f303 	lsl.w	r3, r1, r3
 800646e:	43db      	mvns	r3, r3
 8006470:	401a      	ands	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	3301      	adds	r3, #1
 800647a:	617b      	str	r3, [r7, #20]
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	2b0f      	cmp	r3, #15
 8006480:	f67f af22 	bls.w	80062c8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006484:	bf00      	nop
 8006486:	bf00      	nop
 8006488:	371c      	adds	r7, #28
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	40013800 	.word	0x40013800
 8006498:	40020000 	.word	0x40020000
 800649c:	40020400 	.word	0x40020400
 80064a0:	40020800 	.word	0x40020800
 80064a4:	40020c00 	.word	0x40020c00
 80064a8:	40021000 	.word	0x40021000
 80064ac:	40021400 	.word	0x40021400
 80064b0:	40021800 	.word	0x40021800
 80064b4:	40021c00 	.word	0x40021c00
 80064b8:	40022000 	.word	0x40022000
 80064bc:	40022400 	.word	0x40022400
 80064c0:	40013c00 	.word	0x40013c00

080064c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	460b      	mov	r3, r1
 80064ce:	807b      	strh	r3, [r7, #2]
 80064d0:	4613      	mov	r3, r2
 80064d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064d4:	787b      	ldrb	r3, [r7, #1]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064da:	887a      	ldrh	r2, [r7, #2]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80064e0:	e003      	b.n	80064ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80064e2:	887b      	ldrh	r3, [r7, #2]
 80064e4:	041a      	lsls	r2, r3, #16
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	619a      	str	r2, [r3, #24]
}
 80064ea:	bf00      	nop
 80064ec:	370c      	adds	r7, #12
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b085      	sub	sp, #20
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
 80064fe:	460b      	mov	r3, r1
 8006500:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006508:	887a      	ldrh	r2, [r7, #2]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	4013      	ands	r3, r2
 800650e:	041a      	lsls	r2, r3, #16
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	43d9      	mvns	r1, r3
 8006514:	887b      	ldrh	r3, [r7, #2]
 8006516:	400b      	ands	r3, r1
 8006518:	431a      	orrs	r2, r3
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	619a      	str	r2, [r3, #24]
}
 800651e:	bf00      	nop
 8006520:	3714      	adds	r7, #20
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
	...

0800652c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
 8006532:	4603      	mov	r3, r0
 8006534:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006536:	4b08      	ldr	r3, [pc, #32]	; (8006558 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006538:	695a      	ldr	r2, [r3, #20]
 800653a:	88fb      	ldrh	r3, [r7, #6]
 800653c:	4013      	ands	r3, r2
 800653e:	2b00      	cmp	r3, #0
 8006540:	d006      	beq.n	8006550 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006542:	4a05      	ldr	r2, [pc, #20]	; (8006558 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006544:	88fb      	ldrh	r3, [r7, #6]
 8006546:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006548:	88fb      	ldrh	r3, [r7, #6]
 800654a:	4618      	mov	r0, r3
 800654c:	f7fb fcb4 	bl	8001eb8 <HAL_GPIO_EXTI_Callback>
  }
}
 8006550:	bf00      	nop
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	40013c00 	.word	0x40013c00

0800655c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e07f      	b.n	800666e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	d106      	bne.n	8006588 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f7fd fbde 	bl	8003d44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2224      	movs	r2, #36	; 0x24
 800658c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 0201 	bic.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685a      	ldr	r2, [r3, #4]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80065ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	689a      	ldr	r2, [r3, #8]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80065bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d107      	bne.n	80065d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	689a      	ldr	r2, [r3, #8]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065d2:	609a      	str	r2, [r3, #8]
 80065d4:	e006      	b.n	80065e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	689a      	ldr	r2, [r3, #8]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80065e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	2b02      	cmp	r3, #2
 80065ea:	d104      	bne.n	80065f6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6859      	ldr	r1, [r3, #4]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	4b1d      	ldr	r3, [pc, #116]	; (8006678 <HAL_I2C_Init+0x11c>)
 8006602:	430b      	orrs	r3, r1
 8006604:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68da      	ldr	r2, [r3, #12]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006614:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	691a      	ldr	r2, [r3, #16]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	430a      	orrs	r2, r1
 800662e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	69d9      	ldr	r1, [r3, #28]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a1a      	ldr	r2, [r3, #32]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f042 0201 	orr.w	r2, r2, #1
 800664e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2220      	movs	r2, #32
 800665a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3708      	adds	r7, #8
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	02008000 	.word	0x02008000

0800667c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e021      	b.n	80066d2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2224      	movs	r2, #36	; 0x24
 8006692:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 0201 	bic.w	r2, r2, #1
 80066a4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7fd fbf4 	bl	8003e94 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3708      	adds	r7, #8
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
	...

080066dc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b088      	sub	sp, #32
 80066e0:	af02      	add	r7, sp, #8
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	4608      	mov	r0, r1
 80066e6:	4611      	mov	r1, r2
 80066e8:	461a      	mov	r2, r3
 80066ea:	4603      	mov	r3, r0
 80066ec:	817b      	strh	r3, [r7, #10]
 80066ee:	460b      	mov	r3, r1
 80066f0:	813b      	strh	r3, [r7, #8]
 80066f2:	4613      	mov	r3, r2
 80066f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b20      	cmp	r3, #32
 8006700:	f040 80f9 	bne.w	80068f6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006704:	6a3b      	ldr	r3, [r7, #32]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d002      	beq.n	8006710 <HAL_I2C_Mem_Write+0x34>
 800670a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800670c:	2b00      	cmp	r3, #0
 800670e:	d105      	bne.n	800671c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006716:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e0ed      	b.n	80068f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006722:	2b01      	cmp	r3, #1
 8006724:	d101      	bne.n	800672a <HAL_I2C_Mem_Write+0x4e>
 8006726:	2302      	movs	r3, #2
 8006728:	e0e6      	b.n	80068f8 <HAL_I2C_Mem_Write+0x21c>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006732:	f7fe f8cf 	bl	80048d4 <HAL_GetTick>
 8006736:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	2319      	movs	r3, #25
 800673e:	2201      	movs	r2, #1
 8006740:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006744:	68f8      	ldr	r0, [r7, #12]
 8006746:	f000 fad1 	bl	8006cec <I2C_WaitOnFlagUntilTimeout>
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d001      	beq.n	8006754 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	e0d1      	b.n	80068f8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2221      	movs	r2, #33	; 0x21
 8006758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2240      	movs	r2, #64	; 0x40
 8006760:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2200      	movs	r2, #0
 8006768:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	6a3a      	ldr	r2, [r7, #32]
 800676e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006774:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2200      	movs	r2, #0
 800677a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800677c:	88f8      	ldrh	r0, [r7, #6]
 800677e:	893a      	ldrh	r2, [r7, #8]
 8006780:	8979      	ldrh	r1, [r7, #10]
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	9301      	str	r3, [sp, #4]
 8006786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006788:	9300      	str	r3, [sp, #0]
 800678a:	4603      	mov	r3, r0
 800678c:	68f8      	ldr	r0, [r7, #12]
 800678e:	f000 f9e1 	bl	8006b54 <I2C_RequestMemoryWrite>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d005      	beq.n	80067a4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e0a9      	b.n	80068f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	2bff      	cmp	r3, #255	; 0xff
 80067ac:	d90e      	bls.n	80067cc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	22ff      	movs	r2, #255	; 0xff
 80067b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067b8:	b2da      	uxtb	r2, r3
 80067ba:	8979      	ldrh	r1, [r7, #10]
 80067bc:	2300      	movs	r3, #0
 80067be:	9300      	str	r3, [sp, #0]
 80067c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80067c4:	68f8      	ldr	r0, [r7, #12]
 80067c6:	f000 fc39 	bl	800703c <I2C_TransferConfig>
 80067ca:	e00f      	b.n	80067ec <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067d0:	b29a      	uxth	r2, r3
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067da:	b2da      	uxtb	r2, r3
 80067dc:	8979      	ldrh	r1, [r7, #10]
 80067de:	2300      	movs	r3, #0
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067e6:	68f8      	ldr	r0, [r7, #12]
 80067e8:	f000 fc28 	bl	800703c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067ec:	697a      	ldr	r2, [r7, #20]
 80067ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067f0:	68f8      	ldr	r0, [r7, #12]
 80067f2:	f000 fabb 	bl	8006d6c <I2C_WaitOnTXISFlagUntilTimeout>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d001      	beq.n	8006800 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	e07b      	b.n	80068f8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006804:	781a      	ldrb	r2, [r3, #0]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006810:	1c5a      	adds	r2, r3, #1
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800681a:	b29b      	uxth	r3, r3
 800681c:	3b01      	subs	r3, #1
 800681e:	b29a      	uxth	r2, r3
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006828:	3b01      	subs	r3, #1
 800682a:	b29a      	uxth	r2, r3
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006834:	b29b      	uxth	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d034      	beq.n	80068a4 <HAL_I2C_Mem_Write+0x1c8>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800683e:	2b00      	cmp	r3, #0
 8006840:	d130      	bne.n	80068a4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	9300      	str	r3, [sp, #0]
 8006846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006848:	2200      	movs	r2, #0
 800684a:	2180      	movs	r1, #128	; 0x80
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	f000 fa4d 	bl	8006cec <I2C_WaitOnFlagUntilTimeout>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d001      	beq.n	800685c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e04d      	b.n	80068f8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006860:	b29b      	uxth	r3, r3
 8006862:	2bff      	cmp	r3, #255	; 0xff
 8006864:	d90e      	bls.n	8006884 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	22ff      	movs	r2, #255	; 0xff
 800686a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006870:	b2da      	uxtb	r2, r3
 8006872:	8979      	ldrh	r1, [r7, #10]
 8006874:	2300      	movs	r3, #0
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	f000 fbdd 	bl	800703c <I2C_TransferConfig>
 8006882:	e00f      	b.n	80068a4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006888:	b29a      	uxth	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006892:	b2da      	uxtb	r2, r3
 8006894:	8979      	ldrh	r1, [r7, #10]
 8006896:	2300      	movs	r3, #0
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 fbcc 	bl	800703c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d19e      	bne.n	80067ec <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 fa9a 	bl	8006dec <I2C_WaitOnSTOPFlagUntilTimeout>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e01a      	b.n	80068f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2220      	movs	r2, #32
 80068c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	6859      	ldr	r1, [r3, #4]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	4b0a      	ldr	r3, [pc, #40]	; (8006900 <HAL_I2C_Mem_Write+0x224>)
 80068d6:	400b      	ands	r3, r1
 80068d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2220      	movs	r2, #32
 80068de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80068f2:	2300      	movs	r3, #0
 80068f4:	e000      	b.n	80068f8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80068f6:	2302      	movs	r3, #2
  }
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3718      	adds	r7, #24
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	fe00e800 	.word	0xfe00e800

08006904 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af02      	add	r7, sp, #8
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	4608      	mov	r0, r1
 800690e:	4611      	mov	r1, r2
 8006910:	461a      	mov	r2, r3
 8006912:	4603      	mov	r3, r0
 8006914:	817b      	strh	r3, [r7, #10]
 8006916:	460b      	mov	r3, r1
 8006918:	813b      	strh	r3, [r7, #8]
 800691a:	4613      	mov	r3, r2
 800691c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b20      	cmp	r3, #32
 8006928:	f040 80fd 	bne.w	8006b26 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d002      	beq.n	8006938 <HAL_I2C_Mem_Read+0x34>
 8006932:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006934:	2b00      	cmp	r3, #0
 8006936:	d105      	bne.n	8006944 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800693e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e0f1      	b.n	8006b28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800694a:	2b01      	cmp	r3, #1
 800694c:	d101      	bne.n	8006952 <HAL_I2C_Mem_Read+0x4e>
 800694e:	2302      	movs	r3, #2
 8006950:	e0ea      	b.n	8006b28 <HAL_I2C_Mem_Read+0x224>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2201      	movs	r2, #1
 8006956:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800695a:	f7fd ffbb 	bl	80048d4 <HAL_GetTick>
 800695e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	9300      	str	r3, [sp, #0]
 8006964:	2319      	movs	r3, #25
 8006966:	2201      	movs	r2, #1
 8006968:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f000 f9bd 	bl	8006cec <I2C_WaitOnFlagUntilTimeout>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d001      	beq.n	800697c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	e0d5      	b.n	8006b28 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2222      	movs	r2, #34	; 0x22
 8006980:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2240      	movs	r2, #64	; 0x40
 8006988:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2200      	movs	r2, #0
 8006990:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	6a3a      	ldr	r2, [r7, #32]
 8006996:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800699c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2200      	movs	r2, #0
 80069a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80069a4:	88f8      	ldrh	r0, [r7, #6]
 80069a6:	893a      	ldrh	r2, [r7, #8]
 80069a8:	8979      	ldrh	r1, [r7, #10]
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	9301      	str	r3, [sp, #4]
 80069ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	4603      	mov	r3, r0
 80069b4:	68f8      	ldr	r0, [r7, #12]
 80069b6:	f000 f921 	bl	8006bfc <I2C_RequestMemoryRead>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d005      	beq.n	80069cc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e0ad      	b.n	8006b28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	2bff      	cmp	r3, #255	; 0xff
 80069d4:	d90e      	bls.n	80069f4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	22ff      	movs	r2, #255	; 0xff
 80069da:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	8979      	ldrh	r1, [r7, #10]
 80069e4:	4b52      	ldr	r3, [pc, #328]	; (8006b30 <HAL_I2C_Mem_Read+0x22c>)
 80069e6:	9300      	str	r3, [sp, #0]
 80069e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f000 fb25 	bl	800703c <I2C_TransferConfig>
 80069f2:	e00f      	b.n	8006a14 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a02:	b2da      	uxtb	r2, r3
 8006a04:	8979      	ldrh	r1, [r7, #10]
 8006a06:	4b4a      	ldr	r3, [pc, #296]	; (8006b30 <HAL_I2C_Mem_Read+0x22c>)
 8006a08:	9300      	str	r3, [sp, #0]
 8006a0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f000 fb14 	bl	800703c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	9300      	str	r3, [sp, #0]
 8006a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	2104      	movs	r1, #4
 8006a1e:	68f8      	ldr	r0, [r7, #12]
 8006a20:	f000 f964 	bl	8006cec <I2C_WaitOnFlagUntilTimeout>
 8006a24:	4603      	mov	r3, r0
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d001      	beq.n	8006a2e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e07c      	b.n	8006b28 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a38:	b2d2      	uxtb	r2, r2
 8006a3a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a40:	1c5a      	adds	r2, r3, #1
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	b29a      	uxth	r2, r3
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d034      	beq.n	8006ad4 <HAL_I2C_Mem_Read+0x1d0>
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d130      	bne.n	8006ad4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	9300      	str	r3, [sp, #0]
 8006a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a78:	2200      	movs	r2, #0
 8006a7a:	2180      	movs	r1, #128	; 0x80
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f000 f935 	bl	8006cec <I2C_WaitOnFlagUntilTimeout>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d001      	beq.n	8006a8c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e04d      	b.n	8006b28 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	2bff      	cmp	r3, #255	; 0xff
 8006a94:	d90e      	bls.n	8006ab4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	22ff      	movs	r2, #255	; 0xff
 8006a9a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa0:	b2da      	uxtb	r2, r3
 8006aa2:	8979      	ldrh	r1, [r7, #10]
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f000 fac5 	bl	800703c <I2C_TransferConfig>
 8006ab2:	e00f      	b.n	8006ad4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ac2:	b2da      	uxtb	r2, r3
 8006ac4:	8979      	ldrh	r1, [r7, #10]
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	9300      	str	r3, [sp, #0]
 8006aca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ace:	68f8      	ldr	r0, [r7, #12]
 8006ad0:	f000 fab4 	bl	800703c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d19a      	bne.n	8006a14 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ade:	697a      	ldr	r2, [r7, #20]
 8006ae0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ae2:	68f8      	ldr	r0, [r7, #12]
 8006ae4:	f000 f982 	bl	8006dec <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d001      	beq.n	8006af2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e01a      	b.n	8006b28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2220      	movs	r2, #32
 8006af8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	6859      	ldr	r1, [r3, #4]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	4b0b      	ldr	r3, [pc, #44]	; (8006b34 <HAL_I2C_Mem_Read+0x230>)
 8006b06:	400b      	ands	r3, r1
 8006b08:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2220      	movs	r2, #32
 8006b0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006b22:	2300      	movs	r3, #0
 8006b24:	e000      	b.n	8006b28 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006b26:	2302      	movs	r3, #2
  }
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3718      	adds	r7, #24
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	80002400 	.word	0x80002400
 8006b34:	fe00e800 	.word	0xfe00e800

08006b38 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b46:	b2db      	uxtb	r3, r3
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	370c      	adds	r7, #12
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b086      	sub	sp, #24
 8006b58:	af02      	add	r7, sp, #8
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	4608      	mov	r0, r1
 8006b5e:	4611      	mov	r1, r2
 8006b60:	461a      	mov	r2, r3
 8006b62:	4603      	mov	r3, r0
 8006b64:	817b      	strh	r3, [r7, #10]
 8006b66:	460b      	mov	r3, r1
 8006b68:	813b      	strh	r3, [r7, #8]
 8006b6a:	4613      	mov	r3, r2
 8006b6c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006b6e:	88fb      	ldrh	r3, [r7, #6]
 8006b70:	b2da      	uxtb	r2, r3
 8006b72:	8979      	ldrh	r1, [r7, #10]
 8006b74:	4b20      	ldr	r3, [pc, #128]	; (8006bf8 <I2C_RequestMemoryWrite+0xa4>)
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b7c:	68f8      	ldr	r0, [r7, #12]
 8006b7e:	f000 fa5d 	bl	800703c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b82:	69fa      	ldr	r2, [r7, #28]
 8006b84:	69b9      	ldr	r1, [r7, #24]
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	f000 f8f0 	bl	8006d6c <I2C_WaitOnTXISFlagUntilTimeout>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d001      	beq.n	8006b96 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e02c      	b.n	8006bf0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006b96:	88fb      	ldrh	r3, [r7, #6]
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d105      	bne.n	8006ba8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006b9c:	893b      	ldrh	r3, [r7, #8]
 8006b9e:	b2da      	uxtb	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	629a      	str	r2, [r3, #40]	; 0x28
 8006ba6:	e015      	b.n	8006bd4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006ba8:	893b      	ldrh	r3, [r7, #8]
 8006baa:	0a1b      	lsrs	r3, r3, #8
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	b2da      	uxtb	r2, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bb6:	69fa      	ldr	r2, [r7, #28]
 8006bb8:	69b9      	ldr	r1, [r7, #24]
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f000 f8d6 	bl	8006d6c <I2C_WaitOnTXISFlagUntilTimeout>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d001      	beq.n	8006bca <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e012      	b.n	8006bf0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006bca:	893b      	ldrh	r3, [r7, #8]
 8006bcc:	b2da      	uxtb	r2, r3
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	9300      	str	r3, [sp, #0]
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	2180      	movs	r1, #128	; 0x80
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f000 f884 	bl	8006cec <I2C_WaitOnFlagUntilTimeout>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d001      	beq.n	8006bee <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	e000      	b.n	8006bf0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	80002000 	.word	0x80002000

08006bfc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b086      	sub	sp, #24
 8006c00:	af02      	add	r7, sp, #8
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	4608      	mov	r0, r1
 8006c06:	4611      	mov	r1, r2
 8006c08:	461a      	mov	r2, r3
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	817b      	strh	r3, [r7, #10]
 8006c0e:	460b      	mov	r3, r1
 8006c10:	813b      	strh	r3, [r7, #8]
 8006c12:	4613      	mov	r3, r2
 8006c14:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006c16:	88fb      	ldrh	r3, [r7, #6]
 8006c18:	b2da      	uxtb	r2, r3
 8006c1a:	8979      	ldrh	r1, [r7, #10]
 8006c1c:	4b20      	ldr	r3, [pc, #128]	; (8006ca0 <I2C_RequestMemoryRead+0xa4>)
 8006c1e:	9300      	str	r3, [sp, #0]
 8006c20:	2300      	movs	r3, #0
 8006c22:	68f8      	ldr	r0, [r7, #12]
 8006c24:	f000 fa0a 	bl	800703c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c28:	69fa      	ldr	r2, [r7, #28]
 8006c2a:	69b9      	ldr	r1, [r7, #24]
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 f89d 	bl	8006d6c <I2C_WaitOnTXISFlagUntilTimeout>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d001      	beq.n	8006c3c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e02c      	b.n	8006c96 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c3c:	88fb      	ldrh	r3, [r7, #6]
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d105      	bne.n	8006c4e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c42:	893b      	ldrh	r3, [r7, #8]
 8006c44:	b2da      	uxtb	r2, r3
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	629a      	str	r2, [r3, #40]	; 0x28
 8006c4c:	e015      	b.n	8006c7a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006c4e:	893b      	ldrh	r3, [r7, #8]
 8006c50:	0a1b      	lsrs	r3, r3, #8
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	b2da      	uxtb	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c5c:	69fa      	ldr	r2, [r7, #28]
 8006c5e:	69b9      	ldr	r1, [r7, #24]
 8006c60:	68f8      	ldr	r0, [r7, #12]
 8006c62:	f000 f883 	bl	8006d6c <I2C_WaitOnTXISFlagUntilTimeout>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d001      	beq.n	8006c70 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	e012      	b.n	8006c96 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c70:	893b      	ldrh	r3, [r7, #8]
 8006c72:	b2da      	uxtb	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	9300      	str	r3, [sp, #0]
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	2200      	movs	r2, #0
 8006c82:	2140      	movs	r1, #64	; 0x40
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f000 f831 	bl	8006cec <I2C_WaitOnFlagUntilTimeout>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d001      	beq.n	8006c94 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e000      	b.n	8006c96 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3710      	adds	r7, #16
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	80002000 	.word	0x80002000

08006ca4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	f003 0302 	and.w	r3, r3, #2
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d103      	bne.n	8006cc2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	699b      	ldr	r3, [r3, #24]
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d007      	beq.n	8006ce0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	699a      	ldr	r2, [r3, #24]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f042 0201 	orr.w	r2, r2, #1
 8006cde:	619a      	str	r2, [r3, #24]
  }
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	603b      	str	r3, [r7, #0]
 8006cf8:	4613      	mov	r3, r2
 8006cfa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006cfc:	e022      	b.n	8006d44 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d04:	d01e      	beq.n	8006d44 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d06:	f7fd fde5 	bl	80048d4 <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	683a      	ldr	r2, [r7, #0]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d302      	bcc.n	8006d1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d113      	bne.n	8006d44 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d20:	f043 0220 	orr.w	r2, r3, #32
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2220      	movs	r2, #32
 8006d2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2200      	movs	r2, #0
 8006d34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e00f      	b.n	8006d64 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	699a      	ldr	r2, [r3, #24]
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	bf0c      	ite	eq
 8006d54:	2301      	moveq	r3, #1
 8006d56:	2300      	movne	r3, #0
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	79fb      	ldrb	r3, [r7, #7]
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d0cd      	beq.n	8006cfe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3710      	adds	r7, #16
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006d78:	e02c      	b.n	8006dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	68b9      	ldr	r1, [r7, #8]
 8006d7e:	68f8      	ldr	r0, [r7, #12]
 8006d80:	f000 f870 	bl	8006e64 <I2C_IsErrorOccurred>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d001      	beq.n	8006d8e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e02a      	b.n	8006de4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d94:	d01e      	beq.n	8006dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d96:	f7fd fd9d 	bl	80048d4 <HAL_GetTick>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d302      	bcc.n	8006dac <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d113      	bne.n	8006dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006db0:	f043 0220 	orr.w	r2, r3, #32
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2220      	movs	r2, #32
 8006dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e007      	b.n	8006de4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	f003 0302 	and.w	r3, r3, #2
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	d1cb      	bne.n	8006d7a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3710      	adds	r7, #16
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006df8:	e028      	b.n	8006e4c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	68b9      	ldr	r1, [r7, #8]
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	f000 f830 	bl	8006e64 <I2C_IsErrorOccurred>
 8006e04:	4603      	mov	r3, r0
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d001      	beq.n	8006e0e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e026      	b.n	8006e5c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e0e:	f7fd fd61 	bl	80048d4 <HAL_GetTick>
 8006e12:	4602      	mov	r2, r0
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	1ad3      	subs	r3, r2, r3
 8006e18:	68ba      	ldr	r2, [r7, #8]
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d302      	bcc.n	8006e24 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d113      	bne.n	8006e4c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e28:	f043 0220 	orr.w	r2, r3, #32
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2220      	movs	r2, #32
 8006e34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e007      	b.n	8006e5c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	f003 0320 	and.w	r3, r3, #32
 8006e56:	2b20      	cmp	r3, #32
 8006e58:	d1cf      	bne.n	8006dfa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3710      	adds	r7, #16
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b08a      	sub	sp, #40	; 0x28
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e70:	2300      	movs	r3, #0
 8006e72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	699b      	ldr	r3, [r3, #24]
 8006e7c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	f003 0310 	and.w	r3, r3, #16
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d075      	beq.n	8006f7c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2210      	movs	r2, #16
 8006e96:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006e98:	e056      	b.n	8006f48 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea0:	d052      	beq.n	8006f48 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006ea2:	f7fd fd17 	bl	80048d4 <HAL_GetTick>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	1ad3      	subs	r3, r2, r3
 8006eac:	68ba      	ldr	r2, [r7, #8]
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d302      	bcc.n	8006eb8 <I2C_IsErrorOccurred+0x54>
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d147      	bne.n	8006f48 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ec2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006eca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	699b      	ldr	r3, [r3, #24]
 8006ed2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ed6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eda:	d12e      	bne.n	8006f3a <I2C_IsErrorOccurred+0xd6>
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ee2:	d02a      	beq.n	8006f3a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006ee4:	7cfb      	ldrb	r3, [r7, #19]
 8006ee6:	2b20      	cmp	r3, #32
 8006ee8:	d027      	beq.n	8006f3a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	685a      	ldr	r2, [r3, #4]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ef8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006efa:	f7fd fceb 	bl	80048d4 <HAL_GetTick>
 8006efe:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f00:	e01b      	b.n	8006f3a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006f02:	f7fd fce7 	bl	80048d4 <HAL_GetTick>
 8006f06:	4602      	mov	r2, r0
 8006f08:	69fb      	ldr	r3, [r7, #28]
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	2b19      	cmp	r3, #25
 8006f0e:	d914      	bls.n	8006f3a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f14:	f043 0220 	orr.w	r2, r3, #32
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2220      	movs	r2, #32
 8006f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	699b      	ldr	r3, [r3, #24]
 8006f40:	f003 0320 	and.w	r3, r3, #32
 8006f44:	2b20      	cmp	r3, #32
 8006f46:	d1dc      	bne.n	8006f02 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	699b      	ldr	r3, [r3, #24]
 8006f4e:	f003 0320 	and.w	r3, r3, #32
 8006f52:	2b20      	cmp	r3, #32
 8006f54:	d003      	beq.n	8006f5e <I2C_IsErrorOccurred+0xfa>
 8006f56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d09d      	beq.n	8006e9a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d103      	bne.n	8006f6e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2220      	movs	r2, #32
 8006f6c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	f043 0304 	orr.w	r3, r3, #4
 8006f74:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d00b      	beq.n	8006fa6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006f8e:	6a3b      	ldr	r3, [r7, #32]
 8006f90:	f043 0301 	orr.w	r3, r3, #1
 8006f94:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f9e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d00b      	beq.n	8006fc8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006fb0:	6a3b      	ldr	r3, [r7, #32]
 8006fb2:	f043 0308 	orr.w	r3, r3, #8
 8006fb6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006fc0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00b      	beq.n	8006fea <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006fd2:	6a3b      	ldr	r3, [r7, #32]
 8006fd4:	f043 0302 	orr.w	r3, r3, #2
 8006fd8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fe2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006fea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d01c      	beq.n	800702c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f7ff fe56 	bl	8006ca4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6859      	ldr	r1, [r3, #4]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	4b0d      	ldr	r3, [pc, #52]	; (8007038 <I2C_IsErrorOccurred+0x1d4>)
 8007004:	400b      	ands	r3, r1
 8007006:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800700c:	6a3b      	ldr	r3, [r7, #32]
 800700e:	431a      	orrs	r2, r3
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2220      	movs	r2, #32
 8007018:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800702c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007030:	4618      	mov	r0, r3
 8007032:	3728      	adds	r7, #40	; 0x28
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	fe00e800 	.word	0xfe00e800

0800703c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800703c:	b480      	push	{r7}
 800703e:	b087      	sub	sp, #28
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	607b      	str	r3, [r7, #4]
 8007046:	460b      	mov	r3, r1
 8007048:	817b      	strh	r3, [r7, #10]
 800704a:	4613      	mov	r3, r2
 800704c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800704e:	897b      	ldrh	r3, [r7, #10]
 8007050:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007054:	7a7b      	ldrb	r3, [r7, #9]
 8007056:	041b      	lsls	r3, r3, #16
 8007058:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800705c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007062:	6a3b      	ldr	r3, [r7, #32]
 8007064:	4313      	orrs	r3, r2
 8007066:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800706a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	685a      	ldr	r2, [r3, #4]
 8007072:	6a3b      	ldr	r3, [r7, #32]
 8007074:	0d5b      	lsrs	r3, r3, #21
 8007076:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800707a:	4b08      	ldr	r3, [pc, #32]	; (800709c <I2C_TransferConfig+0x60>)
 800707c:	430b      	orrs	r3, r1
 800707e:	43db      	mvns	r3, r3
 8007080:	ea02 0103 	and.w	r1, r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	697a      	ldr	r2, [r7, #20]
 800708a:	430a      	orrs	r2, r1
 800708c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800708e:	bf00      	nop
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	03ff63ff 	.word	0x03ff63ff

080070a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b083      	sub	sp, #12
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b20      	cmp	r3, #32
 80070b4:	d138      	bne.n	8007128 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d101      	bne.n	80070c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80070c0:	2302      	movs	r3, #2
 80070c2:	e032      	b.n	800712a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2224      	movs	r2, #36	; 0x24
 80070d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f022 0201 	bic.w	r2, r2, #1
 80070e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80070f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	6819      	ldr	r1, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	683a      	ldr	r2, [r7, #0]
 8007100:	430a      	orrs	r2, r1
 8007102:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f042 0201 	orr.w	r2, r2, #1
 8007112:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2220      	movs	r2, #32
 8007118:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007124:	2300      	movs	r3, #0
 8007126:	e000      	b.n	800712a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007128:	2302      	movs	r3, #2
  }
}
 800712a:	4618      	mov	r0, r3
 800712c:	370c      	adds	r7, #12
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr

08007136 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007136:	b480      	push	{r7}
 8007138:	b085      	sub	sp, #20
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
 800713e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007146:	b2db      	uxtb	r3, r3
 8007148:	2b20      	cmp	r3, #32
 800714a:	d139      	bne.n	80071c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007152:	2b01      	cmp	r3, #1
 8007154:	d101      	bne.n	800715a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007156:	2302      	movs	r3, #2
 8007158:	e033      	b.n	80071c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2201      	movs	r2, #1
 800715e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2224      	movs	r2, #36	; 0x24
 8007166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f022 0201 	bic.w	r2, r2, #1
 8007178:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007188:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	021b      	lsls	r3, r3, #8
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	4313      	orrs	r3, r2
 8007192:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f042 0201 	orr.w	r2, r2, #1
 80071aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2220      	movs	r2, #32
 80071b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80071bc:	2300      	movs	r3, #0
 80071be:	e000      	b.n	80071c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80071c0:	2302      	movs	r3, #2
  }
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3714      	adds	r7, #20
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr
	...

080071d0 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d101      	bne.n	80071e2 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e0bf      	b.n	8007362 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d106      	bne.n	80071fc <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f7fc fe88 	bl	8003f0c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2202      	movs	r2, #2
 8007200:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	699a      	ldr	r2, [r3, #24]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007212:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	6999      	ldr	r1, [r3, #24]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	685a      	ldr	r2, [r3, #4]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007228:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	430a      	orrs	r2, r1
 8007236:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	6899      	ldr	r1, [r3, #8]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	4b4a      	ldr	r3, [pc, #296]	; (800736c <HAL_LTDC_Init+0x19c>)
 8007244:	400b      	ands	r3, r1
 8007246:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	695b      	ldr	r3, [r3, #20]
 800724c:	041b      	lsls	r3, r3, #16
 800724e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	6899      	ldr	r1, [r3, #8]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	699a      	ldr	r2, [r3, #24]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	431a      	orrs	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	430a      	orrs	r2, r1
 8007264:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	68d9      	ldr	r1, [r3, #12]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	4b3e      	ldr	r3, [pc, #248]	; (800736c <HAL_LTDC_Init+0x19c>)
 8007272:	400b      	ands	r3, r1
 8007274:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	69db      	ldr	r3, [r3, #28]
 800727a:	041b      	lsls	r3, r3, #16
 800727c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68d9      	ldr	r1, [r3, #12]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6a1a      	ldr	r2, [r3, #32]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	431a      	orrs	r2, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	430a      	orrs	r2, r1
 8007292:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	6919      	ldr	r1, [r3, #16]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	4b33      	ldr	r3, [pc, #204]	; (800736c <HAL_LTDC_Init+0x19c>)
 80072a0:	400b      	ands	r3, r1
 80072a2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a8:	041b      	lsls	r3, r3, #16
 80072aa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	6919      	ldr	r1, [r3, #16]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	431a      	orrs	r2, r3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	430a      	orrs	r2, r1
 80072c0:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	6959      	ldr	r1, [r3, #20]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	4b27      	ldr	r3, [pc, #156]	; (800736c <HAL_LTDC_Init+0x19c>)
 80072ce:	400b      	ands	r3, r1
 80072d0:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d6:	041b      	lsls	r3, r3, #16
 80072d8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	6959      	ldr	r1, [r3, #20]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	431a      	orrs	r2, r3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	430a      	orrs	r2, r1
 80072ee:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80072f6:	021b      	lsls	r3, r3, #8
 80072f8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007300:	041b      	lsls	r3, r3, #16
 8007302:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8007312:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800731a:	68ba      	ldr	r2, [r7, #8]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4313      	orrs	r3, r2
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8007326:	431a      	orrs	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	430a      	orrs	r2, r1
 800732e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f042 0206 	orr.w	r2, r2, #6
 800733e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	699a      	ldr	r2, [r3, #24]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f042 0201 	orr.w	r2, r2, #1
 800734e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	f000f800 	.word	0xf000f800

08007370 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007386:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f003 0304 	and.w	r3, r3, #4
 800738e:	2b00      	cmp	r3, #0
 8007390:	d023      	beq.n	80073da <HAL_LTDC_IRQHandler+0x6a>
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	f003 0304 	and.w	r3, r3, #4
 8007398:	2b00      	cmp	r3, #0
 800739a:	d01e      	beq.n	80073da <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f022 0204 	bic.w	r2, r2, #4
 80073aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2204      	movs	r2, #4
 80073b2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80073ba:	f043 0201 	orr.w	r2, r3, #1
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2204      	movs	r2, #4
 80073c8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 f86f 	bl	80074b8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f003 0302 	and.w	r3, r3, #2
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d023      	beq.n	800742c <HAL_LTDC_IRQHandler+0xbc>
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	f003 0302 	and.w	r3, r3, #2
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d01e      	beq.n	800742c <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f022 0202 	bic.w	r2, r2, #2
 80073fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	2202      	movs	r2, #2
 8007404:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800740c:	f043 0202 	orr.w	r2, r3, #2
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2204      	movs	r2, #4
 800741a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 f846 	bl	80074b8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	2b00      	cmp	r3, #0
 8007434:	d01b      	beq.n	800746e <HAL_LTDC_IRQHandler+0xfe>
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	f003 0301 	and.w	r3, r3, #1
 800743c:	2b00      	cmp	r3, #0
 800743e:	d016      	beq.n	800746e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f022 0201 	bic.w	r2, r2, #1
 800744e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2201      	movs	r2, #1
 8007456:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 f82f 	bl	80074cc <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f003 0308 	and.w	r3, r3, #8
 8007474:	2b00      	cmp	r3, #0
 8007476:	d01b      	beq.n	80074b0 <HAL_LTDC_IRQHandler+0x140>
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	f003 0308 	and.w	r3, r3, #8
 800747e:	2b00      	cmp	r3, #0
 8007480:	d016      	beq.n	80074b0 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f022 0208 	bic.w	r2, r2, #8
 8007490:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2208      	movs	r2, #8
 8007498:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2200      	movs	r2, #0
 80074a6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 f818 	bl	80074e0 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80074b0:	bf00      	nop
 80074b2:	3710      	adds	r7, #16
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b083      	sub	sp, #12
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80074c0:	bf00      	nop
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80074d4:	bf00      	nop
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80074e8:	bf00      	nop
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80074f4:	b5b0      	push	{r4, r5, r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	60f8      	str	r0, [r7, #12]
 80074fc:	60b9      	str	r1, [r7, #8]
 80074fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8007506:	2b01      	cmp	r3, #1
 8007508:	d101      	bne.n	800750e <HAL_LTDC_ConfigLayer+0x1a>
 800750a:	2302      	movs	r3, #2
 800750c:	e02c      	b.n	8007568 <HAL_LTDC_ConfigLayer+0x74>
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2201      	movs	r2, #1
 8007512:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2202      	movs	r2, #2
 800751a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800751e:	68fa      	ldr	r2, [r7, #12]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2134      	movs	r1, #52	; 0x34
 8007524:	fb01 f303 	mul.w	r3, r1, r3
 8007528:	4413      	add	r3, r2
 800752a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	4614      	mov	r4, r2
 8007532:	461d      	mov	r5, r3
 8007534:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007536:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007538:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800753a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800753c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800753e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007540:	682b      	ldr	r3, [r5, #0]
 8007542:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	68b9      	ldr	r1, [r7, #8]
 8007548:	68f8      	ldr	r0, [r7, #12]
 800754a:	f000 f81f 	bl	800758c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2201      	movs	r2, #1
 8007554:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3710      	adds	r7, #16
 800756c:	46bd      	mov	sp, r7
 800756e:	bdb0      	pop	{r4, r5, r7, pc}

08007570 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8007570:	b480      	push	{r7}
 8007572:	b083      	sub	sp, #12
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800757e:	b2db      	uxtb	r3, r3
}
 8007580:	4618      	mov	r0, r3
 8007582:	370c      	adds	r7, #12
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800758c:	b480      	push	{r7}
 800758e:	b089      	sub	sp, #36	; 0x24
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	685a      	ldr	r2, [r3, #4]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	0c1b      	lsrs	r3, r3, #16
 80075a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075a8:	4413      	add	r3, r2
 80075aa:	041b      	lsls	r3, r3, #16
 80075ac:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	461a      	mov	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	01db      	lsls	r3, r3, #7
 80075b8:	4413      	add	r3, r2
 80075ba:	3384      	adds	r3, #132	; 0x84
 80075bc:	685b      	ldr	r3, [r3, #4]
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	6812      	ldr	r2, [r2, #0]
 80075c2:	4611      	mov	r1, r2
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	01d2      	lsls	r2, r2, #7
 80075c8:	440a      	add	r2, r1
 80075ca:	3284      	adds	r2, #132	; 0x84
 80075cc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80075d0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	0c1b      	lsrs	r3, r3, #16
 80075de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075e2:	4413      	add	r3, r2
 80075e4:	1c5a      	adds	r2, r3, #1
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4619      	mov	r1, r3
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	01db      	lsls	r3, r3, #7
 80075f0:	440b      	add	r3, r1
 80075f2:	3384      	adds	r3, #132	; 0x84
 80075f4:	4619      	mov	r1, r3
 80075f6:	69fb      	ldr	r3, [r7, #28]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	68da      	ldr	r2, [r3, #12]
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800760a:	4413      	add	r3, r2
 800760c:	041b      	lsls	r3, r3, #16
 800760e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	461a      	mov	r2, r3
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	01db      	lsls	r3, r3, #7
 800761a:	4413      	add	r3, r2
 800761c:	3384      	adds	r3, #132	; 0x84
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	6812      	ldr	r2, [r2, #0]
 8007624:	4611      	mov	r1, r2
 8007626:	687a      	ldr	r2, [r7, #4]
 8007628:	01d2      	lsls	r2, r2, #7
 800762a:	440a      	add	r2, r1
 800762c:	3284      	adds	r2, #132	; 0x84
 800762e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8007632:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	689a      	ldr	r2, [r3, #8]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68db      	ldr	r3, [r3, #12]
 800763e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007642:	4413      	add	r3, r2
 8007644:	1c5a      	adds	r2, r3, #1
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4619      	mov	r1, r3
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	01db      	lsls	r3, r3, #7
 8007650:	440b      	add	r3, r1
 8007652:	3384      	adds	r3, #132	; 0x84
 8007654:	4619      	mov	r1, r3
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	4313      	orrs	r3, r2
 800765a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	461a      	mov	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	01db      	lsls	r3, r3, #7
 8007666:	4413      	add	r3, r2
 8007668:	3384      	adds	r3, #132	; 0x84
 800766a:	691b      	ldr	r3, [r3, #16]
 800766c:	68fa      	ldr	r2, [r7, #12]
 800766e:	6812      	ldr	r2, [r2, #0]
 8007670:	4611      	mov	r1, r2
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	01d2      	lsls	r2, r2, #7
 8007676:	440a      	add	r2, r1
 8007678:	3284      	adds	r2, #132	; 0x84
 800767a:	f023 0307 	bic.w	r3, r3, #7
 800767e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	461a      	mov	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	01db      	lsls	r3, r3, #7
 800768a:	4413      	add	r3, r2
 800768c:	3384      	adds	r3, #132	; 0x84
 800768e:	461a      	mov	r2, r3
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	691b      	ldr	r3, [r3, #16]
 8007694:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800769c:	021b      	lsls	r3, r3, #8
 800769e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80076a6:	041b      	lsls	r3, r3, #16
 80076a8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	699b      	ldr	r3, [r3, #24]
 80076ae:	061b      	lsls	r3, r3, #24
 80076b0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	461a      	mov	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	01db      	lsls	r3, r3, #7
 80076bc:	4413      	add	r3, r2
 80076be:	3384      	adds	r3, #132	; 0x84
 80076c0:	699b      	ldr	r3, [r3, #24]
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	461a      	mov	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	01db      	lsls	r3, r3, #7
 80076cc:	4413      	add	r3, r2
 80076ce:	3384      	adds	r3, #132	; 0x84
 80076d0:	461a      	mov	r2, r3
 80076d2:	2300      	movs	r3, #0
 80076d4:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80076dc:	461a      	mov	r2, r3
 80076de:	69fb      	ldr	r3, [r7, #28]
 80076e0:	431a      	orrs	r2, r3
 80076e2:	69bb      	ldr	r3, [r7, #24]
 80076e4:	431a      	orrs	r2, r3
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4619      	mov	r1, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	01db      	lsls	r3, r3, #7
 80076f0:	440b      	add	r3, r1
 80076f2:	3384      	adds	r3, #132	; 0x84
 80076f4:	4619      	mov	r1, r3
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	461a      	mov	r2, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	01db      	lsls	r3, r3, #7
 8007706:	4413      	add	r3, r2
 8007708:	3384      	adds	r3, #132	; 0x84
 800770a:	695b      	ldr	r3, [r3, #20]
 800770c:	68fa      	ldr	r2, [r7, #12]
 800770e:	6812      	ldr	r2, [r2, #0]
 8007710:	4611      	mov	r1, r2
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	01d2      	lsls	r2, r2, #7
 8007716:	440a      	add	r2, r1
 8007718:	3284      	adds	r2, #132	; 0x84
 800771a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800771e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	461a      	mov	r2, r3
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	01db      	lsls	r3, r3, #7
 800772a:	4413      	add	r3, r2
 800772c:	3384      	adds	r3, #132	; 0x84
 800772e:	461a      	mov	r2, r3
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	695b      	ldr	r3, [r3, #20]
 8007734:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	461a      	mov	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	01db      	lsls	r3, r3, #7
 8007740:	4413      	add	r3, r2
 8007742:	3384      	adds	r3, #132	; 0x84
 8007744:	69da      	ldr	r2, [r3, #28]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4619      	mov	r1, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	01db      	lsls	r3, r3, #7
 8007750:	440b      	add	r3, r1
 8007752:	3384      	adds	r3, #132	; 0x84
 8007754:	4619      	mov	r1, r3
 8007756:	4b58      	ldr	r3, [pc, #352]	; (80078b8 <LTDC_SetConfig+0x32c>)
 8007758:	4013      	ands	r3, r2
 800775a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	69da      	ldr	r2, [r3, #28]
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	6a1b      	ldr	r3, [r3, #32]
 8007764:	68f9      	ldr	r1, [r7, #12]
 8007766:	6809      	ldr	r1, [r1, #0]
 8007768:	4608      	mov	r0, r1
 800776a:	6879      	ldr	r1, [r7, #4]
 800776c:	01c9      	lsls	r1, r1, #7
 800776e:	4401      	add	r1, r0
 8007770:	3184      	adds	r1, #132	; 0x84
 8007772:	4313      	orrs	r3, r2
 8007774:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	461a      	mov	r2, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	01db      	lsls	r3, r3, #7
 8007780:	4413      	add	r3, r2
 8007782:	3384      	adds	r3, #132	; 0x84
 8007784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	461a      	mov	r2, r3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	01db      	lsls	r3, r3, #7
 8007790:	4413      	add	r3, r2
 8007792:	3384      	adds	r3, #132	; 0x84
 8007794:	461a      	mov	r2, r3
 8007796:	2300      	movs	r3, #0
 8007798:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	461a      	mov	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	01db      	lsls	r3, r3, #7
 80077a4:	4413      	add	r3, r2
 80077a6:	3384      	adds	r3, #132	; 0x84
 80077a8:	461a      	mov	r2, r3
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ae:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	691b      	ldr	r3, [r3, #16]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d102      	bne.n	80077be <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80077b8:	2304      	movs	r3, #4
 80077ba:	61fb      	str	r3, [r7, #28]
 80077bc:	e01b      	b.n	80077f6 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	691b      	ldr	r3, [r3, #16]
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d102      	bne.n	80077cc <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80077c6:	2303      	movs	r3, #3
 80077c8:	61fb      	str	r3, [r7, #28]
 80077ca:	e014      	b.n	80077f6 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	691b      	ldr	r3, [r3, #16]
 80077d0:	2b04      	cmp	r3, #4
 80077d2:	d00b      	beq.n	80077ec <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80077d8:	2b02      	cmp	r3, #2
 80077da:	d007      	beq.n	80077ec <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80077e0:	2b03      	cmp	r3, #3
 80077e2:	d003      	beq.n	80077ec <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80077e8:	2b07      	cmp	r3, #7
 80077ea:	d102      	bne.n	80077f2 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80077ec:	2302      	movs	r3, #2
 80077ee:	61fb      	str	r3, [r7, #28]
 80077f0:	e001      	b.n	80077f6 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80077f2:	2301      	movs	r3, #1
 80077f4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	461a      	mov	r2, r3
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	01db      	lsls	r3, r3, #7
 8007800:	4413      	add	r3, r2
 8007802:	3384      	adds	r3, #132	; 0x84
 8007804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007806:	68fa      	ldr	r2, [r7, #12]
 8007808:	6812      	ldr	r2, [r2, #0]
 800780a:	4611      	mov	r1, r2
 800780c:	687a      	ldr	r2, [r7, #4]
 800780e:	01d2      	lsls	r2, r2, #7
 8007810:	440a      	add	r2, r1
 8007812:	3284      	adds	r2, #132	; 0x84
 8007814:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8007818:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800781e:	69fa      	ldr	r2, [r7, #28]
 8007820:	fb02 f303 	mul.w	r3, r2, r3
 8007824:	041a      	lsls	r2, r3, #16
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	6859      	ldr	r1, [r3, #4]
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	1acb      	subs	r3, r1, r3
 8007830:	69f9      	ldr	r1, [r7, #28]
 8007832:	fb01 f303 	mul.w	r3, r1, r3
 8007836:	3303      	adds	r3, #3
 8007838:	68f9      	ldr	r1, [r7, #12]
 800783a:	6809      	ldr	r1, [r1, #0]
 800783c:	4608      	mov	r0, r1
 800783e:	6879      	ldr	r1, [r7, #4]
 8007840:	01c9      	lsls	r1, r1, #7
 8007842:	4401      	add	r1, r0
 8007844:	3184      	adds	r1, #132	; 0x84
 8007846:	4313      	orrs	r3, r2
 8007848:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	461a      	mov	r2, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	01db      	lsls	r3, r3, #7
 8007854:	4413      	add	r3, r2
 8007856:	3384      	adds	r3, #132	; 0x84
 8007858:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4619      	mov	r1, r3
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	01db      	lsls	r3, r3, #7
 8007864:	440b      	add	r3, r1
 8007866:	3384      	adds	r3, #132	; 0x84
 8007868:	4619      	mov	r1, r3
 800786a:	4b14      	ldr	r3, [pc, #80]	; (80078bc <LTDC_SetConfig+0x330>)
 800786c:	4013      	ands	r3, r2
 800786e:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	461a      	mov	r2, r3
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	01db      	lsls	r3, r3, #7
 800787a:	4413      	add	r3, r2
 800787c:	3384      	adds	r3, #132	; 0x84
 800787e:	461a      	mov	r2, r3
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007884:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	461a      	mov	r2, r3
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	01db      	lsls	r3, r3, #7
 8007890:	4413      	add	r3, r2
 8007892:	3384      	adds	r3, #132	; 0x84
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	6812      	ldr	r2, [r2, #0]
 800789a:	4611      	mov	r1, r2
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	01d2      	lsls	r2, r2, #7
 80078a0:	440a      	add	r2, r1
 80078a2:	3284      	adds	r2, #132	; 0x84
 80078a4:	f043 0301 	orr.w	r3, r3, #1
 80078a8:	6013      	str	r3, [r2, #0]
}
 80078aa:	bf00      	nop
 80078ac:	3724      	adds	r7, #36	; 0x24
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr
 80078b6:	bf00      	nop
 80078b8:	fffff8f8 	.word	0xfffff8f8
 80078bc:	fffff800 	.word	0xfffff800

080078c0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80078c0:	b480      	push	{r7}
 80078c2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078c4:	4b05      	ldr	r3, [pc, #20]	; (80078dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a04      	ldr	r2, [pc, #16]	; (80078dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80078ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078ce:	6013      	str	r3, [r2, #0]
}
 80078d0:	bf00      	nop
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	40007000 	.word	0x40007000

080078e0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80078e6:	2300      	movs	r3, #0
 80078e8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80078ea:	4b23      	ldr	r3, [pc, #140]	; (8007978 <HAL_PWREx_EnableOverDrive+0x98>)
 80078ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ee:	4a22      	ldr	r2, [pc, #136]	; (8007978 <HAL_PWREx_EnableOverDrive+0x98>)
 80078f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078f4:	6413      	str	r3, [r2, #64]	; 0x40
 80078f6:	4b20      	ldr	r3, [pc, #128]	; (8007978 <HAL_PWREx_EnableOverDrive+0x98>)
 80078f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078fe:	603b      	str	r3, [r7, #0]
 8007900:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007902:	4b1e      	ldr	r3, [pc, #120]	; (800797c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a1d      	ldr	r2, [pc, #116]	; (800797c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007908:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800790c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800790e:	f7fc ffe1 	bl	80048d4 <HAL_GetTick>
 8007912:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007914:	e009      	b.n	800792a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007916:	f7fc ffdd 	bl	80048d4 <HAL_GetTick>
 800791a:	4602      	mov	r2, r0
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	1ad3      	subs	r3, r2, r3
 8007920:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007924:	d901      	bls.n	800792a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007926:	2303      	movs	r3, #3
 8007928:	e022      	b.n	8007970 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800792a:	4b14      	ldr	r3, [pc, #80]	; (800797c <HAL_PWREx_EnableOverDrive+0x9c>)
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007932:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007936:	d1ee      	bne.n	8007916 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007938:	4b10      	ldr	r3, [pc, #64]	; (800797c <HAL_PWREx_EnableOverDrive+0x9c>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a0f      	ldr	r2, [pc, #60]	; (800797c <HAL_PWREx_EnableOverDrive+0x9c>)
 800793e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007942:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007944:	f7fc ffc6 	bl	80048d4 <HAL_GetTick>
 8007948:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800794a:	e009      	b.n	8007960 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800794c:	f7fc ffc2 	bl	80048d4 <HAL_GetTick>
 8007950:	4602      	mov	r2, r0
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	1ad3      	subs	r3, r2, r3
 8007956:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800795a:	d901      	bls.n	8007960 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	e007      	b.n	8007970 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007960:	4b06      	ldr	r3, [pc, #24]	; (800797c <HAL_PWREx_EnableOverDrive+0x9c>)
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007968:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800796c:	d1ee      	bne.n	800794c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800796e:	2300      	movs	r3, #0
}
 8007970:	4618      	mov	r0, r3
 8007972:	3708      	adds	r7, #8
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}
 8007978:	40023800 	.word	0x40023800
 800797c:	40007000 	.word	0x40007000

08007980 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b086      	sub	sp, #24
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007988:	2300      	movs	r3, #0
 800798a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d101      	bne.n	8007996 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	e291      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 0301 	and.w	r3, r3, #1
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f000 8087 	beq.w	8007ab2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80079a4:	4b96      	ldr	r3, [pc, #600]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	f003 030c 	and.w	r3, r3, #12
 80079ac:	2b04      	cmp	r3, #4
 80079ae:	d00c      	beq.n	80079ca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079b0:	4b93      	ldr	r3, [pc, #588]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	f003 030c 	and.w	r3, r3, #12
 80079b8:	2b08      	cmp	r3, #8
 80079ba:	d112      	bne.n	80079e2 <HAL_RCC_OscConfig+0x62>
 80079bc:	4b90      	ldr	r3, [pc, #576]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80079c8:	d10b      	bne.n	80079e2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079ca:	4b8d      	ldr	r3, [pc, #564]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d06c      	beq.n	8007ab0 <HAL_RCC_OscConfig+0x130>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d168      	bne.n	8007ab0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	e26b      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079ea:	d106      	bne.n	80079fa <HAL_RCC_OscConfig+0x7a>
 80079ec:	4b84      	ldr	r3, [pc, #528]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a83      	ldr	r2, [pc, #524]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 80079f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80079f6:	6013      	str	r3, [r2, #0]
 80079f8:	e02e      	b.n	8007a58 <HAL_RCC_OscConfig+0xd8>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10c      	bne.n	8007a1c <HAL_RCC_OscConfig+0x9c>
 8007a02:	4b7f      	ldr	r3, [pc, #508]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a7e      	ldr	r2, [pc, #504]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a0c:	6013      	str	r3, [r2, #0]
 8007a0e:	4b7c      	ldr	r3, [pc, #496]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a7b      	ldr	r2, [pc, #492]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a18:	6013      	str	r3, [r2, #0]
 8007a1a:	e01d      	b.n	8007a58 <HAL_RCC_OscConfig+0xd8>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007a24:	d10c      	bne.n	8007a40 <HAL_RCC_OscConfig+0xc0>
 8007a26:	4b76      	ldr	r3, [pc, #472]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a75      	ldr	r2, [pc, #468]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007a30:	6013      	str	r3, [r2, #0]
 8007a32:	4b73      	ldr	r3, [pc, #460]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a72      	ldr	r2, [pc, #456]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a3c:	6013      	str	r3, [r2, #0]
 8007a3e:	e00b      	b.n	8007a58 <HAL_RCC_OscConfig+0xd8>
 8007a40:	4b6f      	ldr	r3, [pc, #444]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a6e      	ldr	r2, [pc, #440]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a4a:	6013      	str	r3, [r2, #0]
 8007a4c:	4b6c      	ldr	r3, [pc, #432]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a6b      	ldr	r2, [pc, #428]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d013      	beq.n	8007a88 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a60:	f7fc ff38 	bl	80048d4 <HAL_GetTick>
 8007a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a66:	e008      	b.n	8007a7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a68:	f7fc ff34 	bl	80048d4 <HAL_GetTick>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	1ad3      	subs	r3, r2, r3
 8007a72:	2b64      	cmp	r3, #100	; 0x64
 8007a74:	d901      	bls.n	8007a7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007a76:	2303      	movs	r3, #3
 8007a78:	e21f      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a7a:	4b61      	ldr	r3, [pc, #388]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d0f0      	beq.n	8007a68 <HAL_RCC_OscConfig+0xe8>
 8007a86:	e014      	b.n	8007ab2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a88:	f7fc ff24 	bl	80048d4 <HAL_GetTick>
 8007a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007a8e:	e008      	b.n	8007aa2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a90:	f7fc ff20 	bl	80048d4 <HAL_GetTick>
 8007a94:	4602      	mov	r2, r0
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	1ad3      	subs	r3, r2, r3
 8007a9a:	2b64      	cmp	r3, #100	; 0x64
 8007a9c:	d901      	bls.n	8007aa2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007a9e:	2303      	movs	r3, #3
 8007aa0:	e20b      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007aa2:	4b57      	ldr	r3, [pc, #348]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d1f0      	bne.n	8007a90 <HAL_RCC_OscConfig+0x110>
 8007aae:	e000      	b.n	8007ab2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f003 0302 	and.w	r3, r3, #2
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d069      	beq.n	8007b92 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007abe:	4b50      	ldr	r3, [pc, #320]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f003 030c 	and.w	r3, r3, #12
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00b      	beq.n	8007ae2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007aca:	4b4d      	ldr	r3, [pc, #308]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	f003 030c 	and.w	r3, r3, #12
 8007ad2:	2b08      	cmp	r3, #8
 8007ad4:	d11c      	bne.n	8007b10 <HAL_RCC_OscConfig+0x190>
 8007ad6:	4b4a      	ldr	r3, [pc, #296]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d116      	bne.n	8007b10 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007ae2:	4b47      	ldr	r3, [pc, #284]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 0302 	and.w	r3, r3, #2
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d005      	beq.n	8007afa <HAL_RCC_OscConfig+0x17a>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d001      	beq.n	8007afa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007af6:	2301      	movs	r3, #1
 8007af8:	e1df      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007afa:	4b41      	ldr	r3, [pc, #260]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	00db      	lsls	r3, r3, #3
 8007b08:	493d      	ldr	r1, [pc, #244]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b0e:	e040      	b.n	8007b92 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d023      	beq.n	8007b60 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b18:	4b39      	ldr	r3, [pc, #228]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a38      	ldr	r2, [pc, #224]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007b1e:	f043 0301 	orr.w	r3, r3, #1
 8007b22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b24:	f7fc fed6 	bl	80048d4 <HAL_GetTick>
 8007b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b2a:	e008      	b.n	8007b3e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b2c:	f7fc fed2 	bl	80048d4 <HAL_GetTick>
 8007b30:	4602      	mov	r2, r0
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	1ad3      	subs	r3, r2, r3
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d901      	bls.n	8007b3e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e1bd      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b3e:	4b30      	ldr	r3, [pc, #192]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f003 0302 	and.w	r3, r3, #2
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0f0      	beq.n	8007b2c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b4a:	4b2d      	ldr	r3, [pc, #180]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	00db      	lsls	r3, r3, #3
 8007b58:	4929      	ldr	r1, [pc, #164]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	600b      	str	r3, [r1, #0]
 8007b5e:	e018      	b.n	8007b92 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b60:	4b27      	ldr	r3, [pc, #156]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a26      	ldr	r2, [pc, #152]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007b66:	f023 0301 	bic.w	r3, r3, #1
 8007b6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b6c:	f7fc feb2 	bl	80048d4 <HAL_GetTick>
 8007b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b72:	e008      	b.n	8007b86 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b74:	f7fc feae 	bl	80048d4 <HAL_GetTick>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	1ad3      	subs	r3, r2, r3
 8007b7e:	2b02      	cmp	r3, #2
 8007b80:	d901      	bls.n	8007b86 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007b82:	2303      	movs	r3, #3
 8007b84:	e199      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b86:	4b1e      	ldr	r3, [pc, #120]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f003 0302 	and.w	r3, r3, #2
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d1f0      	bne.n	8007b74 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f003 0308 	and.w	r3, r3, #8
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d038      	beq.n	8007c10 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	695b      	ldr	r3, [r3, #20]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d019      	beq.n	8007bda <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ba6:	4b16      	ldr	r3, [pc, #88]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007ba8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007baa:	4a15      	ldr	r2, [pc, #84]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007bac:	f043 0301 	orr.w	r3, r3, #1
 8007bb0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bb2:	f7fc fe8f 	bl	80048d4 <HAL_GetTick>
 8007bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bb8:	e008      	b.n	8007bcc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bba:	f7fc fe8b 	bl	80048d4 <HAL_GetTick>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	2b02      	cmp	r3, #2
 8007bc6:	d901      	bls.n	8007bcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007bc8:	2303      	movs	r3, #3
 8007bca:	e176      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bcc:	4b0c      	ldr	r3, [pc, #48]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007bce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bd0:	f003 0302 	and.w	r3, r3, #2
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d0f0      	beq.n	8007bba <HAL_RCC_OscConfig+0x23a>
 8007bd8:	e01a      	b.n	8007c10 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007bda:	4b09      	ldr	r3, [pc, #36]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007bdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bde:	4a08      	ldr	r2, [pc, #32]	; (8007c00 <HAL_RCC_OscConfig+0x280>)
 8007be0:	f023 0301 	bic.w	r3, r3, #1
 8007be4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007be6:	f7fc fe75 	bl	80048d4 <HAL_GetTick>
 8007bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007bec:	e00a      	b.n	8007c04 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bee:	f7fc fe71 	bl	80048d4 <HAL_GetTick>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	1ad3      	subs	r3, r2, r3
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d903      	bls.n	8007c04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	e15c      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
 8007c00:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c04:	4b91      	ldr	r3, [pc, #580]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007c06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c08:	f003 0302 	and.w	r3, r3, #2
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d1ee      	bne.n	8007bee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0304 	and.w	r3, r3, #4
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 80a4 	beq.w	8007d66 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c1e:	4b8b      	ldr	r3, [pc, #556]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10d      	bne.n	8007c46 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c2a:	4b88      	ldr	r3, [pc, #544]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c2e:	4a87      	ldr	r2, [pc, #540]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c34:	6413      	str	r3, [r2, #64]	; 0x40
 8007c36:	4b85      	ldr	r3, [pc, #532]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c3e:	60bb      	str	r3, [r7, #8]
 8007c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c42:	2301      	movs	r3, #1
 8007c44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c46:	4b82      	ldr	r3, [pc, #520]	; (8007e50 <HAL_RCC_OscConfig+0x4d0>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d118      	bne.n	8007c84 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007c52:	4b7f      	ldr	r3, [pc, #508]	; (8007e50 <HAL_RCC_OscConfig+0x4d0>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a7e      	ldr	r2, [pc, #504]	; (8007e50 <HAL_RCC_OscConfig+0x4d0>)
 8007c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c5e:	f7fc fe39 	bl	80048d4 <HAL_GetTick>
 8007c62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c64:	e008      	b.n	8007c78 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c66:	f7fc fe35 	bl	80048d4 <HAL_GetTick>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	1ad3      	subs	r3, r2, r3
 8007c70:	2b64      	cmp	r3, #100	; 0x64
 8007c72:	d901      	bls.n	8007c78 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007c74:	2303      	movs	r3, #3
 8007c76:	e120      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c78:	4b75      	ldr	r3, [pc, #468]	; (8007e50 <HAL_RCC_OscConfig+0x4d0>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d0f0      	beq.n	8007c66 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d106      	bne.n	8007c9a <HAL_RCC_OscConfig+0x31a>
 8007c8c:	4b6f      	ldr	r3, [pc, #444]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c90:	4a6e      	ldr	r2, [pc, #440]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007c92:	f043 0301 	orr.w	r3, r3, #1
 8007c96:	6713      	str	r3, [r2, #112]	; 0x70
 8007c98:	e02d      	b.n	8007cf6 <HAL_RCC_OscConfig+0x376>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10c      	bne.n	8007cbc <HAL_RCC_OscConfig+0x33c>
 8007ca2:	4b6a      	ldr	r3, [pc, #424]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ca6:	4a69      	ldr	r2, [pc, #420]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007ca8:	f023 0301 	bic.w	r3, r3, #1
 8007cac:	6713      	str	r3, [r2, #112]	; 0x70
 8007cae:	4b67      	ldr	r3, [pc, #412]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cb2:	4a66      	ldr	r2, [pc, #408]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007cb4:	f023 0304 	bic.w	r3, r3, #4
 8007cb8:	6713      	str	r3, [r2, #112]	; 0x70
 8007cba:	e01c      	b.n	8007cf6 <HAL_RCC_OscConfig+0x376>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	2b05      	cmp	r3, #5
 8007cc2:	d10c      	bne.n	8007cde <HAL_RCC_OscConfig+0x35e>
 8007cc4:	4b61      	ldr	r3, [pc, #388]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cc8:	4a60      	ldr	r2, [pc, #384]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007cca:	f043 0304 	orr.w	r3, r3, #4
 8007cce:	6713      	str	r3, [r2, #112]	; 0x70
 8007cd0:	4b5e      	ldr	r3, [pc, #376]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cd4:	4a5d      	ldr	r2, [pc, #372]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007cd6:	f043 0301 	orr.w	r3, r3, #1
 8007cda:	6713      	str	r3, [r2, #112]	; 0x70
 8007cdc:	e00b      	b.n	8007cf6 <HAL_RCC_OscConfig+0x376>
 8007cde:	4b5b      	ldr	r3, [pc, #364]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ce2:	4a5a      	ldr	r2, [pc, #360]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007ce4:	f023 0301 	bic.w	r3, r3, #1
 8007ce8:	6713      	str	r3, [r2, #112]	; 0x70
 8007cea:	4b58      	ldr	r3, [pc, #352]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cee:	4a57      	ldr	r2, [pc, #348]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007cf0:	f023 0304 	bic.w	r3, r3, #4
 8007cf4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d015      	beq.n	8007d2a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cfe:	f7fc fde9 	bl	80048d4 <HAL_GetTick>
 8007d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d04:	e00a      	b.n	8007d1c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d06:	f7fc fde5 	bl	80048d4 <HAL_GetTick>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	1ad3      	subs	r3, r2, r3
 8007d10:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d901      	bls.n	8007d1c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007d18:	2303      	movs	r3, #3
 8007d1a:	e0ce      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d1c:	4b4b      	ldr	r3, [pc, #300]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007d1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d20:	f003 0302 	and.w	r3, r3, #2
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d0ee      	beq.n	8007d06 <HAL_RCC_OscConfig+0x386>
 8007d28:	e014      	b.n	8007d54 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d2a:	f7fc fdd3 	bl	80048d4 <HAL_GetTick>
 8007d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d30:	e00a      	b.n	8007d48 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d32:	f7fc fdcf 	bl	80048d4 <HAL_GetTick>
 8007d36:	4602      	mov	r2, r0
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	1ad3      	subs	r3, r2, r3
 8007d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d901      	bls.n	8007d48 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007d44:	2303      	movs	r3, #3
 8007d46:	e0b8      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d48:	4b40      	ldr	r3, [pc, #256]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d4c:	f003 0302 	and.w	r3, r3, #2
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d1ee      	bne.n	8007d32 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007d54:	7dfb      	ldrb	r3, [r7, #23]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d105      	bne.n	8007d66 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d5a:	4b3c      	ldr	r3, [pc, #240]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d5e:	4a3b      	ldr	r2, [pc, #236]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007d60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	699b      	ldr	r3, [r3, #24]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f000 80a4 	beq.w	8007eb8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007d70:	4b36      	ldr	r3, [pc, #216]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	f003 030c 	and.w	r3, r3, #12
 8007d78:	2b08      	cmp	r3, #8
 8007d7a:	d06b      	beq.n	8007e54 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	699b      	ldr	r3, [r3, #24]
 8007d80:	2b02      	cmp	r3, #2
 8007d82:	d149      	bne.n	8007e18 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d84:	4b31      	ldr	r3, [pc, #196]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a30      	ldr	r2, [pc, #192]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007d8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d90:	f7fc fda0 	bl	80048d4 <HAL_GetTick>
 8007d94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d96:	e008      	b.n	8007daa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d98:	f7fc fd9c 	bl	80048d4 <HAL_GetTick>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	2b02      	cmp	r3, #2
 8007da4:	d901      	bls.n	8007daa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007da6:	2303      	movs	r3, #3
 8007da8:	e087      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007daa:	4b28      	ldr	r3, [pc, #160]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d1f0      	bne.n	8007d98 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	69da      	ldr	r2, [r3, #28]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	431a      	orrs	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc4:	019b      	lsls	r3, r3, #6
 8007dc6:	431a      	orrs	r2, r3
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dcc:	085b      	lsrs	r3, r3, #1
 8007dce:	3b01      	subs	r3, #1
 8007dd0:	041b      	lsls	r3, r3, #16
 8007dd2:	431a      	orrs	r2, r3
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd8:	061b      	lsls	r3, r3, #24
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	4a1b      	ldr	r2, [pc, #108]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007dde:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007de2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007de4:	4b19      	ldr	r3, [pc, #100]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a18      	ldr	r2, [pc, #96]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007dea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007dee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007df0:	f7fc fd70 	bl	80048d4 <HAL_GetTick>
 8007df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007df6:	e008      	b.n	8007e0a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007df8:	f7fc fd6c 	bl	80048d4 <HAL_GetTick>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	2b02      	cmp	r3, #2
 8007e04:	d901      	bls.n	8007e0a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007e06:	2303      	movs	r3, #3
 8007e08:	e057      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e0a:	4b10      	ldr	r3, [pc, #64]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d0f0      	beq.n	8007df8 <HAL_RCC_OscConfig+0x478>
 8007e16:	e04f      	b.n	8007eb8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e18:	4b0c      	ldr	r3, [pc, #48]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a0b      	ldr	r2, [pc, #44]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007e1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e24:	f7fc fd56 	bl	80048d4 <HAL_GetTick>
 8007e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e2a:	e008      	b.n	8007e3e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e2c:	f7fc fd52 	bl	80048d4 <HAL_GetTick>
 8007e30:	4602      	mov	r2, r0
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	1ad3      	subs	r3, r2, r3
 8007e36:	2b02      	cmp	r3, #2
 8007e38:	d901      	bls.n	8007e3e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e03d      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e3e:	4b03      	ldr	r3, [pc, #12]	; (8007e4c <HAL_RCC_OscConfig+0x4cc>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d1f0      	bne.n	8007e2c <HAL_RCC_OscConfig+0x4ac>
 8007e4a:	e035      	b.n	8007eb8 <HAL_RCC_OscConfig+0x538>
 8007e4c:	40023800 	.word	0x40023800
 8007e50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007e54:	4b1b      	ldr	r3, [pc, #108]	; (8007ec4 <HAL_RCC_OscConfig+0x544>)
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	699b      	ldr	r3, [r3, #24]
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d028      	beq.n	8007eb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d121      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d11a      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007e84:	4013      	ands	r3, r2
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007e8a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d111      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9a:	085b      	lsrs	r3, r3, #1
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ea0:	429a      	cmp	r2, r3
 8007ea2:	d107      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eae:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d001      	beq.n	8007eb8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e000      	b.n	8007eba <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3718      	adds	r7, #24
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	40023800 	.word	0x40023800

08007ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d101      	bne.n	8007ee0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e0d0      	b.n	8008082 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007ee0:	4b6a      	ldr	r3, [pc, #424]	; (800808c <HAL_RCC_ClockConfig+0x1c4>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f003 030f 	and.w	r3, r3, #15
 8007ee8:	683a      	ldr	r2, [r7, #0]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d910      	bls.n	8007f10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007eee:	4b67      	ldr	r3, [pc, #412]	; (800808c <HAL_RCC_ClockConfig+0x1c4>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f023 020f 	bic.w	r2, r3, #15
 8007ef6:	4965      	ldr	r1, [pc, #404]	; (800808c <HAL_RCC_ClockConfig+0x1c4>)
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007efe:	4b63      	ldr	r3, [pc, #396]	; (800808c <HAL_RCC_ClockConfig+0x1c4>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 030f 	and.w	r3, r3, #15
 8007f06:	683a      	ldr	r2, [r7, #0]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d001      	beq.n	8007f10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e0b8      	b.n	8008082 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 0302 	and.w	r3, r3, #2
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d020      	beq.n	8007f5e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f003 0304 	and.w	r3, r3, #4
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d005      	beq.n	8007f34 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f28:	4b59      	ldr	r3, [pc, #356]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	4a58      	ldr	r2, [pc, #352]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007f2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007f32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f003 0308 	and.w	r3, r3, #8
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d005      	beq.n	8007f4c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f40:	4b53      	ldr	r3, [pc, #332]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	4a52      	ldr	r2, [pc, #328]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007f46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007f4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f4c:	4b50      	ldr	r3, [pc, #320]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	494d      	ldr	r1, [pc, #308]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f003 0301 	and.w	r3, r3, #1
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d040      	beq.n	8007fec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d107      	bne.n	8007f82 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f72:	4b47      	ldr	r3, [pc, #284]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d115      	bne.n	8007faa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e07f      	b.n	8008082 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	2b02      	cmp	r3, #2
 8007f88:	d107      	bne.n	8007f9a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f8a:	4b41      	ldr	r3, [pc, #260]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d109      	bne.n	8007faa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e073      	b.n	8008082 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f9a:	4b3d      	ldr	r3, [pc, #244]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0302 	and.w	r3, r3, #2
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d101      	bne.n	8007faa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e06b      	b.n	8008082 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007faa:	4b39      	ldr	r3, [pc, #228]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f023 0203 	bic.w	r2, r3, #3
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	4936      	ldr	r1, [pc, #216]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fbc:	f7fc fc8a 	bl	80048d4 <HAL_GetTick>
 8007fc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fc2:	e00a      	b.n	8007fda <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007fc4:	f7fc fc86 	bl	80048d4 <HAL_GetTick>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	1ad3      	subs	r3, r2, r3
 8007fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d901      	bls.n	8007fda <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	e053      	b.n	8008082 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007fda:	4b2d      	ldr	r3, [pc, #180]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	f003 020c 	and.w	r2, r3, #12
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	d1eb      	bne.n	8007fc4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007fec:	4b27      	ldr	r3, [pc, #156]	; (800808c <HAL_RCC_ClockConfig+0x1c4>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 030f 	and.w	r3, r3, #15
 8007ff4:	683a      	ldr	r2, [r7, #0]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d210      	bcs.n	800801c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ffa:	4b24      	ldr	r3, [pc, #144]	; (800808c <HAL_RCC_ClockConfig+0x1c4>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f023 020f 	bic.w	r2, r3, #15
 8008002:	4922      	ldr	r1, [pc, #136]	; (800808c <HAL_RCC_ClockConfig+0x1c4>)
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	4313      	orrs	r3, r2
 8008008:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800800a:	4b20      	ldr	r3, [pc, #128]	; (800808c <HAL_RCC_ClockConfig+0x1c4>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f003 030f 	and.w	r3, r3, #15
 8008012:	683a      	ldr	r2, [r7, #0]
 8008014:	429a      	cmp	r2, r3
 8008016:	d001      	beq.n	800801c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e032      	b.n	8008082 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f003 0304 	and.w	r3, r3, #4
 8008024:	2b00      	cmp	r3, #0
 8008026:	d008      	beq.n	800803a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008028:	4b19      	ldr	r3, [pc, #100]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	68db      	ldr	r3, [r3, #12]
 8008034:	4916      	ldr	r1, [pc, #88]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8008036:	4313      	orrs	r3, r2
 8008038:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f003 0308 	and.w	r3, r3, #8
 8008042:	2b00      	cmp	r3, #0
 8008044:	d009      	beq.n	800805a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008046:	4b12      	ldr	r3, [pc, #72]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	00db      	lsls	r3, r3, #3
 8008054:	490e      	ldr	r1, [pc, #56]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8008056:	4313      	orrs	r3, r2
 8008058:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800805a:	f000 f821 	bl	80080a0 <HAL_RCC_GetSysClockFreq>
 800805e:	4602      	mov	r2, r0
 8008060:	4b0b      	ldr	r3, [pc, #44]	; (8008090 <HAL_RCC_ClockConfig+0x1c8>)
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	091b      	lsrs	r3, r3, #4
 8008066:	f003 030f 	and.w	r3, r3, #15
 800806a:	490a      	ldr	r1, [pc, #40]	; (8008094 <HAL_RCC_ClockConfig+0x1cc>)
 800806c:	5ccb      	ldrb	r3, [r1, r3]
 800806e:	fa22 f303 	lsr.w	r3, r2, r3
 8008072:	4a09      	ldr	r2, [pc, #36]	; (8008098 <HAL_RCC_ClockConfig+0x1d0>)
 8008074:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008076:	4b09      	ldr	r3, [pc, #36]	; (800809c <HAL_RCC_ClockConfig+0x1d4>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4618      	mov	r0, r3
 800807c:	f7fc fb1c 	bl	80046b8 <HAL_InitTick>

  return HAL_OK;
 8008080:	2300      	movs	r3, #0
}
 8008082:	4618      	mov	r0, r3
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	40023c00 	.word	0x40023c00
 8008090:	40023800 	.word	0x40023800
 8008094:	08033e08 	.word	0x08033e08
 8008098:	20000040 	.word	0x20000040
 800809c:	20000044 	.word	0x20000044

080080a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080a0:	b5b0      	push	{r4, r5, r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80080a6:	2100      	movs	r1, #0
 80080a8:	6079      	str	r1, [r7, #4]
 80080aa:	2100      	movs	r1, #0
 80080ac:	60f9      	str	r1, [r7, #12]
 80080ae:	2100      	movs	r1, #0
 80080b0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80080b2:	2100      	movs	r1, #0
 80080b4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80080b6:	4952      	ldr	r1, [pc, #328]	; (8008200 <HAL_RCC_GetSysClockFreq+0x160>)
 80080b8:	6889      	ldr	r1, [r1, #8]
 80080ba:	f001 010c 	and.w	r1, r1, #12
 80080be:	2908      	cmp	r1, #8
 80080c0:	d00d      	beq.n	80080de <HAL_RCC_GetSysClockFreq+0x3e>
 80080c2:	2908      	cmp	r1, #8
 80080c4:	f200 8094 	bhi.w	80081f0 <HAL_RCC_GetSysClockFreq+0x150>
 80080c8:	2900      	cmp	r1, #0
 80080ca:	d002      	beq.n	80080d2 <HAL_RCC_GetSysClockFreq+0x32>
 80080cc:	2904      	cmp	r1, #4
 80080ce:	d003      	beq.n	80080d8 <HAL_RCC_GetSysClockFreq+0x38>
 80080d0:	e08e      	b.n	80081f0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80080d2:	4b4c      	ldr	r3, [pc, #304]	; (8008204 <HAL_RCC_GetSysClockFreq+0x164>)
 80080d4:	60bb      	str	r3, [r7, #8]
      break;
 80080d6:	e08e      	b.n	80081f6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80080d8:	4b4b      	ldr	r3, [pc, #300]	; (8008208 <HAL_RCC_GetSysClockFreq+0x168>)
 80080da:	60bb      	str	r3, [r7, #8]
      break;
 80080dc:	e08b      	b.n	80081f6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80080de:	4948      	ldr	r1, [pc, #288]	; (8008200 <HAL_RCC_GetSysClockFreq+0x160>)
 80080e0:	6849      	ldr	r1, [r1, #4]
 80080e2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80080e6:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80080e8:	4945      	ldr	r1, [pc, #276]	; (8008200 <HAL_RCC_GetSysClockFreq+0x160>)
 80080ea:	6849      	ldr	r1, [r1, #4]
 80080ec:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80080f0:	2900      	cmp	r1, #0
 80080f2:	d024      	beq.n	800813e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080f4:	4942      	ldr	r1, [pc, #264]	; (8008200 <HAL_RCC_GetSysClockFreq+0x160>)
 80080f6:	6849      	ldr	r1, [r1, #4]
 80080f8:	0989      	lsrs	r1, r1, #6
 80080fa:	4608      	mov	r0, r1
 80080fc:	f04f 0100 	mov.w	r1, #0
 8008100:	f240 14ff 	movw	r4, #511	; 0x1ff
 8008104:	f04f 0500 	mov.w	r5, #0
 8008108:	ea00 0204 	and.w	r2, r0, r4
 800810c:	ea01 0305 	and.w	r3, r1, r5
 8008110:	493d      	ldr	r1, [pc, #244]	; (8008208 <HAL_RCC_GetSysClockFreq+0x168>)
 8008112:	fb01 f003 	mul.w	r0, r1, r3
 8008116:	2100      	movs	r1, #0
 8008118:	fb01 f102 	mul.w	r1, r1, r2
 800811c:	1844      	adds	r4, r0, r1
 800811e:	493a      	ldr	r1, [pc, #232]	; (8008208 <HAL_RCC_GetSysClockFreq+0x168>)
 8008120:	fba2 0101 	umull	r0, r1, r2, r1
 8008124:	1863      	adds	r3, r4, r1
 8008126:	4619      	mov	r1, r3
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	461a      	mov	r2, r3
 800812c:	f04f 0300 	mov.w	r3, #0
 8008130:	f7f8 f86e 	bl	8000210 <__aeabi_uldivmod>
 8008134:	4602      	mov	r2, r0
 8008136:	460b      	mov	r3, r1
 8008138:	4613      	mov	r3, r2
 800813a:	60fb      	str	r3, [r7, #12]
 800813c:	e04a      	b.n	80081d4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800813e:	4b30      	ldr	r3, [pc, #192]	; (8008200 <HAL_RCC_GetSysClockFreq+0x160>)
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	099b      	lsrs	r3, r3, #6
 8008144:	461a      	mov	r2, r3
 8008146:	f04f 0300 	mov.w	r3, #0
 800814a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800814e:	f04f 0100 	mov.w	r1, #0
 8008152:	ea02 0400 	and.w	r4, r2, r0
 8008156:	ea03 0501 	and.w	r5, r3, r1
 800815a:	4620      	mov	r0, r4
 800815c:	4629      	mov	r1, r5
 800815e:	f04f 0200 	mov.w	r2, #0
 8008162:	f04f 0300 	mov.w	r3, #0
 8008166:	014b      	lsls	r3, r1, #5
 8008168:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800816c:	0142      	lsls	r2, r0, #5
 800816e:	4610      	mov	r0, r2
 8008170:	4619      	mov	r1, r3
 8008172:	1b00      	subs	r0, r0, r4
 8008174:	eb61 0105 	sbc.w	r1, r1, r5
 8008178:	f04f 0200 	mov.w	r2, #0
 800817c:	f04f 0300 	mov.w	r3, #0
 8008180:	018b      	lsls	r3, r1, #6
 8008182:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008186:	0182      	lsls	r2, r0, #6
 8008188:	1a12      	subs	r2, r2, r0
 800818a:	eb63 0301 	sbc.w	r3, r3, r1
 800818e:	f04f 0000 	mov.w	r0, #0
 8008192:	f04f 0100 	mov.w	r1, #0
 8008196:	00d9      	lsls	r1, r3, #3
 8008198:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800819c:	00d0      	lsls	r0, r2, #3
 800819e:	4602      	mov	r2, r0
 80081a0:	460b      	mov	r3, r1
 80081a2:	1912      	adds	r2, r2, r4
 80081a4:	eb45 0303 	adc.w	r3, r5, r3
 80081a8:	f04f 0000 	mov.w	r0, #0
 80081ac:	f04f 0100 	mov.w	r1, #0
 80081b0:	0299      	lsls	r1, r3, #10
 80081b2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80081b6:	0290      	lsls	r0, r2, #10
 80081b8:	4602      	mov	r2, r0
 80081ba:	460b      	mov	r3, r1
 80081bc:	4610      	mov	r0, r2
 80081be:	4619      	mov	r1, r3
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	461a      	mov	r2, r3
 80081c4:	f04f 0300 	mov.w	r3, #0
 80081c8:	f7f8 f822 	bl	8000210 <__aeabi_uldivmod>
 80081cc:	4602      	mov	r2, r0
 80081ce:	460b      	mov	r3, r1
 80081d0:	4613      	mov	r3, r2
 80081d2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80081d4:	4b0a      	ldr	r3, [pc, #40]	; (8008200 <HAL_RCC_GetSysClockFreq+0x160>)
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	0c1b      	lsrs	r3, r3, #16
 80081da:	f003 0303 	and.w	r3, r3, #3
 80081de:	3301      	adds	r3, #1
 80081e0:	005b      	lsls	r3, r3, #1
 80081e2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80081e4:	68fa      	ldr	r2, [r7, #12]
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80081ec:	60bb      	str	r3, [r7, #8]
      break;
 80081ee:	e002      	b.n	80081f6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80081f0:	4b04      	ldr	r3, [pc, #16]	; (8008204 <HAL_RCC_GetSysClockFreq+0x164>)
 80081f2:	60bb      	str	r3, [r7, #8]
      break;
 80081f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80081f6:	68bb      	ldr	r3, [r7, #8]
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3710      	adds	r7, #16
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bdb0      	pop	{r4, r5, r7, pc}
 8008200:	40023800 	.word	0x40023800
 8008204:	00f42400 	.word	0x00f42400
 8008208:	017d7840 	.word	0x017d7840

0800820c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800820c:	b480      	push	{r7}
 800820e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008210:	4b03      	ldr	r3, [pc, #12]	; (8008220 <HAL_RCC_GetHCLKFreq+0x14>)
 8008212:	681b      	ldr	r3, [r3, #0]
}
 8008214:	4618      	mov	r0, r3
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr
 800821e:	bf00      	nop
 8008220:	20000040 	.word	0x20000040

08008224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008228:	f7ff fff0 	bl	800820c <HAL_RCC_GetHCLKFreq>
 800822c:	4602      	mov	r2, r0
 800822e:	4b05      	ldr	r3, [pc, #20]	; (8008244 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	0a9b      	lsrs	r3, r3, #10
 8008234:	f003 0307 	and.w	r3, r3, #7
 8008238:	4903      	ldr	r1, [pc, #12]	; (8008248 <HAL_RCC_GetPCLK1Freq+0x24>)
 800823a:	5ccb      	ldrb	r3, [r1, r3]
 800823c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008240:	4618      	mov	r0, r3
 8008242:	bd80      	pop	{r7, pc}
 8008244:	40023800 	.word	0x40023800
 8008248:	08033e18 	.word	0x08033e18

0800824c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008250:	f7ff ffdc 	bl	800820c <HAL_RCC_GetHCLKFreq>
 8008254:	4602      	mov	r2, r0
 8008256:	4b05      	ldr	r3, [pc, #20]	; (800826c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	0b5b      	lsrs	r3, r3, #13
 800825c:	f003 0307 	and.w	r3, r3, #7
 8008260:	4903      	ldr	r1, [pc, #12]	; (8008270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008262:	5ccb      	ldrb	r3, [r1, r3]
 8008264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008268:	4618      	mov	r0, r3
 800826a:	bd80      	pop	{r7, pc}
 800826c:	40023800 	.word	0x40023800
 8008270:	08033e18 	.word	0x08033e18

08008274 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008274:	b480      	push	{r7}
 8008276:	b083      	sub	sp, #12
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	220f      	movs	r2, #15
 8008282:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008284:	4b12      	ldr	r3, [pc, #72]	; (80082d0 <HAL_RCC_GetClockConfig+0x5c>)
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	f003 0203 	and.w	r2, r3, #3
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008290:	4b0f      	ldr	r3, [pc, #60]	; (80082d0 <HAL_RCC_GetClockConfig+0x5c>)
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800829c:	4b0c      	ldr	r3, [pc, #48]	; (80082d0 <HAL_RCC_GetClockConfig+0x5c>)
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80082a8:	4b09      	ldr	r3, [pc, #36]	; (80082d0 <HAL_RCC_GetClockConfig+0x5c>)
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	08db      	lsrs	r3, r3, #3
 80082ae:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80082b6:	4b07      	ldr	r3, [pc, #28]	; (80082d4 <HAL_RCC_GetClockConfig+0x60>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 020f 	and.w	r2, r3, #15
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	601a      	str	r2, [r3, #0]
}
 80082c2:	bf00      	nop
 80082c4:	370c      	adds	r7, #12
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	40023800 	.word	0x40023800
 80082d4:	40023c00 	.word	0x40023c00

080082d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b088      	sub	sp, #32
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80082e0:	2300      	movs	r3, #0
 80082e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80082e4:	2300      	movs	r3, #0
 80082e6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80082e8:	2300      	movs	r3, #0
 80082ea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80082ec:	2300      	movs	r3, #0
 80082ee:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80082f0:	2300      	movs	r3, #0
 80082f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f003 0301 	and.w	r3, r3, #1
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d012      	beq.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008300:	4b69      	ldr	r3, [pc, #420]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	4a68      	ldr	r2, [pc, #416]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008306:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800830a:	6093      	str	r3, [r2, #8]
 800830c:	4b66      	ldr	r3, [pc, #408]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800830e:	689a      	ldr	r2, [r3, #8]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008314:	4964      	ldr	r1, [pc, #400]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008316:	4313      	orrs	r3, r2
 8008318:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800831e:	2b00      	cmp	r3, #0
 8008320:	d101      	bne.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008322:	2301      	movs	r3, #1
 8008324:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800832e:	2b00      	cmp	r3, #0
 8008330:	d017      	beq.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008332:	4b5d      	ldr	r3, [pc, #372]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008334:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008338:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008340:	4959      	ldr	r1, [pc, #356]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008342:	4313      	orrs	r3, r2
 8008344:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800834c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008350:	d101      	bne.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008352:	2301      	movs	r3, #1
 8008354:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800835a:	2b00      	cmp	r3, #0
 800835c:	d101      	bne.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800835e:	2301      	movs	r3, #1
 8008360:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d017      	beq.n	800839e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800836e:	4b4e      	ldr	r3, [pc, #312]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008370:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008374:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800837c:	494a      	ldr	r1, [pc, #296]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800837e:	4313      	orrs	r3, r2
 8008380:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008388:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800838c:	d101      	bne.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800838e:	2301      	movs	r3, #1
 8008390:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008396:	2b00      	cmp	r3, #0
 8008398:	d101      	bne.n	800839e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800839a:	2301      	movs	r3, #1
 800839c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d001      	beq.n	80083ae <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80083aa:	2301      	movs	r3, #1
 80083ac:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 0320 	and.w	r3, r3, #32
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	f000 808b 	beq.w	80084d2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80083bc:	4b3a      	ldr	r3, [pc, #232]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083c0:	4a39      	ldr	r2, [pc, #228]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083c6:	6413      	str	r3, [r2, #64]	; 0x40
 80083c8:	4b37      	ldr	r3, [pc, #220]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083d0:	60bb      	str	r3, [r7, #8]
 80083d2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80083d4:	4b35      	ldr	r3, [pc, #212]	; (80084ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a34      	ldr	r2, [pc, #208]	; (80084ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80083da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083e0:	f7fc fa78 	bl	80048d4 <HAL_GetTick>
 80083e4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80083e6:	e008      	b.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083e8:	f7fc fa74 	bl	80048d4 <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	2b64      	cmp	r3, #100	; 0x64
 80083f4:	d901      	bls.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80083f6:	2303      	movs	r3, #3
 80083f8:	e357      	b.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80083fa:	4b2c      	ldr	r3, [pc, #176]	; (80084ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008402:	2b00      	cmp	r3, #0
 8008404:	d0f0      	beq.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008406:	4b28      	ldr	r3, [pc, #160]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800840a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800840e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d035      	beq.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800841a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800841e:	693a      	ldr	r2, [r7, #16]
 8008420:	429a      	cmp	r2, r3
 8008422:	d02e      	beq.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008424:	4b20      	ldr	r3, [pc, #128]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008428:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800842c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800842e:	4b1e      	ldr	r3, [pc, #120]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008432:	4a1d      	ldr	r2, [pc, #116]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008438:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800843a:	4b1b      	ldr	r3, [pc, #108]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800843c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800843e:	4a1a      	ldr	r2, [pc, #104]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008440:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008444:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008446:	4a18      	ldr	r2, [pc, #96]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800844c:	4b16      	ldr	r3, [pc, #88]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800844e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008450:	f003 0301 	and.w	r3, r3, #1
 8008454:	2b01      	cmp	r3, #1
 8008456:	d114      	bne.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008458:	f7fc fa3c 	bl	80048d4 <HAL_GetTick>
 800845c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800845e:	e00a      	b.n	8008476 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008460:	f7fc fa38 	bl	80048d4 <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	f241 3288 	movw	r2, #5000	; 0x1388
 800846e:	4293      	cmp	r3, r2
 8008470:	d901      	bls.n	8008476 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008472:	2303      	movs	r3, #3
 8008474:	e319      	b.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008476:	4b0c      	ldr	r3, [pc, #48]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800847a:	f003 0302 	and.w	r3, r3, #2
 800847e:	2b00      	cmp	r3, #0
 8008480:	d0ee      	beq.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800848a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800848e:	d111      	bne.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008490:	4b05      	ldr	r3, [pc, #20]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800849c:	4b04      	ldr	r3, [pc, #16]	; (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800849e:	400b      	ands	r3, r1
 80084a0:	4901      	ldr	r1, [pc, #4]	; (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084a2:	4313      	orrs	r3, r2
 80084a4:	608b      	str	r3, [r1, #8]
 80084a6:	e00b      	b.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80084a8:	40023800 	.word	0x40023800
 80084ac:	40007000 	.word	0x40007000
 80084b0:	0ffffcff 	.word	0x0ffffcff
 80084b4:	4bb1      	ldr	r3, [pc, #708]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	4ab0      	ldr	r2, [pc, #704]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084ba:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80084be:	6093      	str	r3, [r2, #8]
 80084c0:	4bae      	ldr	r3, [pc, #696]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80084cc:	49ab      	ldr	r1, [pc, #684]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084ce:	4313      	orrs	r3, r2
 80084d0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f003 0310 	and.w	r3, r3, #16
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d010      	beq.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80084de:	4ba7      	ldr	r3, [pc, #668]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084e4:	4aa5      	ldr	r2, [pc, #660]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80084ea:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80084ee:	4ba3      	ldr	r3, [pc, #652]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084f0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f8:	49a0      	ldr	r1, [pc, #640]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084fa:	4313      	orrs	r3, r2
 80084fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008508:	2b00      	cmp	r3, #0
 800850a:	d00a      	beq.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800850c:	4b9b      	ldr	r3, [pc, #620]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800850e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008512:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800851a:	4998      	ldr	r1, [pc, #608]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800851c:	4313      	orrs	r3, r2
 800851e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d00a      	beq.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800852e:	4b93      	ldr	r3, [pc, #588]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008534:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800853c:	498f      	ldr	r1, [pc, #572]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800853e:	4313      	orrs	r3, r2
 8008540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800854c:	2b00      	cmp	r3, #0
 800854e:	d00a      	beq.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008550:	4b8a      	ldr	r3, [pc, #552]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008556:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800855e:	4987      	ldr	r1, [pc, #540]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008560:	4313      	orrs	r3, r2
 8008562:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800856e:	2b00      	cmp	r3, #0
 8008570:	d00a      	beq.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008572:	4b82      	ldr	r3, [pc, #520]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008578:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008580:	497e      	ldr	r1, [pc, #504]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008582:	4313      	orrs	r3, r2
 8008584:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00a      	beq.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008594:	4b79      	ldr	r3, [pc, #484]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800859a:	f023 0203 	bic.w	r2, r3, #3
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085a2:	4976      	ldr	r1, [pc, #472]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085a4:	4313      	orrs	r3, r2
 80085a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00a      	beq.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80085b6:	4b71      	ldr	r3, [pc, #452]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085bc:	f023 020c 	bic.w	r2, r3, #12
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085c4:	496d      	ldr	r1, [pc, #436]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085c6:	4313      	orrs	r3, r2
 80085c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00a      	beq.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80085d8:	4b68      	ldr	r3, [pc, #416]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085de:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085e6:	4965      	ldr	r1, [pc, #404]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085e8:	4313      	orrs	r3, r2
 80085ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00a      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80085fa:	4b60      	ldr	r3, [pc, #384]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008600:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008608:	495c      	ldr	r1, [pc, #368]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800860a:	4313      	orrs	r3, r2
 800860c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008618:	2b00      	cmp	r3, #0
 800861a:	d00a      	beq.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800861c:	4b57      	ldr	r3, [pc, #348]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800861e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008622:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800862a:	4954      	ldr	r1, [pc, #336]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800862c:	4313      	orrs	r3, r2
 800862e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00a      	beq.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800863e:	4b4f      	ldr	r3, [pc, #316]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008644:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800864c:	494b      	ldr	r1, [pc, #300]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800864e:	4313      	orrs	r3, r2
 8008650:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00a      	beq.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008660:	4b46      	ldr	r3, [pc, #280]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008666:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800866e:	4943      	ldr	r1, [pc, #268]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008670:	4313      	orrs	r3, r2
 8008672:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800867e:	2b00      	cmp	r3, #0
 8008680:	d00a      	beq.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008682:	4b3e      	ldr	r3, [pc, #248]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008688:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008690:	493a      	ldr	r1, [pc, #232]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008692:	4313      	orrs	r3, r2
 8008694:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d00a      	beq.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80086a4:	4b35      	ldr	r3, [pc, #212]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80086a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086aa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80086b2:	4932      	ldr	r1, [pc, #200]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80086b4:	4313      	orrs	r3, r2
 80086b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d011      	beq.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80086c6:	4b2d      	ldr	r3, [pc, #180]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80086c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086cc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086d4:	4929      	ldr	r1, [pc, #164]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80086d6:	4313      	orrs	r3, r2
 80086d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80086e4:	d101      	bne.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80086e6:	2301      	movs	r3, #1
 80086e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f003 0308 	and.w	r3, r3, #8
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d001      	beq.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80086f6:	2301      	movs	r3, #1
 80086f8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008702:	2b00      	cmp	r3, #0
 8008704:	d00a      	beq.n	800871c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008706:	4b1d      	ldr	r3, [pc, #116]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800870c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008714:	4919      	ldr	r1, [pc, #100]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008716:	4313      	orrs	r3, r2
 8008718:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008724:	2b00      	cmp	r3, #0
 8008726:	d00b      	beq.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008728:	4b14      	ldr	r3, [pc, #80]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800872a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800872e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008738:	4910      	ldr	r1, [pc, #64]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800873a:	4313      	orrs	r3, r2
 800873c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008740:	69fb      	ldr	r3, [r7, #28]
 8008742:	2b01      	cmp	r3, #1
 8008744:	d006      	beq.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800874e:	2b00      	cmp	r3, #0
 8008750:	f000 80d9 	beq.w	8008906 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008754:	4b09      	ldr	r3, [pc, #36]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a08      	ldr	r2, [pc, #32]	; (800877c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800875a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800875e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008760:	f7fc f8b8 	bl	80048d4 <HAL_GetTick>
 8008764:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008766:	e00b      	b.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008768:	f7fc f8b4 	bl	80048d4 <HAL_GetTick>
 800876c:	4602      	mov	r2, r0
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	1ad3      	subs	r3, r2, r3
 8008772:	2b64      	cmp	r3, #100	; 0x64
 8008774:	d904      	bls.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008776:	2303      	movs	r3, #3
 8008778:	e197      	b.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800877a:	bf00      	nop
 800877c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008780:	4b6c      	ldr	r3, [pc, #432]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008788:	2b00      	cmp	r3, #0
 800878a:	d1ed      	bne.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f003 0301 	and.w	r3, r3, #1
 8008794:	2b00      	cmp	r3, #0
 8008796:	d021      	beq.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800879c:	2b00      	cmp	r3, #0
 800879e:	d11d      	bne.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80087a0:	4b64      	ldr	r3, [pc, #400]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80087a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087a6:	0c1b      	lsrs	r3, r3, #16
 80087a8:	f003 0303 	and.w	r3, r3, #3
 80087ac:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80087ae:	4b61      	ldr	r3, [pc, #388]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80087b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087b4:	0e1b      	lsrs	r3, r3, #24
 80087b6:	f003 030f 	and.w	r3, r3, #15
 80087ba:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	019a      	lsls	r2, r3, #6
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	041b      	lsls	r3, r3, #16
 80087c6:	431a      	orrs	r2, r3
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	061b      	lsls	r3, r3, #24
 80087cc:	431a      	orrs	r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	071b      	lsls	r3, r3, #28
 80087d4:	4957      	ldr	r1, [pc, #348]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80087d6:	4313      	orrs	r3, r2
 80087d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d004      	beq.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80087f0:	d00a      	beq.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d02e      	beq.n	800885c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008802:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008806:	d129      	bne.n	800885c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008808:	4b4a      	ldr	r3, [pc, #296]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800880a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800880e:	0c1b      	lsrs	r3, r3, #16
 8008810:	f003 0303 	and.w	r3, r3, #3
 8008814:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008816:	4b47      	ldr	r3, [pc, #284]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008818:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800881c:	0f1b      	lsrs	r3, r3, #28
 800881e:	f003 0307 	and.w	r3, r3, #7
 8008822:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	019a      	lsls	r2, r3, #6
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	041b      	lsls	r3, r3, #16
 800882e:	431a      	orrs	r2, r3
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	061b      	lsls	r3, r3, #24
 8008836:	431a      	orrs	r2, r3
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	071b      	lsls	r3, r3, #28
 800883c:	493d      	ldr	r1, [pc, #244]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800883e:	4313      	orrs	r3, r2
 8008840:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008844:	4b3b      	ldr	r3, [pc, #236]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008846:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800884a:	f023 021f 	bic.w	r2, r3, #31
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008852:	3b01      	subs	r3, #1
 8008854:	4937      	ldr	r1, [pc, #220]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008856:	4313      	orrs	r3, r2
 8008858:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008864:	2b00      	cmp	r3, #0
 8008866:	d01d      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008868:	4b32      	ldr	r3, [pc, #200]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800886a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800886e:	0e1b      	lsrs	r3, r3, #24
 8008870:	f003 030f 	and.w	r3, r3, #15
 8008874:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008876:	4b2f      	ldr	r3, [pc, #188]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008878:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800887c:	0f1b      	lsrs	r3, r3, #28
 800887e:	f003 0307 	and.w	r3, r3, #7
 8008882:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	019a      	lsls	r2, r3, #6
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	691b      	ldr	r3, [r3, #16]
 800888e:	041b      	lsls	r3, r3, #16
 8008890:	431a      	orrs	r2, r3
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	061b      	lsls	r3, r3, #24
 8008896:	431a      	orrs	r2, r3
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	071b      	lsls	r3, r3, #28
 800889c:	4925      	ldr	r1, [pc, #148]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800889e:	4313      	orrs	r3, r2
 80088a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d011      	beq.n	80088d4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	019a      	lsls	r2, r3, #6
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	041b      	lsls	r3, r3, #16
 80088bc:	431a      	orrs	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	68db      	ldr	r3, [r3, #12]
 80088c2:	061b      	lsls	r3, r3, #24
 80088c4:	431a      	orrs	r2, r3
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	071b      	lsls	r3, r3, #28
 80088cc:	4919      	ldr	r1, [pc, #100]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80088ce:	4313      	orrs	r3, r2
 80088d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80088d4:	4b17      	ldr	r3, [pc, #92]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a16      	ldr	r2, [pc, #88]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80088da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80088de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088e0:	f7fb fff8 	bl	80048d4 <HAL_GetTick>
 80088e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80088e6:	e008      	b.n	80088fa <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80088e8:	f7fb fff4 	bl	80048d4 <HAL_GetTick>
 80088ec:	4602      	mov	r2, r0
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	1ad3      	subs	r3, r2, r3
 80088f2:	2b64      	cmp	r3, #100	; 0x64
 80088f4:	d901      	bls.n	80088fa <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80088f6:	2303      	movs	r3, #3
 80088f8:	e0d7      	b.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80088fa:	4b0e      	ldr	r3, [pc, #56]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008902:	2b00      	cmp	r3, #0
 8008904:	d0f0      	beq.n	80088e8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	2b01      	cmp	r3, #1
 800890a:	f040 80cd 	bne.w	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800890e:	4b09      	ldr	r3, [pc, #36]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a08      	ldr	r2, [pc, #32]	; (8008934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008914:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008918:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800891a:	f7fb ffdb 	bl	80048d4 <HAL_GetTick>
 800891e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008920:	e00a      	b.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008922:	f7fb ffd7 	bl	80048d4 <HAL_GetTick>
 8008926:	4602      	mov	r2, r0
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	1ad3      	subs	r3, r2, r3
 800892c:	2b64      	cmp	r3, #100	; 0x64
 800892e:	d903      	bls.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008930:	2303      	movs	r3, #3
 8008932:	e0ba      	b.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008934:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008938:	4b5e      	ldr	r3, [pc, #376]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008940:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008944:	d0ed      	beq.n	8008922 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800894e:	2b00      	cmp	r3, #0
 8008950:	d003      	beq.n	800895a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008956:	2b00      	cmp	r3, #0
 8008958:	d009      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008962:	2b00      	cmp	r3, #0
 8008964:	d02e      	beq.n	80089c4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800896a:	2b00      	cmp	r3, #0
 800896c:	d12a      	bne.n	80089c4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800896e:	4b51      	ldr	r3, [pc, #324]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008974:	0c1b      	lsrs	r3, r3, #16
 8008976:	f003 0303 	and.w	r3, r3, #3
 800897a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800897c:	4b4d      	ldr	r3, [pc, #308]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800897e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008982:	0f1b      	lsrs	r3, r3, #28
 8008984:	f003 0307 	and.w	r3, r3, #7
 8008988:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	695b      	ldr	r3, [r3, #20]
 800898e:	019a      	lsls	r2, r3, #6
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	041b      	lsls	r3, r3, #16
 8008994:	431a      	orrs	r2, r3
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	699b      	ldr	r3, [r3, #24]
 800899a:	061b      	lsls	r3, r3, #24
 800899c:	431a      	orrs	r2, r3
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	071b      	lsls	r3, r3, #28
 80089a2:	4944      	ldr	r1, [pc, #272]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80089a4:	4313      	orrs	r3, r2
 80089a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80089aa:	4b42      	ldr	r3, [pc, #264]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80089ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089b0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089b8:	3b01      	subs	r3, #1
 80089ba:	021b      	lsls	r3, r3, #8
 80089bc:	493d      	ldr	r1, [pc, #244]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80089be:	4313      	orrs	r3, r2
 80089c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d022      	beq.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80089d8:	d11d      	bne.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80089da:	4b36      	ldr	r3, [pc, #216]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80089dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089e0:	0e1b      	lsrs	r3, r3, #24
 80089e2:	f003 030f 	and.w	r3, r3, #15
 80089e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80089e8:	4b32      	ldr	r3, [pc, #200]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80089ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089ee:	0f1b      	lsrs	r3, r3, #28
 80089f0:	f003 0307 	and.w	r3, r3, #7
 80089f4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	695b      	ldr	r3, [r3, #20]
 80089fa:	019a      	lsls	r2, r3, #6
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a1b      	ldr	r3, [r3, #32]
 8008a00:	041b      	lsls	r3, r3, #16
 8008a02:	431a      	orrs	r2, r3
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	061b      	lsls	r3, r3, #24
 8008a08:	431a      	orrs	r2, r3
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	071b      	lsls	r3, r3, #28
 8008a0e:	4929      	ldr	r1, [pc, #164]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008a10:	4313      	orrs	r3, r2
 8008a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 0308 	and.w	r3, r3, #8
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d028      	beq.n	8008a74 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008a22:	4b24      	ldr	r3, [pc, #144]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a28:	0e1b      	lsrs	r3, r3, #24
 8008a2a:	f003 030f 	and.w	r3, r3, #15
 8008a2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008a30:	4b20      	ldr	r3, [pc, #128]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a36:	0c1b      	lsrs	r3, r3, #16
 8008a38:	f003 0303 	and.w	r3, r3, #3
 8008a3c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	695b      	ldr	r3, [r3, #20]
 8008a42:	019a      	lsls	r2, r3, #6
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	041b      	lsls	r3, r3, #16
 8008a48:	431a      	orrs	r2, r3
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	061b      	lsls	r3, r3, #24
 8008a4e:	431a      	orrs	r2, r3
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	69db      	ldr	r3, [r3, #28]
 8008a54:	071b      	lsls	r3, r3, #28
 8008a56:	4917      	ldr	r1, [pc, #92]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008a5e:	4b15      	ldr	r3, [pc, #84]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a6c:	4911      	ldr	r1, [pc, #68]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008a74:	4b0f      	ldr	r3, [pc, #60]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a0e      	ldr	r2, [pc, #56]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008a7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a80:	f7fb ff28 	bl	80048d4 <HAL_GetTick>
 8008a84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008a86:	e008      	b.n	8008a9a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008a88:	f7fb ff24 	bl	80048d4 <HAL_GetTick>
 8008a8c:	4602      	mov	r2, r0
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	1ad3      	subs	r3, r2, r3
 8008a92:	2b64      	cmp	r3, #100	; 0x64
 8008a94:	d901      	bls.n	8008a9a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008a96:	2303      	movs	r3, #3
 8008a98:	e007      	b.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008a9a:	4b06      	ldr	r3, [pc, #24]	; (8008ab4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008aa2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008aa6:	d1ef      	bne.n	8008a88 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008aa8:	2300      	movs	r3, #0
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3720      	adds	r7, #32
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	40023800 	.word	0x40023800

08008ab8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d101      	bne.n	8008aca <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	e081      	b.n	8008bce <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	7f5b      	ldrb	r3, [r3, #29]
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d105      	bne.n	8008ae0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f7fb fb18 	bl	8004110 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2202      	movs	r2, #2
 8008ae4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	22ca      	movs	r2, #202	; 0xca
 8008aec:	625a      	str	r2, [r3, #36]	; 0x24
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2253      	movs	r2, #83	; 0x53
 8008af4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 fb16 	bl	8009128 <RTC_EnterInitMode>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d008      	beq.n	8008b14 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	22ff      	movs	r2, #255	; 0xff
 8008b08:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2204      	movs	r2, #4
 8008b0e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8008b10:	2301      	movs	r3, #1
 8008b12:	e05c      	b.n	8008bce <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	6899      	ldr	r1, [r3, #8]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681a      	ldr	r2, [r3, #0]
 8008b1e:	4b2e      	ldr	r3, [pc, #184]	; (8008bd8 <HAL_RTC_Init+0x120>)
 8008b20:	400b      	ands	r3, r1
 8008b22:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	6899      	ldr	r1, [r3, #8]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	685a      	ldr	r2, [r3, #4]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	431a      	orrs	r2, r3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	695b      	ldr	r3, [r3, #20]
 8008b38:	431a      	orrs	r2, r3
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	68d2      	ldr	r2, [r2, #12]
 8008b4a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	6919      	ldr	r1, [r3, #16]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	041a      	lsls	r2, r3, #16
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	430a      	orrs	r2, r1
 8008b5e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	68da      	ldr	r2, [r3, #12]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b6e:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	f003 0320 	and.w	r3, r3, #32
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d10e      	bne.n	8008b9c <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 faaa 	bl	80090d8 <HAL_RTC_WaitForSynchro>
 8008b84:	4603      	mov	r3, r0
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d008      	beq.n	8008b9c <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	22ff      	movs	r2, #255	; 0xff
 8008b90:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2204      	movs	r2, #4
 8008b96:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e018      	b.n	8008bce <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f022 0208 	bic.w	r2, r2, #8
 8008baa:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	699a      	ldr	r2, [r3, #24]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	430a      	orrs	r2, r1
 8008bbc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	22ff      	movs	r2, #255	; 0xff
 8008bc4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2201      	movs	r2, #1
 8008bca:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008bcc:	2300      	movs	r3, #0
  }
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3708      	adds	r7, #8
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	ff8fffbf 	.word	0xff8fffbf

08008bdc <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008bdc:	b590      	push	{r4, r7, lr}
 8008bde:	b087      	sub	sp, #28
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	60b9      	str	r1, [r7, #8]
 8008be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8008be8:	2300      	movs	r3, #0
 8008bea:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	7f1b      	ldrb	r3, [r3, #28]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d101      	bne.n	8008bf8 <HAL_RTC_SetTime+0x1c>
 8008bf4:	2302      	movs	r3, #2
 8008bf6:	e0a8      	b.n	8008d4a <HAL_RTC_SetTime+0x16e>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2202      	movs	r2, #2
 8008c02:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d126      	bne.n	8008c58 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d102      	bne.n	8008c1e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	4618      	mov	r0, r3
 8008c24:	f000 faac 	bl	8009180 <RTC_ByteToBcd2>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	785b      	ldrb	r3, [r3, #1]
 8008c30:	4618      	mov	r0, r3
 8008c32:	f000 faa5 	bl	8009180 <RTC_ByteToBcd2>
 8008c36:	4603      	mov	r3, r0
 8008c38:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008c3a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	789b      	ldrb	r3, [r3, #2]
 8008c40:	4618      	mov	r0, r3
 8008c42:	f000 fa9d 	bl	8009180 <RTC_ByteToBcd2>
 8008c46:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008c48:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	7b1b      	ldrb	r3, [r3, #12]
 8008c50:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008c52:	4313      	orrs	r3, r2
 8008c54:	617b      	str	r3, [r7, #20]
 8008c56:	e018      	b.n	8008c8a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d102      	bne.n	8008c6c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	785b      	ldrb	r3, [r3, #1]
 8008c76:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8008c78:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8008c7a:	68ba      	ldr	r2, [r7, #8]
 8008c7c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8008c7e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	7b1b      	ldrb	r3, [r3, #12]
 8008c84:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8008c86:	4313      	orrs	r3, r2
 8008c88:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	22ca      	movs	r2, #202	; 0xca
 8008c90:	625a      	str	r2, [r3, #36]	; 0x24
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	2253      	movs	r2, #83	; 0x53
 8008c98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008c9a:	68f8      	ldr	r0, [r7, #12]
 8008c9c:	f000 fa44 	bl	8009128 <RTC_EnterInitMode>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d00b      	beq.n	8008cbe <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	22ff      	movs	r2, #255	; 0xff
 8008cac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2204      	movs	r2, #4
 8008cb2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e045      	b.n	8008d4a <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	6979      	ldr	r1, [r7, #20]
 8008cc4:	4b23      	ldr	r3, [pc, #140]	; (8008d54 <HAL_RTC_SetTime+0x178>)
 8008cc6:	400b      	ands	r3, r1
 8008cc8:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	689a      	ldr	r2, [r3, #8]
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008cd8:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	6899      	ldr	r1, [r3, #8]
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	691a      	ldr	r2, [r3, #16]
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	695b      	ldr	r3, [r3, #20]
 8008ce8:	431a      	orrs	r2, r3
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	430a      	orrs	r2, r1
 8008cf0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	68da      	ldr	r2, [r3, #12]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d00:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f003 0320 	and.w	r3, r3, #32
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d111      	bne.n	8008d34 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008d10:	68f8      	ldr	r0, [r7, #12]
 8008d12:	f000 f9e1 	bl	80090d8 <HAL_RTC_WaitForSynchro>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00b      	beq.n	8008d34 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	22ff      	movs	r2, #255	; 0xff
 8008d22:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2204      	movs	r2, #4
 8008d28:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e00a      	b.n	8008d4a <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	22ff      	movs	r2, #255	; 0xff
 8008d3a:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2201      	movs	r2, #1
 8008d40:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2200      	movs	r2, #0
 8008d46:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8008d48:	2300      	movs	r3, #0
  }
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	371c      	adds	r7, #28
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd90      	pop	{r4, r7, pc}
 8008d52:	bf00      	nop
 8008d54:	007f7f7f 	.word	0x007f7f7f

08008d58 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008d58:	b590      	push	{r4, r7, lr}
 8008d5a:	b087      	sub	sp, #28
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	60f8      	str	r0, [r7, #12]
 8008d60:	60b9      	str	r1, [r7, #8]
 8008d62:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8008d64:	2300      	movs	r3, #0
 8008d66:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	7f1b      	ldrb	r3, [r3, #28]
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d101      	bne.n	8008d74 <HAL_RTC_SetDate+0x1c>
 8008d70:	2302      	movs	r3, #2
 8008d72:	e092      	b.n	8008e9a <HAL_RTC_SetDate+0x142>
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2201      	movs	r2, #1
 8008d78:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2202      	movs	r2, #2
 8008d7e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d10e      	bne.n	8008da4 <HAL_RTC_SetDate+0x4c>
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	785b      	ldrb	r3, [r3, #1]
 8008d8a:	f003 0310 	and.w	r3, r3, #16
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d008      	beq.n	8008da4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	785b      	ldrb	r3, [r3, #1]
 8008d96:	f023 0310 	bic.w	r3, r3, #16
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	330a      	adds	r3, #10
 8008d9e:	b2da      	uxtb	r2, r3
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d11c      	bne.n	8008de4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	78db      	ldrb	r3, [r3, #3]
 8008dae:	4618      	mov	r0, r3
 8008db0:	f000 f9e6 	bl	8009180 <RTC_ByteToBcd2>
 8008db4:	4603      	mov	r3, r0
 8008db6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	785b      	ldrb	r3, [r3, #1]
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f000 f9df 	bl	8009180 <RTC_ByteToBcd2>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008dc6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	789b      	ldrb	r3, [r3, #2]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f000 f9d7 	bl	8009180 <RTC_ByteToBcd2>
 8008dd2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008dd4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008dde:	4313      	orrs	r3, r2
 8008de0:	617b      	str	r3, [r7, #20]
 8008de2:	e00e      	b.n	8008e02 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	78db      	ldrb	r3, [r3, #3]
 8008de8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	785b      	ldrb	r3, [r3, #1]
 8008dee:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008df0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008df2:	68ba      	ldr	r2, [r7, #8]
 8008df4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8008df6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	781b      	ldrb	r3, [r3, #0]
 8008dfc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	22ca      	movs	r2, #202	; 0xca
 8008e08:	625a      	str	r2, [r3, #36]	; 0x24
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	2253      	movs	r2, #83	; 0x53
 8008e10:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008e12:	68f8      	ldr	r0, [r7, #12]
 8008e14:	f000 f988 	bl	8009128 <RTC_EnterInitMode>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d00b      	beq.n	8008e36 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	22ff      	movs	r2, #255	; 0xff
 8008e24:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	2204      	movs	r2, #4
 8008e2a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	e031      	b.n	8008e9a <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681a      	ldr	r2, [r3, #0]
 8008e3a:	6979      	ldr	r1, [r7, #20]
 8008e3c:	4b19      	ldr	r3, [pc, #100]	; (8008ea4 <HAL_RTC_SetDate+0x14c>)
 8008e3e:	400b      	ands	r3, r1
 8008e40:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68da      	ldr	r2, [r3, #12]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e50:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	f003 0320 	and.w	r3, r3, #32
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d111      	bne.n	8008e84 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f000 f939 	bl	80090d8 <HAL_RTC_WaitForSynchro>
 8008e66:	4603      	mov	r3, r0
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d00b      	beq.n	8008e84 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	22ff      	movs	r2, #255	; 0xff
 8008e72:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2204      	movs	r2, #4
 8008e78:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008e80:	2301      	movs	r3, #1
 8008e82:	e00a      	b.n	8008e9a <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	22ff      	movs	r2, #255	; 0xff
 8008e8a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2200      	movs	r2, #0
 8008e96:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008e98:	2300      	movs	r3, #0
  }
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	371c      	adds	r7, #28
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd90      	pop	{r4, r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	00ffff3f 	.word	0x00ffff3f

08008ea8 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008ea8:	b590      	push	{r4, r7, lr}
 8008eaa:	b089      	sub	sp, #36	; 0x24
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	60f8      	str	r0, [r7, #12]
 8008eb0:	60b9      	str	r1, [r7, #8]
 8008eb2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	61fb      	str	r3, [r7, #28]
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	7f1b      	ldrb	r3, [r3, #28]
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d101      	bne.n	8008ecc <HAL_RTC_SetAlarm+0x24>
 8008ec8:	2302      	movs	r3, #2
 8008eca:	e101      	b.n	80090d0 <HAL_RTC_SetAlarm+0x228>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2202      	movs	r2, #2
 8008ed6:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d137      	bne.n	8008f4e <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	689b      	ldr	r3, [r3, #8]
 8008ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d102      	bne.n	8008ef2 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f000 f942 	bl	8009180 <RTC_ByteToBcd2>
 8008efc:	4603      	mov	r3, r0
 8008efe:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	785b      	ldrb	r3, [r3, #1]
 8008f04:	4618      	mov	r0, r3
 8008f06:	f000 f93b 	bl	8009180 <RTC_ByteToBcd2>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008f0e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	789b      	ldrb	r3, [r3, #2]
 8008f14:	4618      	mov	r0, r3
 8008f16:	f000 f933 	bl	8009180 <RTC_ByteToBcd2>
 8008f1a:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8008f1c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	7b1b      	ldrb	r3, [r3, #12]
 8008f24:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008f26:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008f30:	4618      	mov	r0, r3
 8008f32:	f000 f925 	bl	8009180 <RTC_ByteToBcd2>
 8008f36:	4603      	mov	r3, r0
 8008f38:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008f3a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8008f42:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	61fb      	str	r3, [r7, #28]
 8008f4c:	e023      	b.n	8008f96 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d102      	bne.n	8008f62 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	781b      	ldrb	r3, [r3, #0]
 8008f66:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	785b      	ldrb	r3, [r3, #1]
 8008f6c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008f6e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8008f74:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	7b1b      	ldrb	r3, [r3, #12]
 8008f7a:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008f7c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008f84:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008f86:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8008f8c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008f92:	4313      	orrs	r3, r2
 8008f94:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	685a      	ldr	r2, [r3, #4]
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	69db      	ldr	r3, [r3, #28]
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	22ca      	movs	r2, #202	; 0xca
 8008fa8:	625a      	str	r2, [r3, #36]	; 0x24
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2253      	movs	r2, #83	; 0x53
 8008fb0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008fba:	d13f      	bne.n	800903c <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689a      	ldr	r2, [r3, #8]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008fca:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	689a      	ldr	r2, [r3, #8]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008fda:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008fdc:	f7fb fc7a 	bl	80048d4 <HAL_GetTick>
 8008fe0:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8008fe2:	e013      	b.n	800900c <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008fe4:	f7fb fc76 	bl	80048d4 <HAL_GetTick>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	69bb      	ldr	r3, [r7, #24]
 8008fec:	1ad3      	subs	r3, r2, r3
 8008fee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ff2:	d90b      	bls.n	800900c <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	22ff      	movs	r2, #255	; 0xff
 8008ffa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2203      	movs	r2, #3
 8009000:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2200      	movs	r2, #0
 8009006:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009008:	2303      	movs	r3, #3
 800900a:	e061      	b.n	80090d0 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	68db      	ldr	r3, [r3, #12]
 8009012:	f003 0301 	and.w	r3, r3, #1
 8009016:	2b00      	cmp	r3, #0
 8009018:	d0e4      	beq.n	8008fe4 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	69fa      	ldr	r2, [r7, #28]
 8009020:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	697a      	ldr	r2, [r7, #20]
 8009028:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	689a      	ldr	r2, [r3, #8]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009038:	609a      	str	r2, [r3, #8]
 800903a:	e03e      	b.n	80090ba <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	689a      	ldr	r2, [r3, #8]
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800904a:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	689a      	ldr	r2, [r3, #8]
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800905a:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 800905c:	f7fb fc3a 	bl	80048d4 <HAL_GetTick>
 8009060:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8009062:	e013      	b.n	800908c <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009064:	f7fb fc36 	bl	80048d4 <HAL_GetTick>
 8009068:	4602      	mov	r2, r0
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	1ad3      	subs	r3, r2, r3
 800906e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009072:	d90b      	bls.n	800908c <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	22ff      	movs	r2, #255	; 0xff
 800907a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2203      	movs	r2, #3
 8009080:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2200      	movs	r2, #0
 8009086:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009088:	2303      	movs	r3, #3
 800908a:	e021      	b.n	80090d0 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	68db      	ldr	r3, [r3, #12]
 8009092:	f003 0302 	and.w	r3, r3, #2
 8009096:	2b00      	cmp	r3, #0
 8009098:	d0e4      	beq.n	8009064 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	69fa      	ldr	r2, [r7, #28]
 80090a0:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	697a      	ldr	r2, [r7, #20]
 80090a8:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	689a      	ldr	r2, [r3, #8]
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80090b8:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	22ff      	movs	r2, #255	; 0xff
 80090c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2201      	movs	r2, #1
 80090c6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2200      	movs	r2, #0
 80090cc:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3724      	adds	r7, #36	; 0x24
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd90      	pop	{r4, r7, pc}

080090d8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b084      	sub	sp, #16
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80090e0:	2300      	movs	r3, #0
 80090e2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	68da      	ldr	r2, [r3, #12]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80090f2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80090f4:	f7fb fbee 	bl	80048d4 <HAL_GetTick>
 80090f8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80090fa:	e009      	b.n	8009110 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80090fc:	f7fb fbea 	bl	80048d4 <HAL_GetTick>
 8009100:	4602      	mov	r2, r0
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	1ad3      	subs	r3, r2, r3
 8009106:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800910a:	d901      	bls.n	8009110 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800910c:	2303      	movs	r3, #3
 800910e:	e007      	b.n	8009120 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	68db      	ldr	r3, [r3, #12]
 8009116:	f003 0320 	and.w	r3, r3, #32
 800911a:	2b00      	cmp	r3, #0
 800911c:	d0ee      	beq.n	80090fc <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800911e:	2300      	movs	r3, #0
}
 8009120:	4618      	mov	r0, r3
 8009122:	3710      	adds	r7, #16
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}

08009128 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b084      	sub	sp, #16
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009130:	2300      	movs	r3, #0
 8009132:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800913e:	2b00      	cmp	r3, #0
 8009140:	d119      	bne.n	8009176 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f04f 32ff 	mov.w	r2, #4294967295
 800914a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800914c:	f7fb fbc2 	bl	80048d4 <HAL_GetTick>
 8009150:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009152:	e009      	b.n	8009168 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009154:	f7fb fbbe 	bl	80048d4 <HAL_GetTick>
 8009158:	4602      	mov	r2, r0
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	1ad3      	subs	r3, r2, r3
 800915e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009162:	d901      	bls.n	8009168 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8009164:	2303      	movs	r3, #3
 8009166:	e007      	b.n	8009178 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	68db      	ldr	r3, [r3, #12]
 800916e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009172:	2b00      	cmp	r3, #0
 8009174:	d0ee      	beq.n	8009154 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8009176:	2300      	movs	r3, #0
}
 8009178:	4618      	mov	r0, r3
 800917a:	3710      	adds	r7, #16
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}

08009180 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009180:	b480      	push	{r7}
 8009182:	b085      	sub	sp, #20
 8009184:	af00      	add	r7, sp, #0
 8009186:	4603      	mov	r3, r0
 8009188:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 800918a:	2300      	movs	r3, #0
 800918c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 800918e:	e005      	b.n	800919c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	3301      	adds	r3, #1
 8009194:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 8009196:	79fb      	ldrb	r3, [r7, #7]
 8009198:	3b0a      	subs	r3, #10
 800919a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 800919c:	79fb      	ldrb	r3, [r7, #7]
 800919e:	2b09      	cmp	r3, #9
 80091a0:	d8f6      	bhi.n	8009190 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	011b      	lsls	r3, r3, #4
 80091a8:	b2da      	uxtb	r2, r3
 80091aa:	79fb      	ldrb	r3, [r7, #7]
 80091ac:	4313      	orrs	r3, r2
 80091ae:	b2db      	uxtb	r3, r3
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3714      	adds	r7, #20
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 80091bc:	b480      	push	{r7}
 80091be:	b087      	sub	sp, #28
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	60f8      	str	r0, [r7, #12]
 80091c4:	60b9      	str	r1, [r7, #8]
 80091c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80091c8:	2300      	movs	r3, #0
 80091ca:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	7f1b      	ldrb	r3, [r3, #28]
 80091d0:	2b01      	cmp	r3, #1
 80091d2:	d101      	bne.n	80091d8 <HAL_RTCEx_SetTimeStamp+0x1c>
 80091d4:	2302      	movs	r3, #2
 80091d6:	e03e      	b.n	8009256 <HAL_RTCEx_SetTimeStamp+0x9a>
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2201      	movs	r2, #1
 80091dc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	2202      	movs	r2, #2
 80091e2:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	689a      	ldr	r2, [r3, #8]
 80091ea:	4b1e      	ldr	r3, [pc, #120]	; (8009264 <HAL_RTCEx_SetTimeStamp+0xa8>)
 80091ec:	4013      	ands	r3, r2
 80091ee:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 80091f0:	697a      	ldr	r2, [r7, #20]
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	4313      	orrs	r3, r2
 80091f6:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	22ca      	movs	r2, #202	; 0xca
 80091fe:	625a      	str	r2, [r3, #36]	; 0x24
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	2253      	movs	r2, #83	; 0x53
 8009206:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f022 0206 	bic.w	r2, r2, #6
 8009216:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	430a      	orrs	r2, r1
 8009226:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	697a      	ldr	r2, [r7, #20]
 800922e:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	689a      	ldr	r2, [r3, #8]
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800923e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	22ff      	movs	r2, #255	; 0xff
 8009246:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2201      	movs	r2, #1
 800924c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2200      	movs	r2, #0
 8009252:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009254:	2300      	movs	r3, #0
}
 8009256:	4618      	mov	r0, r3
 8009258:	371c      	adds	r7, #28
 800925a:	46bd      	mov	sp, r7
 800925c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	fffff7f7 	.word	0xfffff7f7

08009268 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d101      	bne.n	800927c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009278:	2301      	movs	r3, #1
 800927a:	e025      	b.n	80092c8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009282:	b2db      	uxtb	r3, r3
 8009284:	2b00      	cmp	r3, #0
 8009286:	d106      	bne.n	8009296 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2200      	movs	r2, #0
 800928c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f7fb fa07 	bl	80046a4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2202      	movs	r2, #2
 800929a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681a      	ldr	r2, [r3, #0]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	3304      	adds	r3, #4
 80092a6:	4619      	mov	r1, r3
 80092a8:	4610      	mov	r0, r2
 80092aa:	f001 fdb7 	bl	800ae1c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6818      	ldr	r0, [r3, #0]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	461a      	mov	r2, r3
 80092b8:	6839      	ldr	r1, [r7, #0]
 80092ba:	f001 fe0b 	bl	800aed4 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2201      	movs	r2, #1
 80092c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80092c6:	2300      	movs	r3, #0
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3708      	adds	r7, #8
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b086      	sub	sp, #24
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	60b9      	str	r1, [r7, #8]
 80092da:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80092e2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80092e4:	7dfb      	ldrb	r3, [r7, #23]
 80092e6:	2b02      	cmp	r3, #2
 80092e8:	d101      	bne.n	80092ee <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80092ea:	2302      	movs	r3, #2
 80092ec:	e021      	b.n	8009332 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80092ee:	7dfb      	ldrb	r3, [r7, #23]
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d002      	beq.n	80092fa <HAL_SDRAM_SendCommand+0x2a>
 80092f4:	7dfb      	ldrb	r3, [r7, #23]
 80092f6:	2b05      	cmp	r3, #5
 80092f8:	d118      	bne.n	800932c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2202      	movs	r2, #2
 80092fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	68b9      	ldr	r1, [r7, #8]
 800930a:	4618      	mov	r0, r3
 800930c:	f001 fe4c 	bl	800afa8 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	2b02      	cmp	r3, #2
 8009316:	d104      	bne.n	8009322 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2205      	movs	r2, #5
 800931c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009320:	e006      	b.n	8009330 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2201      	movs	r2, #1
 8009326:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800932a:	e001      	b.n	8009330 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	e000      	b.n	8009332 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8009330:	2300      	movs	r3, #0
}
 8009332:	4618      	mov	r0, r3
 8009334:	3718      	adds	r7, #24
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}

0800933a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800933a:	b580      	push	{r7, lr}
 800933c:	b082      	sub	sp, #8
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
 8009342:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800934a:	b2db      	uxtb	r3, r3
 800934c:	2b02      	cmp	r3, #2
 800934e:	d101      	bne.n	8009354 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009350:	2302      	movs	r3, #2
 8009352:	e016      	b.n	8009382 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800935a:	b2db      	uxtb	r3, r3
 800935c:	2b01      	cmp	r3, #1
 800935e:	d10f      	bne.n	8009380 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2202      	movs	r2, #2
 8009364:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	6839      	ldr	r1, [r7, #0]
 800936e:	4618      	mov	r0, r3
 8009370:	f001 fe3e 	bl	800aff0 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2201      	movs	r2, #1
 8009378:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800937c:	2300      	movs	r3, #0
 800937e:	e000      	b.n	8009382 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009380:	2301      	movs	r3, #1
}
 8009382:	4618      	mov	r0, r3
 8009384:	3708      	adds	r7, #8
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}

0800938a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b084      	sub	sp, #16
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d101      	bne.n	800939c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	e09d      	b.n	80094d8 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d108      	bne.n	80093b6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80093ac:	d009      	beq.n	80093c2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	61da      	str	r2, [r3, #28]
 80093b4:	e005      	b.n	80093c2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2200      	movs	r2, #0
 80093c0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d106      	bne.n	80093e2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2200      	movs	r2, #0
 80093d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f7fa fec5 	bl	800416c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2202      	movs	r2, #2
 80093e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	681a      	ldr	r2, [r3, #0]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093f8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009402:	d902      	bls.n	800940a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009404:	2300      	movs	r3, #0
 8009406:	60fb      	str	r3, [r7, #12]
 8009408:	e002      	b.n	8009410 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800940a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800940e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	68db      	ldr	r3, [r3, #12]
 8009414:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009418:	d007      	beq.n	800942a <HAL_SPI_Init+0xa0>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	68db      	ldr	r3, [r3, #12]
 800941e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009422:	d002      	beq.n	800942a <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2200      	movs	r2, #0
 8009428:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800943a:	431a      	orrs	r2, r3
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	691b      	ldr	r3, [r3, #16]
 8009440:	f003 0302 	and.w	r3, r3, #2
 8009444:	431a      	orrs	r2, r3
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	f003 0301 	and.w	r3, r3, #1
 800944e:	431a      	orrs	r2, r3
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	699b      	ldr	r3, [r3, #24]
 8009454:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009458:	431a      	orrs	r2, r3
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	69db      	ldr	r3, [r3, #28]
 800945e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009462:	431a      	orrs	r2, r3
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6a1b      	ldr	r3, [r3, #32]
 8009468:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800946c:	ea42 0103 	orr.w	r1, r2, r3
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009474:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	430a      	orrs	r2, r1
 800947e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	699b      	ldr	r3, [r3, #24]
 8009484:	0c1b      	lsrs	r3, r3, #16
 8009486:	f003 0204 	and.w	r2, r3, #4
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800948e:	f003 0310 	and.w	r3, r3, #16
 8009492:	431a      	orrs	r2, r3
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009498:	f003 0308 	and.w	r3, r3, #8
 800949c:	431a      	orrs	r2, r3
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80094a6:	ea42 0103 	orr.w	r1, r2, r3
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	430a      	orrs	r2, r1
 80094b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	69da      	ldr	r2, [r3, #28]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80094c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2200      	movs	r2, #0
 80094cc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2201      	movs	r2, #1
 80094d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80094d6:	2300      	movs	r3, #0
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3710      	adds	r7, #16
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}

080094e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b082      	sub	sp, #8
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d101      	bne.n	80094f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80094ee:	2301      	movs	r3, #1
 80094f0:	e049      	b.n	8009586 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d106      	bne.n	800950c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f7fa fe92 	bl	8004230 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2202      	movs	r2, #2
 8009510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681a      	ldr	r2, [r3, #0]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	3304      	adds	r3, #4
 800951c:	4619      	mov	r1, r3
 800951e:	4610      	mov	r0, r2
 8009520:	f000 fac0 	bl	8009aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2201      	movs	r2, #1
 8009528:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2201      	movs	r2, #1
 8009530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2201      	movs	r2, #1
 8009538:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2201      	movs	r2, #1
 8009548:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2201      	movs	r2, #1
 8009550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2201      	movs	r2, #1
 8009580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009584:	2300      	movs	r3, #0
}
 8009586:	4618      	mov	r0, r3
 8009588:	3708      	adds	r7, #8
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
	...

08009590 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009590:	b480      	push	{r7}
 8009592:	b085      	sub	sp, #20
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d001      	beq.n	80095a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80095a4:	2301      	movs	r3, #1
 80095a6:	e054      	b.n	8009652 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2202      	movs	r2, #2
 80095ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	68da      	ldr	r2, [r3, #12]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f042 0201 	orr.w	r2, r2, #1
 80095be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a26      	ldr	r2, [pc, #152]	; (8009660 <HAL_TIM_Base_Start_IT+0xd0>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d022      	beq.n	8009610 <HAL_TIM_Base_Start_IT+0x80>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095d2:	d01d      	beq.n	8009610 <HAL_TIM_Base_Start_IT+0x80>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a22      	ldr	r2, [pc, #136]	; (8009664 <HAL_TIM_Base_Start_IT+0xd4>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d018      	beq.n	8009610 <HAL_TIM_Base_Start_IT+0x80>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a21      	ldr	r2, [pc, #132]	; (8009668 <HAL_TIM_Base_Start_IT+0xd8>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d013      	beq.n	8009610 <HAL_TIM_Base_Start_IT+0x80>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a1f      	ldr	r2, [pc, #124]	; (800966c <HAL_TIM_Base_Start_IT+0xdc>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d00e      	beq.n	8009610 <HAL_TIM_Base_Start_IT+0x80>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a1e      	ldr	r2, [pc, #120]	; (8009670 <HAL_TIM_Base_Start_IT+0xe0>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d009      	beq.n	8009610 <HAL_TIM_Base_Start_IT+0x80>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a1c      	ldr	r2, [pc, #112]	; (8009674 <HAL_TIM_Base_Start_IT+0xe4>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d004      	beq.n	8009610 <HAL_TIM_Base_Start_IT+0x80>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a1b      	ldr	r2, [pc, #108]	; (8009678 <HAL_TIM_Base_Start_IT+0xe8>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d115      	bne.n	800963c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	689a      	ldr	r2, [r3, #8]
 8009616:	4b19      	ldr	r3, [pc, #100]	; (800967c <HAL_TIM_Base_Start_IT+0xec>)
 8009618:	4013      	ands	r3, r2
 800961a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2b06      	cmp	r3, #6
 8009620:	d015      	beq.n	800964e <HAL_TIM_Base_Start_IT+0xbe>
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009628:	d011      	beq.n	800964e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	681a      	ldr	r2, [r3, #0]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f042 0201 	orr.w	r2, r2, #1
 8009638:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800963a:	e008      	b.n	800964e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	681a      	ldr	r2, [r3, #0]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f042 0201 	orr.w	r2, r2, #1
 800964a:	601a      	str	r2, [r3, #0]
 800964c:	e000      	b.n	8009650 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800964e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009650:	2300      	movs	r3, #0
}
 8009652:	4618      	mov	r0, r3
 8009654:	3714      	adds	r7, #20
 8009656:	46bd      	mov	sp, r7
 8009658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965c:	4770      	bx	lr
 800965e:	bf00      	nop
 8009660:	40010000 	.word	0x40010000
 8009664:	40000400 	.word	0x40000400
 8009668:	40000800 	.word	0x40000800
 800966c:	40000c00 	.word	0x40000c00
 8009670:	40010400 	.word	0x40010400
 8009674:	40014000 	.word	0x40014000
 8009678:	40001800 	.word	0x40001800
 800967c:	00010007 	.word	0x00010007

08009680 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b082      	sub	sp, #8
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	691b      	ldr	r3, [r3, #16]
 800968e:	f003 0302 	and.w	r3, r3, #2
 8009692:	2b02      	cmp	r3, #2
 8009694:	d122      	bne.n	80096dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	f003 0302 	and.w	r3, r3, #2
 80096a0:	2b02      	cmp	r3, #2
 80096a2:	d11b      	bne.n	80096dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f06f 0202 	mvn.w	r2, #2
 80096ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2201      	movs	r2, #1
 80096b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	699b      	ldr	r3, [r3, #24]
 80096ba:	f003 0303 	and.w	r3, r3, #3
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d003      	beq.n	80096ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 f9d0 	bl	8009a68 <HAL_TIM_IC_CaptureCallback>
 80096c8:	e005      	b.n	80096d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 f9c2 	bl	8009a54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 f9d3 	bl	8009a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	691b      	ldr	r3, [r3, #16]
 80096e2:	f003 0304 	and.w	r3, r3, #4
 80096e6:	2b04      	cmp	r3, #4
 80096e8:	d122      	bne.n	8009730 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	68db      	ldr	r3, [r3, #12]
 80096f0:	f003 0304 	and.w	r3, r3, #4
 80096f4:	2b04      	cmp	r3, #4
 80096f6:	d11b      	bne.n	8009730 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f06f 0204 	mvn.w	r2, #4
 8009700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2202      	movs	r2, #2
 8009706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	699b      	ldr	r3, [r3, #24]
 800970e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009712:	2b00      	cmp	r3, #0
 8009714:	d003      	beq.n	800971e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 f9a6 	bl	8009a68 <HAL_TIM_IC_CaptureCallback>
 800971c:	e005      	b.n	800972a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f000 f998 	bl	8009a54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 f9a9 	bl	8009a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2200      	movs	r2, #0
 800972e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	691b      	ldr	r3, [r3, #16]
 8009736:	f003 0308 	and.w	r3, r3, #8
 800973a:	2b08      	cmp	r3, #8
 800973c:	d122      	bne.n	8009784 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	68db      	ldr	r3, [r3, #12]
 8009744:	f003 0308 	and.w	r3, r3, #8
 8009748:	2b08      	cmp	r3, #8
 800974a:	d11b      	bne.n	8009784 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f06f 0208 	mvn.w	r2, #8
 8009754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2204      	movs	r2, #4
 800975a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	69db      	ldr	r3, [r3, #28]
 8009762:	f003 0303 	and.w	r3, r3, #3
 8009766:	2b00      	cmp	r3, #0
 8009768:	d003      	beq.n	8009772 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f000 f97c 	bl	8009a68 <HAL_TIM_IC_CaptureCallback>
 8009770:	e005      	b.n	800977e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f96e 	bl	8009a54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f000 f97f 	bl	8009a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2200      	movs	r2, #0
 8009782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	691b      	ldr	r3, [r3, #16]
 800978a:	f003 0310 	and.w	r3, r3, #16
 800978e:	2b10      	cmp	r3, #16
 8009790:	d122      	bne.n	80097d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	f003 0310 	and.w	r3, r3, #16
 800979c:	2b10      	cmp	r3, #16
 800979e:	d11b      	bne.n	80097d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f06f 0210 	mvn.w	r2, #16
 80097a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2208      	movs	r2, #8
 80097ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	69db      	ldr	r3, [r3, #28]
 80097b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d003      	beq.n	80097c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 f952 	bl	8009a68 <HAL_TIM_IC_CaptureCallback>
 80097c4:	e005      	b.n	80097d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 f944 	bl	8009a54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f000 f955 	bl	8009a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2200      	movs	r2, #0
 80097d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	691b      	ldr	r3, [r3, #16]
 80097de:	f003 0301 	and.w	r3, r3, #1
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	d10e      	bne.n	8009804 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	68db      	ldr	r3, [r3, #12]
 80097ec:	f003 0301 	and.w	r3, r3, #1
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d107      	bne.n	8009804 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f06f 0201 	mvn.w	r2, #1
 80097fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f7f8 fd62 	bl	80022c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	691b      	ldr	r3, [r3, #16]
 800980a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800980e:	2b80      	cmp	r3, #128	; 0x80
 8009810:	d10e      	bne.n	8009830 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	68db      	ldr	r3, [r3, #12]
 8009818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800981c:	2b80      	cmp	r3, #128	; 0x80
 800981e:	d107      	bne.n	8009830 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f000 fb0c 	bl	8009e48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	691b      	ldr	r3, [r3, #16]
 8009836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800983a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800983e:	d10e      	bne.n	800985e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	68db      	ldr	r3, [r3, #12]
 8009846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800984a:	2b80      	cmp	r3, #128	; 0x80
 800984c:	d107      	bne.n	800985e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 faff 	bl	8009e5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	691b      	ldr	r3, [r3, #16]
 8009864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009868:	2b40      	cmp	r3, #64	; 0x40
 800986a:	d10e      	bne.n	800988a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	68db      	ldr	r3, [r3, #12]
 8009872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009876:	2b40      	cmp	r3, #64	; 0x40
 8009878:	d107      	bne.n	800988a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f000 f903 	bl	8009a90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	691b      	ldr	r3, [r3, #16]
 8009890:	f003 0320 	and.w	r3, r3, #32
 8009894:	2b20      	cmp	r3, #32
 8009896:	d10e      	bne.n	80098b6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	68db      	ldr	r3, [r3, #12]
 800989e:	f003 0320 	and.w	r3, r3, #32
 80098a2:	2b20      	cmp	r3, #32
 80098a4:	d107      	bne.n	80098b6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f06f 0220 	mvn.w	r2, #32
 80098ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 fabf 	bl	8009e34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80098b6:	bf00      	nop
 80098b8:	3708      	adds	r7, #8
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
	...

080098c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b084      	sub	sp, #16
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098ca:	2300      	movs	r3, #0
 80098cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	d101      	bne.n	80098dc <HAL_TIM_ConfigClockSource+0x1c>
 80098d8:	2302      	movs	r3, #2
 80098da:	e0b4      	b.n	8009a46 <HAL_TIM_ConfigClockSource+0x186>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2201      	movs	r2, #1
 80098e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2202      	movs	r2, #2
 80098e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	4b56      	ldr	r3, [pc, #344]	; (8009a50 <HAL_TIM_ConfigClockSource+0x190>)
 80098f8:	4013      	ands	r3, r2
 80098fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009902:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	68ba      	ldr	r2, [r7, #8]
 800990a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009914:	d03e      	beq.n	8009994 <HAL_TIM_ConfigClockSource+0xd4>
 8009916:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800991a:	f200 8087 	bhi.w	8009a2c <HAL_TIM_ConfigClockSource+0x16c>
 800991e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009922:	f000 8086 	beq.w	8009a32 <HAL_TIM_ConfigClockSource+0x172>
 8009926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800992a:	d87f      	bhi.n	8009a2c <HAL_TIM_ConfigClockSource+0x16c>
 800992c:	2b70      	cmp	r3, #112	; 0x70
 800992e:	d01a      	beq.n	8009966 <HAL_TIM_ConfigClockSource+0xa6>
 8009930:	2b70      	cmp	r3, #112	; 0x70
 8009932:	d87b      	bhi.n	8009a2c <HAL_TIM_ConfigClockSource+0x16c>
 8009934:	2b60      	cmp	r3, #96	; 0x60
 8009936:	d050      	beq.n	80099da <HAL_TIM_ConfigClockSource+0x11a>
 8009938:	2b60      	cmp	r3, #96	; 0x60
 800993a:	d877      	bhi.n	8009a2c <HAL_TIM_ConfigClockSource+0x16c>
 800993c:	2b50      	cmp	r3, #80	; 0x50
 800993e:	d03c      	beq.n	80099ba <HAL_TIM_ConfigClockSource+0xfa>
 8009940:	2b50      	cmp	r3, #80	; 0x50
 8009942:	d873      	bhi.n	8009a2c <HAL_TIM_ConfigClockSource+0x16c>
 8009944:	2b40      	cmp	r3, #64	; 0x40
 8009946:	d058      	beq.n	80099fa <HAL_TIM_ConfigClockSource+0x13a>
 8009948:	2b40      	cmp	r3, #64	; 0x40
 800994a:	d86f      	bhi.n	8009a2c <HAL_TIM_ConfigClockSource+0x16c>
 800994c:	2b30      	cmp	r3, #48	; 0x30
 800994e:	d064      	beq.n	8009a1a <HAL_TIM_ConfigClockSource+0x15a>
 8009950:	2b30      	cmp	r3, #48	; 0x30
 8009952:	d86b      	bhi.n	8009a2c <HAL_TIM_ConfigClockSource+0x16c>
 8009954:	2b20      	cmp	r3, #32
 8009956:	d060      	beq.n	8009a1a <HAL_TIM_ConfigClockSource+0x15a>
 8009958:	2b20      	cmp	r3, #32
 800995a:	d867      	bhi.n	8009a2c <HAL_TIM_ConfigClockSource+0x16c>
 800995c:	2b00      	cmp	r3, #0
 800995e:	d05c      	beq.n	8009a1a <HAL_TIM_ConfigClockSource+0x15a>
 8009960:	2b10      	cmp	r3, #16
 8009962:	d05a      	beq.n	8009a1a <HAL_TIM_ConfigClockSource+0x15a>
 8009964:	e062      	b.n	8009a2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6818      	ldr	r0, [r3, #0]
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	6899      	ldr	r1, [r3, #8]
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	685a      	ldr	r2, [r3, #4]
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	68db      	ldr	r3, [r3, #12]
 8009976:	f000 f9af 	bl	8009cd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	689b      	ldr	r3, [r3, #8]
 8009980:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009988:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	68ba      	ldr	r2, [r7, #8]
 8009990:	609a      	str	r2, [r3, #8]
      break;
 8009992:	e04f      	b.n	8009a34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6818      	ldr	r0, [r3, #0]
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	6899      	ldr	r1, [r3, #8]
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	685a      	ldr	r2, [r3, #4]
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	68db      	ldr	r3, [r3, #12]
 80099a4:	f000 f998 	bl	8009cd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	689a      	ldr	r2, [r3, #8]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80099b6:	609a      	str	r2, [r3, #8]
      break;
 80099b8:	e03c      	b.n	8009a34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6818      	ldr	r0, [r3, #0]
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	6859      	ldr	r1, [r3, #4]
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	461a      	mov	r2, r3
 80099c8:	f000 f90c 	bl	8009be4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	2150      	movs	r1, #80	; 0x50
 80099d2:	4618      	mov	r0, r3
 80099d4:	f000 f965 	bl	8009ca2 <TIM_ITRx_SetConfig>
      break;
 80099d8:	e02c      	b.n	8009a34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6818      	ldr	r0, [r3, #0]
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	6859      	ldr	r1, [r3, #4]
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	68db      	ldr	r3, [r3, #12]
 80099e6:	461a      	mov	r2, r3
 80099e8:	f000 f92b 	bl	8009c42 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2160      	movs	r1, #96	; 0x60
 80099f2:	4618      	mov	r0, r3
 80099f4:	f000 f955 	bl	8009ca2 <TIM_ITRx_SetConfig>
      break;
 80099f8:	e01c      	b.n	8009a34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6818      	ldr	r0, [r3, #0]
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	6859      	ldr	r1, [r3, #4]
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	68db      	ldr	r3, [r3, #12]
 8009a06:	461a      	mov	r2, r3
 8009a08:	f000 f8ec 	bl	8009be4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	2140      	movs	r1, #64	; 0x40
 8009a12:	4618      	mov	r0, r3
 8009a14:	f000 f945 	bl	8009ca2 <TIM_ITRx_SetConfig>
      break;
 8009a18:	e00c      	b.n	8009a34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681a      	ldr	r2, [r3, #0]
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4619      	mov	r1, r3
 8009a24:	4610      	mov	r0, r2
 8009a26:	f000 f93c 	bl	8009ca2 <TIM_ITRx_SetConfig>
      break;
 8009a2a:	e003      	b.n	8009a34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	73fb      	strb	r3, [r7, #15]
      break;
 8009a30:	e000      	b.n	8009a34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009a32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2201      	movs	r2, #1
 8009a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2200      	movs	r2, #0
 8009a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3710      	adds	r7, #16
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	fffeff88 	.word	0xfffeff88

08009a54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b083      	sub	sp, #12
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009a5c:	bf00      	nop
 8009a5e:	370c      	adds	r7, #12
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr

08009a68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b083      	sub	sp, #12
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009a70:	bf00      	nop
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr

08009a7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b083      	sub	sp, #12
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009a84:	bf00      	nop
 8009a86:	370c      	adds	r7, #12
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b083      	sub	sp, #12
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009a98:	bf00      	nop
 8009a9a:	370c      	adds	r7, #12
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	4a40      	ldr	r2, [pc, #256]	; (8009bb8 <TIM_Base_SetConfig+0x114>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d013      	beq.n	8009ae4 <TIM_Base_SetConfig+0x40>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ac2:	d00f      	beq.n	8009ae4 <TIM_Base_SetConfig+0x40>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	4a3d      	ldr	r2, [pc, #244]	; (8009bbc <TIM_Base_SetConfig+0x118>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d00b      	beq.n	8009ae4 <TIM_Base_SetConfig+0x40>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a3c      	ldr	r2, [pc, #240]	; (8009bc0 <TIM_Base_SetConfig+0x11c>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d007      	beq.n	8009ae4 <TIM_Base_SetConfig+0x40>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4a3b      	ldr	r2, [pc, #236]	; (8009bc4 <TIM_Base_SetConfig+0x120>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d003      	beq.n	8009ae4 <TIM_Base_SetConfig+0x40>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	4a3a      	ldr	r2, [pc, #232]	; (8009bc8 <TIM_Base_SetConfig+0x124>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d108      	bne.n	8009af6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	4313      	orrs	r3, r2
 8009af4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	4a2f      	ldr	r2, [pc, #188]	; (8009bb8 <TIM_Base_SetConfig+0x114>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d02b      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b04:	d027      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	4a2c      	ldr	r2, [pc, #176]	; (8009bbc <TIM_Base_SetConfig+0x118>)
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	d023      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	4a2b      	ldr	r2, [pc, #172]	; (8009bc0 <TIM_Base_SetConfig+0x11c>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d01f      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	4a2a      	ldr	r2, [pc, #168]	; (8009bc4 <TIM_Base_SetConfig+0x120>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d01b      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	4a29      	ldr	r2, [pc, #164]	; (8009bc8 <TIM_Base_SetConfig+0x124>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d017      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	4a28      	ldr	r2, [pc, #160]	; (8009bcc <TIM_Base_SetConfig+0x128>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d013      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	4a27      	ldr	r2, [pc, #156]	; (8009bd0 <TIM_Base_SetConfig+0x12c>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d00f      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	4a26      	ldr	r2, [pc, #152]	; (8009bd4 <TIM_Base_SetConfig+0x130>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d00b      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	4a25      	ldr	r2, [pc, #148]	; (8009bd8 <TIM_Base_SetConfig+0x134>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d007      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	4a24      	ldr	r2, [pc, #144]	; (8009bdc <TIM_Base_SetConfig+0x138>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d003      	beq.n	8009b56 <TIM_Base_SetConfig+0xb2>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	4a23      	ldr	r2, [pc, #140]	; (8009be0 <TIM_Base_SetConfig+0x13c>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d108      	bne.n	8009b68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	68db      	ldr	r3, [r3, #12]
 8009b62:	68fa      	ldr	r2, [r7, #12]
 8009b64:	4313      	orrs	r3, r2
 8009b66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	695b      	ldr	r3, [r3, #20]
 8009b72:	4313      	orrs	r3, r2
 8009b74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	68fa      	ldr	r2, [r7, #12]
 8009b7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	689a      	ldr	r2, [r3, #8]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	4a0a      	ldr	r2, [pc, #40]	; (8009bb8 <TIM_Base_SetConfig+0x114>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d003      	beq.n	8009b9c <TIM_Base_SetConfig+0xf8>
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	4a0c      	ldr	r2, [pc, #48]	; (8009bc8 <TIM_Base_SetConfig+0x124>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d103      	bne.n	8009ba4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	691a      	ldr	r2, [r3, #16]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	615a      	str	r2, [r3, #20]
}
 8009baa:	bf00      	nop
 8009bac:	3714      	adds	r7, #20
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb4:	4770      	bx	lr
 8009bb6:	bf00      	nop
 8009bb8:	40010000 	.word	0x40010000
 8009bbc:	40000400 	.word	0x40000400
 8009bc0:	40000800 	.word	0x40000800
 8009bc4:	40000c00 	.word	0x40000c00
 8009bc8:	40010400 	.word	0x40010400
 8009bcc:	40014000 	.word	0x40014000
 8009bd0:	40014400 	.word	0x40014400
 8009bd4:	40014800 	.word	0x40014800
 8009bd8:	40001800 	.word	0x40001800
 8009bdc:	40001c00 	.word	0x40001c00
 8009be0:	40002000 	.word	0x40002000

08009be4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009be4:	b480      	push	{r7}
 8009be6:	b087      	sub	sp, #28
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	60f8      	str	r0, [r7, #12]
 8009bec:	60b9      	str	r1, [r7, #8]
 8009bee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6a1b      	ldr	r3, [r3, #32]
 8009bf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	6a1b      	ldr	r3, [r3, #32]
 8009bfa:	f023 0201 	bic.w	r2, r3, #1
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	699b      	ldr	r3, [r3, #24]
 8009c06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	011b      	lsls	r3, r3, #4
 8009c14:	693a      	ldr	r2, [r7, #16]
 8009c16:	4313      	orrs	r3, r2
 8009c18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	f023 030a 	bic.w	r3, r3, #10
 8009c20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c22:	697a      	ldr	r2, [r7, #20]
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	4313      	orrs	r3, r2
 8009c28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	693a      	ldr	r2, [r7, #16]
 8009c2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	697a      	ldr	r2, [r7, #20]
 8009c34:	621a      	str	r2, [r3, #32]
}
 8009c36:	bf00      	nop
 8009c38:	371c      	adds	r7, #28
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c40:	4770      	bx	lr

08009c42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c42:	b480      	push	{r7}
 8009c44:	b087      	sub	sp, #28
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	60f8      	str	r0, [r7, #12]
 8009c4a:	60b9      	str	r1, [r7, #8]
 8009c4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6a1b      	ldr	r3, [r3, #32]
 8009c52:	f023 0210 	bic.w	r2, r3, #16
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	699b      	ldr	r3, [r3, #24]
 8009c5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6a1b      	ldr	r3, [r3, #32]
 8009c64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	031b      	lsls	r3, r3, #12
 8009c72:	697a      	ldr	r2, [r7, #20]
 8009c74:	4313      	orrs	r3, r2
 8009c76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	011b      	lsls	r3, r3, #4
 8009c84:	693a      	ldr	r2, [r7, #16]
 8009c86:	4313      	orrs	r3, r2
 8009c88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	697a      	ldr	r2, [r7, #20]
 8009c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	693a      	ldr	r2, [r7, #16]
 8009c94:	621a      	str	r2, [r3, #32]
}
 8009c96:	bf00      	nop
 8009c98:	371c      	adds	r7, #28
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca0:	4770      	bx	lr

08009ca2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009ca2:	b480      	push	{r7}
 8009ca4:	b085      	sub	sp, #20
 8009ca6:	af00      	add	r7, sp, #0
 8009ca8:	6078      	str	r0, [r7, #4]
 8009caa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	689b      	ldr	r3, [r3, #8]
 8009cb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009cba:	683a      	ldr	r2, [r7, #0]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	f043 0307 	orr.w	r3, r3, #7
 8009cc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	68fa      	ldr	r2, [r7, #12]
 8009cca:	609a      	str	r2, [r3, #8]
}
 8009ccc:	bf00      	nop
 8009cce:	3714      	adds	r7, #20
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr

08009cd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b087      	sub	sp, #28
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	60b9      	str	r1, [r7, #8]
 8009ce2:	607a      	str	r2, [r7, #4]
 8009ce4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	689b      	ldr	r3, [r3, #8]
 8009cea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009cf2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	021a      	lsls	r2, r3, #8
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	431a      	orrs	r2, r3
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	4313      	orrs	r3, r2
 8009d00:	697a      	ldr	r2, [r7, #20]
 8009d02:	4313      	orrs	r3, r2
 8009d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	697a      	ldr	r2, [r7, #20]
 8009d0a:	609a      	str	r2, [r3, #8]
}
 8009d0c:	bf00      	nop
 8009d0e:	371c      	adds	r7, #28
 8009d10:	46bd      	mov	sp, r7
 8009d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d16:	4770      	bx	lr

08009d18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b085      	sub	sp, #20
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d101      	bne.n	8009d30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d2c:	2302      	movs	r3, #2
 8009d2e:	e06d      	b.n	8009e0c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2201      	movs	r2, #1
 8009d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2202      	movs	r2, #2
 8009d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	689b      	ldr	r3, [r3, #8]
 8009d4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a30      	ldr	r2, [pc, #192]	; (8009e18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d004      	beq.n	8009d64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a2f      	ldr	r2, [pc, #188]	; (8009e1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d108      	bne.n	8009d76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009d6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	685b      	ldr	r3, [r3, #4]
 8009d70:	68fa      	ldr	r2, [r7, #12]
 8009d72:	4313      	orrs	r3, r2
 8009d74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	68fa      	ldr	r2, [r7, #12]
 8009d84:	4313      	orrs	r3, r2
 8009d86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	68fa      	ldr	r2, [r7, #12]
 8009d8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	4a20      	ldr	r2, [pc, #128]	; (8009e18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d022      	beq.n	8009de0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009da2:	d01d      	beq.n	8009de0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	4a1d      	ldr	r2, [pc, #116]	; (8009e20 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009daa:	4293      	cmp	r3, r2
 8009dac:	d018      	beq.n	8009de0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	4a1c      	ldr	r2, [pc, #112]	; (8009e24 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d013      	beq.n	8009de0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	4a1a      	ldr	r2, [pc, #104]	; (8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d00e      	beq.n	8009de0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	4a15      	ldr	r2, [pc, #84]	; (8009e1c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d009      	beq.n	8009de0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a16      	ldr	r2, [pc, #88]	; (8009e2c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d004      	beq.n	8009de0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	4a15      	ldr	r2, [pc, #84]	; (8009e30 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d10c      	bne.n	8009dfa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009de6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	689b      	ldr	r3, [r3, #8]
 8009dec:	68ba      	ldr	r2, [r7, #8]
 8009dee:	4313      	orrs	r3, r2
 8009df0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	68ba      	ldr	r2, [r7, #8]
 8009df8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2200      	movs	r2, #0
 8009e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e0a:	2300      	movs	r3, #0
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3714      	adds	r7, #20
 8009e10:	46bd      	mov	sp, r7
 8009e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e16:	4770      	bx	lr
 8009e18:	40010000 	.word	0x40010000
 8009e1c:	40010400 	.word	0x40010400
 8009e20:	40000400 	.word	0x40000400
 8009e24:	40000800 	.word	0x40000800
 8009e28:	40000c00 	.word	0x40000c00
 8009e2c:	40014000 	.word	0x40014000
 8009e30:	40001800 	.word	0x40001800

08009e34 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b083      	sub	sp, #12
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e3c:	bf00      	nop
 8009e3e:	370c      	adds	r7, #12
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e50:	bf00      	nop
 8009e52:	370c      	adds	r7, #12
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b083      	sub	sp, #12
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009e64:	bf00      	nop
 8009e66:	370c      	adds	r7, #12
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr

08009e70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d101      	bne.n	8009e82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	e040      	b.n	8009f04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d106      	bne.n	8009e98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f7fa fa5e 	bl	8004354 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2224      	movs	r2, #36	; 0x24
 8009e9c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	681a      	ldr	r2, [r3, #0]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f022 0201 	bic.w	r2, r2, #1
 8009eac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f000 fb16 	bl	800a4e0 <UART_SetConfig>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d101      	bne.n	8009ebe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	e022      	b.n	8009f04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d002      	beq.n	8009ecc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f000 fd6c 	bl	800a9a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	685a      	ldr	r2, [r3, #4]
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009eda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	689a      	ldr	r2, [r3, #8]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009eea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f042 0201 	orr.w	r2, r2, #1
 8009efa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f000 fdf3 	bl	800aae8 <UART_CheckIdleState>
 8009f02:	4603      	mov	r3, r0
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3708      	adds	r7, #8
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b0ba      	sub	sp, #232	; 0xe8
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	69db      	ldr	r3, [r3, #28]
 8009f1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009f32:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009f36:	f640 030f 	movw	r3, #2063	; 0x80f
 8009f3a:	4013      	ands	r3, r2
 8009f3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009f40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d115      	bne.n	8009f74 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f4c:	f003 0320 	and.w	r3, r3, #32
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d00f      	beq.n	8009f74 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f58:	f003 0320 	and.w	r3, r3, #32
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d009      	beq.n	8009f74 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	f000 828f 	beq.w	800a488 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	4798      	blx	r3
      }
      return;
 8009f72:	e289      	b.n	800a488 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009f74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	f000 8117 	beq.w	800a1ac <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009f7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009f82:	f003 0301 	and.w	r3, r3, #1
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d106      	bne.n	8009f98 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009f8a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009f8e:	4b85      	ldr	r3, [pc, #532]	; (800a1a4 <HAL_UART_IRQHandler+0x298>)
 8009f90:	4013      	ands	r3, r2
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f000 810a 	beq.w	800a1ac <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f9c:	f003 0301 	and.w	r3, r3, #1
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d011      	beq.n	8009fc8 <HAL_UART_IRQHandler+0xbc>
 8009fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d00b      	beq.n	8009fc8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009fbe:	f043 0201 	orr.w	r2, r3, #1
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d011      	beq.n	8009ff8 <HAL_UART_IRQHandler+0xec>
 8009fd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009fd8:	f003 0301 	and.w	r3, r3, #1
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d00b      	beq.n	8009ff8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	2202      	movs	r2, #2
 8009fe6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009fee:	f043 0204 	orr.w	r2, r3, #4
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ffc:	f003 0304 	and.w	r3, r3, #4
 800a000:	2b00      	cmp	r3, #0
 800a002:	d011      	beq.n	800a028 <HAL_UART_IRQHandler+0x11c>
 800a004:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a008:	f003 0301 	and.w	r3, r3, #1
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d00b      	beq.n	800a028 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	2204      	movs	r2, #4
 800a016:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a01e:	f043 0202 	orr.w	r2, r3, #2
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a02c:	f003 0308 	and.w	r3, r3, #8
 800a030:	2b00      	cmp	r3, #0
 800a032:	d017      	beq.n	800a064 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a038:	f003 0320 	and.w	r3, r3, #32
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d105      	bne.n	800a04c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a040:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a044:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d00b      	beq.n	800a064 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	2208      	movs	r2, #8
 800a052:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a05a:	f043 0208 	orr.w	r2, r3, #8
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a068:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d012      	beq.n	800a096 <HAL_UART_IRQHandler+0x18a>
 800a070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a074:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d00c      	beq.n	800a096 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a084:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a08c:	f043 0220 	orr.w	r2, r3, #32
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	f000 81f5 	beq.w	800a48c <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a0a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0a6:	f003 0320 	and.w	r3, r3, #32
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00d      	beq.n	800a0ca <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a0ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0b2:	f003 0320 	and.w	r3, r3, #32
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d007      	beq.n	800a0ca <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d003      	beq.n	800a0ca <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a0d0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0de:	2b40      	cmp	r3, #64	; 0x40
 800a0e0:	d005      	beq.n	800a0ee <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a0e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a0e6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d04f      	beq.n	800a18e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 fdf1 	bl	800acd6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0fe:	2b40      	cmp	r3, #64	; 0x40
 800a100:	d141      	bne.n	800a186 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	3308      	adds	r3, #8
 800a108:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a10c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a110:	e853 3f00 	ldrex	r3, [r3]
 800a114:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a118:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a11c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a120:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	3308      	adds	r3, #8
 800a12a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a12e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a132:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a136:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a13a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a13e:	e841 2300 	strex	r3, r2, [r1]
 800a142:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a146:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1d9      	bne.n	800a102 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a152:	2b00      	cmp	r3, #0
 800a154:	d013      	beq.n	800a17e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a15a:	4a13      	ldr	r2, [pc, #76]	; (800a1a8 <HAL_UART_IRQHandler+0x29c>)
 800a15c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a162:	4618      	mov	r0, r3
 800a164:	f7fb fa86 	bl	8005674 <HAL_DMA_Abort_IT>
 800a168:	4603      	mov	r3, r0
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d017      	beq.n	800a19e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800a178:	4610      	mov	r0, r2
 800a17a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a17c:	e00f      	b.n	800a19e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 f998 	bl	800a4b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a184:	e00b      	b.n	800a19e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f000 f994 	bl	800a4b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a18c:	e007      	b.n	800a19e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a18e:	6878      	ldr	r0, [r7, #4]
 800a190:	f000 f990 	bl	800a4b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2200      	movs	r2, #0
 800a198:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800a19c:	e176      	b.n	800a48c <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a19e:	bf00      	nop
    return;
 800a1a0:	e174      	b.n	800a48c <HAL_UART_IRQHandler+0x580>
 800a1a2:	bf00      	nop
 800a1a4:	04000120 	.word	0x04000120
 800a1a8:	0800ad9d 	.word	0x0800ad9d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	f040 8144 	bne.w	800a43e <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a1b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1ba:	f003 0310 	and.w	r3, r3, #16
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	f000 813d 	beq.w	800a43e <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a1c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1c8:	f003 0310 	and.w	r3, r3, #16
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	f000 8136 	beq.w	800a43e <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	2210      	movs	r2, #16
 800a1d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1e4:	2b40      	cmp	r3, #64	; 0x40
 800a1e6:	f040 80b2 	bne.w	800a34e <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a1f6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	f000 8148 	beq.w	800a490 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a206:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a20a:	429a      	cmp	r2, r3
 800a20c:	f080 8140 	bcs.w	800a490 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a216:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a21e:	69db      	ldr	r3, [r3, #28]
 800a220:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a224:	f000 8085 	beq.w	800a332 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a230:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a234:	e853 3f00 	ldrex	r3, [r3]
 800a238:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a23c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a240:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a244:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	461a      	mov	r2, r3
 800a24e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a252:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a256:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a25a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a25e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a262:	e841 2300 	strex	r3, r2, [r1]
 800a266:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a26a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d1da      	bne.n	800a228 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	3308      	adds	r3, #8
 800a278:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a27a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a27c:	e853 3f00 	ldrex	r3, [r3]
 800a280:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a282:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a284:	f023 0301 	bic.w	r3, r3, #1
 800a288:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	3308      	adds	r3, #8
 800a292:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a296:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a29a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a29c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a29e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a2a2:	e841 2300 	strex	r3, r2, [r1]
 800a2a6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a2a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d1e1      	bne.n	800a272 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	3308      	adds	r3, #8
 800a2b4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a2b8:	e853 3f00 	ldrex	r3, [r3]
 800a2bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a2be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a2c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	3308      	adds	r3, #8
 800a2ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a2d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a2d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2d6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a2d8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a2da:	e841 2300 	strex	r3, r2, [r1]
 800a2de:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a2e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d1e3      	bne.n	800a2ae <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2220      	movs	r2, #32
 800a2ea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2fa:	e853 3f00 	ldrex	r3, [r3]
 800a2fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a302:	f023 0310 	bic.w	r3, r3, #16
 800a306:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	461a      	mov	r2, r3
 800a310:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a314:	65bb      	str	r3, [r7, #88]	; 0x58
 800a316:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a318:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a31a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a31c:	e841 2300 	strex	r3, r2, [r1]
 800a320:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a322:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a324:	2b00      	cmp	r3, #0
 800a326:	d1e4      	bne.n	800a2f2 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7fb f931 	bl	8005594 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a33e:	b29b      	uxth	r3, r3
 800a340:	1ad3      	subs	r3, r2, r3
 800a342:	b29b      	uxth	r3, r3
 800a344:	4619      	mov	r1, r3
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f000 f8be 	bl	800a4c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a34c:	e0a0      	b.n	800a490 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a35a:	b29b      	uxth	r3, r3
 800a35c:	1ad3      	subs	r3, r2, r3
 800a35e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a368:	b29b      	uxth	r3, r3
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	f000 8092 	beq.w	800a494 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 800a370:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a374:	2b00      	cmp	r3, #0
 800a376:	f000 808d 	beq.w	800a494 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a382:	e853 3f00 	ldrex	r3, [r3]
 800a386:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a38a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a38e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	461a      	mov	r2, r3
 800a398:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a39c:	647b      	str	r3, [r7, #68]	; 0x44
 800a39e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a3a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a3a4:	e841 2300 	strex	r3, r2, [r1]
 800a3a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a3aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d1e4      	bne.n	800a37a <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	3308      	adds	r3, #8
 800a3b6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ba:	e853 3f00 	ldrex	r3, [r3]
 800a3be:	623b      	str	r3, [r7, #32]
   return(result);
 800a3c0:	6a3b      	ldr	r3, [r7, #32]
 800a3c2:	f023 0301 	bic.w	r3, r3, #1
 800a3c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	3308      	adds	r3, #8
 800a3d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a3d4:	633a      	str	r2, [r7, #48]	; 0x30
 800a3d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a3da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3dc:	e841 2300 	strex	r3, r2, [r1]
 800a3e0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a3e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d1e3      	bne.n	800a3b0 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2220      	movs	r2, #32
 800a3ec:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	e853 3f00 	ldrex	r3, [r3]
 800a406:	60fb      	str	r3, [r7, #12]
   return(result);
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f023 0310 	bic.w	r3, r3, #16
 800a40e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	461a      	mov	r2, r3
 800a418:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a41c:	61fb      	str	r3, [r7, #28]
 800a41e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a420:	69b9      	ldr	r1, [r7, #24]
 800a422:	69fa      	ldr	r2, [r7, #28]
 800a424:	e841 2300 	strex	r3, r2, [r1]
 800a428:	617b      	str	r3, [r7, #20]
   return(result);
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d1e4      	bne.n	800a3fa <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a430:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a434:	4619      	mov	r1, r3
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f000 f846 	bl	800a4c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a43c:	e02a      	b.n	800a494 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a43e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a446:	2b00      	cmp	r3, #0
 800a448:	d00e      	beq.n	800a468 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a44a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a44e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a452:	2b00      	cmp	r3, #0
 800a454:	d008      	beq.n	800a468 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d01c      	beq.n	800a498 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	4798      	blx	r3
    }
    return;
 800a466:	e017      	b.n	800a498 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a46c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a470:	2b00      	cmp	r3, #0
 800a472:	d012      	beq.n	800a49a <HAL_UART_IRQHandler+0x58e>
 800a474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d00c      	beq.n	800a49a <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f000 fca1 	bl	800adc8 <UART_EndTransmit_IT>
    return;
 800a486:	e008      	b.n	800a49a <HAL_UART_IRQHandler+0x58e>
      return;
 800a488:	bf00      	nop
 800a48a:	e006      	b.n	800a49a <HAL_UART_IRQHandler+0x58e>
    return;
 800a48c:	bf00      	nop
 800a48e:	e004      	b.n	800a49a <HAL_UART_IRQHandler+0x58e>
      return;
 800a490:	bf00      	nop
 800a492:	e002      	b.n	800a49a <HAL_UART_IRQHandler+0x58e>
      return;
 800a494:	bf00      	nop
 800a496:	e000      	b.n	800a49a <HAL_UART_IRQHandler+0x58e>
    return;
 800a498:	bf00      	nop
  }

}
 800a49a:	37e8      	adds	r7, #232	; 0xe8
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b083      	sub	sp, #12
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a4a8:	bf00      	nop
 800a4aa:	370c      	adds	r7, #12
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b2:	4770      	bx	lr

0800a4b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b083      	sub	sp, #12
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a4bc:	bf00      	nop
 800a4be:	370c      	adds	r7, #12
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c6:	4770      	bx	lr

0800a4c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b083      	sub	sp, #12
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	460b      	mov	r3, r1
 800a4d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a4d4:	bf00      	nop
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr

0800a4e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b088      	sub	sp, #32
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	689a      	ldr	r2, [r3, #8]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	691b      	ldr	r3, [r3, #16]
 800a4f4:	431a      	orrs	r2, r3
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	695b      	ldr	r3, [r3, #20]
 800a4fa:	431a      	orrs	r2, r3
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	69db      	ldr	r3, [r3, #28]
 800a500:	4313      	orrs	r3, r2
 800a502:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	4ba7      	ldr	r3, [pc, #668]	; (800a7a8 <UART_SetConfig+0x2c8>)
 800a50c:	4013      	ands	r3, r2
 800a50e:	687a      	ldr	r2, [r7, #4]
 800a510:	6812      	ldr	r2, [r2, #0]
 800a512:	6979      	ldr	r1, [r7, #20]
 800a514:	430b      	orrs	r3, r1
 800a516:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	685b      	ldr	r3, [r3, #4]
 800a51e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	68da      	ldr	r2, [r3, #12]
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	430a      	orrs	r2, r1
 800a52c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	699b      	ldr	r3, [r3, #24]
 800a532:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6a1b      	ldr	r3, [r3, #32]
 800a538:	697a      	ldr	r2, [r7, #20]
 800a53a:	4313      	orrs	r3, r2
 800a53c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	689b      	ldr	r3, [r3, #8]
 800a544:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	697a      	ldr	r2, [r7, #20]
 800a54e:	430a      	orrs	r2, r1
 800a550:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4a95      	ldr	r2, [pc, #596]	; (800a7ac <UART_SetConfig+0x2cc>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d120      	bne.n	800a59e <UART_SetConfig+0xbe>
 800a55c:	4b94      	ldr	r3, [pc, #592]	; (800a7b0 <UART_SetConfig+0x2d0>)
 800a55e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a562:	f003 0303 	and.w	r3, r3, #3
 800a566:	2b03      	cmp	r3, #3
 800a568:	d816      	bhi.n	800a598 <UART_SetConfig+0xb8>
 800a56a:	a201      	add	r2, pc, #4	; (adr r2, 800a570 <UART_SetConfig+0x90>)
 800a56c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a570:	0800a581 	.word	0x0800a581
 800a574:	0800a58d 	.word	0x0800a58d
 800a578:	0800a587 	.word	0x0800a587
 800a57c:	0800a593 	.word	0x0800a593
 800a580:	2301      	movs	r3, #1
 800a582:	77fb      	strb	r3, [r7, #31]
 800a584:	e14f      	b.n	800a826 <UART_SetConfig+0x346>
 800a586:	2302      	movs	r3, #2
 800a588:	77fb      	strb	r3, [r7, #31]
 800a58a:	e14c      	b.n	800a826 <UART_SetConfig+0x346>
 800a58c:	2304      	movs	r3, #4
 800a58e:	77fb      	strb	r3, [r7, #31]
 800a590:	e149      	b.n	800a826 <UART_SetConfig+0x346>
 800a592:	2308      	movs	r3, #8
 800a594:	77fb      	strb	r3, [r7, #31]
 800a596:	e146      	b.n	800a826 <UART_SetConfig+0x346>
 800a598:	2310      	movs	r3, #16
 800a59a:	77fb      	strb	r3, [r7, #31]
 800a59c:	e143      	b.n	800a826 <UART_SetConfig+0x346>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	4a84      	ldr	r2, [pc, #528]	; (800a7b4 <UART_SetConfig+0x2d4>)
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	d132      	bne.n	800a60e <UART_SetConfig+0x12e>
 800a5a8:	4b81      	ldr	r3, [pc, #516]	; (800a7b0 <UART_SetConfig+0x2d0>)
 800a5aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5ae:	f003 030c 	and.w	r3, r3, #12
 800a5b2:	2b0c      	cmp	r3, #12
 800a5b4:	d828      	bhi.n	800a608 <UART_SetConfig+0x128>
 800a5b6:	a201      	add	r2, pc, #4	; (adr r2, 800a5bc <UART_SetConfig+0xdc>)
 800a5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5bc:	0800a5f1 	.word	0x0800a5f1
 800a5c0:	0800a609 	.word	0x0800a609
 800a5c4:	0800a609 	.word	0x0800a609
 800a5c8:	0800a609 	.word	0x0800a609
 800a5cc:	0800a5fd 	.word	0x0800a5fd
 800a5d0:	0800a609 	.word	0x0800a609
 800a5d4:	0800a609 	.word	0x0800a609
 800a5d8:	0800a609 	.word	0x0800a609
 800a5dc:	0800a5f7 	.word	0x0800a5f7
 800a5e0:	0800a609 	.word	0x0800a609
 800a5e4:	0800a609 	.word	0x0800a609
 800a5e8:	0800a609 	.word	0x0800a609
 800a5ec:	0800a603 	.word	0x0800a603
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	77fb      	strb	r3, [r7, #31]
 800a5f4:	e117      	b.n	800a826 <UART_SetConfig+0x346>
 800a5f6:	2302      	movs	r3, #2
 800a5f8:	77fb      	strb	r3, [r7, #31]
 800a5fa:	e114      	b.n	800a826 <UART_SetConfig+0x346>
 800a5fc:	2304      	movs	r3, #4
 800a5fe:	77fb      	strb	r3, [r7, #31]
 800a600:	e111      	b.n	800a826 <UART_SetConfig+0x346>
 800a602:	2308      	movs	r3, #8
 800a604:	77fb      	strb	r3, [r7, #31]
 800a606:	e10e      	b.n	800a826 <UART_SetConfig+0x346>
 800a608:	2310      	movs	r3, #16
 800a60a:	77fb      	strb	r3, [r7, #31]
 800a60c:	e10b      	b.n	800a826 <UART_SetConfig+0x346>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a69      	ldr	r2, [pc, #420]	; (800a7b8 <UART_SetConfig+0x2d8>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d120      	bne.n	800a65a <UART_SetConfig+0x17a>
 800a618:	4b65      	ldr	r3, [pc, #404]	; (800a7b0 <UART_SetConfig+0x2d0>)
 800a61a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a61e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a622:	2b30      	cmp	r3, #48	; 0x30
 800a624:	d013      	beq.n	800a64e <UART_SetConfig+0x16e>
 800a626:	2b30      	cmp	r3, #48	; 0x30
 800a628:	d814      	bhi.n	800a654 <UART_SetConfig+0x174>
 800a62a:	2b20      	cmp	r3, #32
 800a62c:	d009      	beq.n	800a642 <UART_SetConfig+0x162>
 800a62e:	2b20      	cmp	r3, #32
 800a630:	d810      	bhi.n	800a654 <UART_SetConfig+0x174>
 800a632:	2b00      	cmp	r3, #0
 800a634:	d002      	beq.n	800a63c <UART_SetConfig+0x15c>
 800a636:	2b10      	cmp	r3, #16
 800a638:	d006      	beq.n	800a648 <UART_SetConfig+0x168>
 800a63a:	e00b      	b.n	800a654 <UART_SetConfig+0x174>
 800a63c:	2300      	movs	r3, #0
 800a63e:	77fb      	strb	r3, [r7, #31]
 800a640:	e0f1      	b.n	800a826 <UART_SetConfig+0x346>
 800a642:	2302      	movs	r3, #2
 800a644:	77fb      	strb	r3, [r7, #31]
 800a646:	e0ee      	b.n	800a826 <UART_SetConfig+0x346>
 800a648:	2304      	movs	r3, #4
 800a64a:	77fb      	strb	r3, [r7, #31]
 800a64c:	e0eb      	b.n	800a826 <UART_SetConfig+0x346>
 800a64e:	2308      	movs	r3, #8
 800a650:	77fb      	strb	r3, [r7, #31]
 800a652:	e0e8      	b.n	800a826 <UART_SetConfig+0x346>
 800a654:	2310      	movs	r3, #16
 800a656:	77fb      	strb	r3, [r7, #31]
 800a658:	e0e5      	b.n	800a826 <UART_SetConfig+0x346>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4a57      	ldr	r2, [pc, #348]	; (800a7bc <UART_SetConfig+0x2dc>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d120      	bne.n	800a6a6 <UART_SetConfig+0x1c6>
 800a664:	4b52      	ldr	r3, [pc, #328]	; (800a7b0 <UART_SetConfig+0x2d0>)
 800a666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a66a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a66e:	2bc0      	cmp	r3, #192	; 0xc0
 800a670:	d013      	beq.n	800a69a <UART_SetConfig+0x1ba>
 800a672:	2bc0      	cmp	r3, #192	; 0xc0
 800a674:	d814      	bhi.n	800a6a0 <UART_SetConfig+0x1c0>
 800a676:	2b80      	cmp	r3, #128	; 0x80
 800a678:	d009      	beq.n	800a68e <UART_SetConfig+0x1ae>
 800a67a:	2b80      	cmp	r3, #128	; 0x80
 800a67c:	d810      	bhi.n	800a6a0 <UART_SetConfig+0x1c0>
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d002      	beq.n	800a688 <UART_SetConfig+0x1a8>
 800a682:	2b40      	cmp	r3, #64	; 0x40
 800a684:	d006      	beq.n	800a694 <UART_SetConfig+0x1b4>
 800a686:	e00b      	b.n	800a6a0 <UART_SetConfig+0x1c0>
 800a688:	2300      	movs	r3, #0
 800a68a:	77fb      	strb	r3, [r7, #31]
 800a68c:	e0cb      	b.n	800a826 <UART_SetConfig+0x346>
 800a68e:	2302      	movs	r3, #2
 800a690:	77fb      	strb	r3, [r7, #31]
 800a692:	e0c8      	b.n	800a826 <UART_SetConfig+0x346>
 800a694:	2304      	movs	r3, #4
 800a696:	77fb      	strb	r3, [r7, #31]
 800a698:	e0c5      	b.n	800a826 <UART_SetConfig+0x346>
 800a69a:	2308      	movs	r3, #8
 800a69c:	77fb      	strb	r3, [r7, #31]
 800a69e:	e0c2      	b.n	800a826 <UART_SetConfig+0x346>
 800a6a0:	2310      	movs	r3, #16
 800a6a2:	77fb      	strb	r3, [r7, #31]
 800a6a4:	e0bf      	b.n	800a826 <UART_SetConfig+0x346>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4a45      	ldr	r2, [pc, #276]	; (800a7c0 <UART_SetConfig+0x2e0>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d125      	bne.n	800a6fc <UART_SetConfig+0x21c>
 800a6b0:	4b3f      	ldr	r3, [pc, #252]	; (800a7b0 <UART_SetConfig+0x2d0>)
 800a6b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a6ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a6be:	d017      	beq.n	800a6f0 <UART_SetConfig+0x210>
 800a6c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a6c4:	d817      	bhi.n	800a6f6 <UART_SetConfig+0x216>
 800a6c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6ca:	d00b      	beq.n	800a6e4 <UART_SetConfig+0x204>
 800a6cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6d0:	d811      	bhi.n	800a6f6 <UART_SetConfig+0x216>
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d003      	beq.n	800a6de <UART_SetConfig+0x1fe>
 800a6d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a6da:	d006      	beq.n	800a6ea <UART_SetConfig+0x20a>
 800a6dc:	e00b      	b.n	800a6f6 <UART_SetConfig+0x216>
 800a6de:	2300      	movs	r3, #0
 800a6e0:	77fb      	strb	r3, [r7, #31]
 800a6e2:	e0a0      	b.n	800a826 <UART_SetConfig+0x346>
 800a6e4:	2302      	movs	r3, #2
 800a6e6:	77fb      	strb	r3, [r7, #31]
 800a6e8:	e09d      	b.n	800a826 <UART_SetConfig+0x346>
 800a6ea:	2304      	movs	r3, #4
 800a6ec:	77fb      	strb	r3, [r7, #31]
 800a6ee:	e09a      	b.n	800a826 <UART_SetConfig+0x346>
 800a6f0:	2308      	movs	r3, #8
 800a6f2:	77fb      	strb	r3, [r7, #31]
 800a6f4:	e097      	b.n	800a826 <UART_SetConfig+0x346>
 800a6f6:	2310      	movs	r3, #16
 800a6f8:	77fb      	strb	r3, [r7, #31]
 800a6fa:	e094      	b.n	800a826 <UART_SetConfig+0x346>
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	4a30      	ldr	r2, [pc, #192]	; (800a7c4 <UART_SetConfig+0x2e4>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d125      	bne.n	800a752 <UART_SetConfig+0x272>
 800a706:	4b2a      	ldr	r3, [pc, #168]	; (800a7b0 <UART_SetConfig+0x2d0>)
 800a708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a70c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a710:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a714:	d017      	beq.n	800a746 <UART_SetConfig+0x266>
 800a716:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a71a:	d817      	bhi.n	800a74c <UART_SetConfig+0x26c>
 800a71c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a720:	d00b      	beq.n	800a73a <UART_SetConfig+0x25a>
 800a722:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a726:	d811      	bhi.n	800a74c <UART_SetConfig+0x26c>
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d003      	beq.n	800a734 <UART_SetConfig+0x254>
 800a72c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a730:	d006      	beq.n	800a740 <UART_SetConfig+0x260>
 800a732:	e00b      	b.n	800a74c <UART_SetConfig+0x26c>
 800a734:	2301      	movs	r3, #1
 800a736:	77fb      	strb	r3, [r7, #31]
 800a738:	e075      	b.n	800a826 <UART_SetConfig+0x346>
 800a73a:	2302      	movs	r3, #2
 800a73c:	77fb      	strb	r3, [r7, #31]
 800a73e:	e072      	b.n	800a826 <UART_SetConfig+0x346>
 800a740:	2304      	movs	r3, #4
 800a742:	77fb      	strb	r3, [r7, #31]
 800a744:	e06f      	b.n	800a826 <UART_SetConfig+0x346>
 800a746:	2308      	movs	r3, #8
 800a748:	77fb      	strb	r3, [r7, #31]
 800a74a:	e06c      	b.n	800a826 <UART_SetConfig+0x346>
 800a74c:	2310      	movs	r3, #16
 800a74e:	77fb      	strb	r3, [r7, #31]
 800a750:	e069      	b.n	800a826 <UART_SetConfig+0x346>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4a1c      	ldr	r2, [pc, #112]	; (800a7c8 <UART_SetConfig+0x2e8>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d137      	bne.n	800a7cc <UART_SetConfig+0x2ec>
 800a75c:	4b14      	ldr	r3, [pc, #80]	; (800a7b0 <UART_SetConfig+0x2d0>)
 800a75e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a762:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a766:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a76a:	d017      	beq.n	800a79c <UART_SetConfig+0x2bc>
 800a76c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a770:	d817      	bhi.n	800a7a2 <UART_SetConfig+0x2c2>
 800a772:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a776:	d00b      	beq.n	800a790 <UART_SetConfig+0x2b0>
 800a778:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a77c:	d811      	bhi.n	800a7a2 <UART_SetConfig+0x2c2>
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d003      	beq.n	800a78a <UART_SetConfig+0x2aa>
 800a782:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a786:	d006      	beq.n	800a796 <UART_SetConfig+0x2b6>
 800a788:	e00b      	b.n	800a7a2 <UART_SetConfig+0x2c2>
 800a78a:	2300      	movs	r3, #0
 800a78c:	77fb      	strb	r3, [r7, #31]
 800a78e:	e04a      	b.n	800a826 <UART_SetConfig+0x346>
 800a790:	2302      	movs	r3, #2
 800a792:	77fb      	strb	r3, [r7, #31]
 800a794:	e047      	b.n	800a826 <UART_SetConfig+0x346>
 800a796:	2304      	movs	r3, #4
 800a798:	77fb      	strb	r3, [r7, #31]
 800a79a:	e044      	b.n	800a826 <UART_SetConfig+0x346>
 800a79c:	2308      	movs	r3, #8
 800a79e:	77fb      	strb	r3, [r7, #31]
 800a7a0:	e041      	b.n	800a826 <UART_SetConfig+0x346>
 800a7a2:	2310      	movs	r3, #16
 800a7a4:	77fb      	strb	r3, [r7, #31]
 800a7a6:	e03e      	b.n	800a826 <UART_SetConfig+0x346>
 800a7a8:	efff69f3 	.word	0xefff69f3
 800a7ac:	40011000 	.word	0x40011000
 800a7b0:	40023800 	.word	0x40023800
 800a7b4:	40004400 	.word	0x40004400
 800a7b8:	40004800 	.word	0x40004800
 800a7bc:	40004c00 	.word	0x40004c00
 800a7c0:	40005000 	.word	0x40005000
 800a7c4:	40011400 	.word	0x40011400
 800a7c8:	40007800 	.word	0x40007800
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a71      	ldr	r2, [pc, #452]	; (800a998 <UART_SetConfig+0x4b8>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d125      	bne.n	800a822 <UART_SetConfig+0x342>
 800a7d6:	4b71      	ldr	r3, [pc, #452]	; (800a99c <UART_SetConfig+0x4bc>)
 800a7d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a7e0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a7e4:	d017      	beq.n	800a816 <UART_SetConfig+0x336>
 800a7e6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a7ea:	d817      	bhi.n	800a81c <UART_SetConfig+0x33c>
 800a7ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7f0:	d00b      	beq.n	800a80a <UART_SetConfig+0x32a>
 800a7f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7f6:	d811      	bhi.n	800a81c <UART_SetConfig+0x33c>
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d003      	beq.n	800a804 <UART_SetConfig+0x324>
 800a7fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a800:	d006      	beq.n	800a810 <UART_SetConfig+0x330>
 800a802:	e00b      	b.n	800a81c <UART_SetConfig+0x33c>
 800a804:	2300      	movs	r3, #0
 800a806:	77fb      	strb	r3, [r7, #31]
 800a808:	e00d      	b.n	800a826 <UART_SetConfig+0x346>
 800a80a:	2302      	movs	r3, #2
 800a80c:	77fb      	strb	r3, [r7, #31]
 800a80e:	e00a      	b.n	800a826 <UART_SetConfig+0x346>
 800a810:	2304      	movs	r3, #4
 800a812:	77fb      	strb	r3, [r7, #31]
 800a814:	e007      	b.n	800a826 <UART_SetConfig+0x346>
 800a816:	2308      	movs	r3, #8
 800a818:	77fb      	strb	r3, [r7, #31]
 800a81a:	e004      	b.n	800a826 <UART_SetConfig+0x346>
 800a81c:	2310      	movs	r3, #16
 800a81e:	77fb      	strb	r3, [r7, #31]
 800a820:	e001      	b.n	800a826 <UART_SetConfig+0x346>
 800a822:	2310      	movs	r3, #16
 800a824:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	69db      	ldr	r3, [r3, #28]
 800a82a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a82e:	d15a      	bne.n	800a8e6 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800a830:	7ffb      	ldrb	r3, [r7, #31]
 800a832:	2b08      	cmp	r3, #8
 800a834:	d827      	bhi.n	800a886 <UART_SetConfig+0x3a6>
 800a836:	a201      	add	r2, pc, #4	; (adr r2, 800a83c <UART_SetConfig+0x35c>)
 800a838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a83c:	0800a861 	.word	0x0800a861
 800a840:	0800a869 	.word	0x0800a869
 800a844:	0800a871 	.word	0x0800a871
 800a848:	0800a887 	.word	0x0800a887
 800a84c:	0800a877 	.word	0x0800a877
 800a850:	0800a887 	.word	0x0800a887
 800a854:	0800a887 	.word	0x0800a887
 800a858:	0800a887 	.word	0x0800a887
 800a85c:	0800a87f 	.word	0x0800a87f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a860:	f7fd fce0 	bl	8008224 <HAL_RCC_GetPCLK1Freq>
 800a864:	61b8      	str	r0, [r7, #24]
        break;
 800a866:	e013      	b.n	800a890 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a868:	f7fd fcf0 	bl	800824c <HAL_RCC_GetPCLK2Freq>
 800a86c:	61b8      	str	r0, [r7, #24]
        break;
 800a86e:	e00f      	b.n	800a890 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a870:	4b4b      	ldr	r3, [pc, #300]	; (800a9a0 <UART_SetConfig+0x4c0>)
 800a872:	61bb      	str	r3, [r7, #24]
        break;
 800a874:	e00c      	b.n	800a890 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a876:	f7fd fc13 	bl	80080a0 <HAL_RCC_GetSysClockFreq>
 800a87a:	61b8      	str	r0, [r7, #24]
        break;
 800a87c:	e008      	b.n	800a890 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a87e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a882:	61bb      	str	r3, [r7, #24]
        break;
 800a884:	e004      	b.n	800a890 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800a886:	2300      	movs	r3, #0
 800a888:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a88a:	2301      	movs	r3, #1
 800a88c:	77bb      	strb	r3, [r7, #30]
        break;
 800a88e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a890:	69bb      	ldr	r3, [r7, #24]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d074      	beq.n	800a980 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a896:	69bb      	ldr	r3, [r7, #24]
 800a898:	005a      	lsls	r2, r3, #1
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	085b      	lsrs	r3, r3, #1
 800a8a0:	441a      	add	r2, r3
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	685b      	ldr	r3, [r3, #4]
 800a8a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8aa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a8ac:	693b      	ldr	r3, [r7, #16]
 800a8ae:	2b0f      	cmp	r3, #15
 800a8b0:	d916      	bls.n	800a8e0 <UART_SetConfig+0x400>
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8b8:	d212      	bcs.n	800a8e0 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	f023 030f 	bic.w	r3, r3, #15
 800a8c2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	085b      	lsrs	r3, r3, #1
 800a8c8:	b29b      	uxth	r3, r3
 800a8ca:	f003 0307 	and.w	r3, r3, #7
 800a8ce:	b29a      	uxth	r2, r3
 800a8d0:	89fb      	ldrh	r3, [r7, #14]
 800a8d2:	4313      	orrs	r3, r2
 800a8d4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	89fa      	ldrh	r2, [r7, #14]
 800a8dc:	60da      	str	r2, [r3, #12]
 800a8de:	e04f      	b.n	800a980 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	77bb      	strb	r3, [r7, #30]
 800a8e4:	e04c      	b.n	800a980 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a8e6:	7ffb      	ldrb	r3, [r7, #31]
 800a8e8:	2b08      	cmp	r3, #8
 800a8ea:	d828      	bhi.n	800a93e <UART_SetConfig+0x45e>
 800a8ec:	a201      	add	r2, pc, #4	; (adr r2, 800a8f4 <UART_SetConfig+0x414>)
 800a8ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8f2:	bf00      	nop
 800a8f4:	0800a919 	.word	0x0800a919
 800a8f8:	0800a921 	.word	0x0800a921
 800a8fc:	0800a929 	.word	0x0800a929
 800a900:	0800a93f 	.word	0x0800a93f
 800a904:	0800a92f 	.word	0x0800a92f
 800a908:	0800a93f 	.word	0x0800a93f
 800a90c:	0800a93f 	.word	0x0800a93f
 800a910:	0800a93f 	.word	0x0800a93f
 800a914:	0800a937 	.word	0x0800a937
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a918:	f7fd fc84 	bl	8008224 <HAL_RCC_GetPCLK1Freq>
 800a91c:	61b8      	str	r0, [r7, #24]
        break;
 800a91e:	e013      	b.n	800a948 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a920:	f7fd fc94 	bl	800824c <HAL_RCC_GetPCLK2Freq>
 800a924:	61b8      	str	r0, [r7, #24]
        break;
 800a926:	e00f      	b.n	800a948 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a928:	4b1d      	ldr	r3, [pc, #116]	; (800a9a0 <UART_SetConfig+0x4c0>)
 800a92a:	61bb      	str	r3, [r7, #24]
        break;
 800a92c:	e00c      	b.n	800a948 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a92e:	f7fd fbb7 	bl	80080a0 <HAL_RCC_GetSysClockFreq>
 800a932:	61b8      	str	r0, [r7, #24]
        break;
 800a934:	e008      	b.n	800a948 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a936:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a93a:	61bb      	str	r3, [r7, #24]
        break;
 800a93c:	e004      	b.n	800a948 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800a93e:	2300      	movs	r3, #0
 800a940:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a942:	2301      	movs	r3, #1
 800a944:	77bb      	strb	r3, [r7, #30]
        break;
 800a946:	bf00      	nop
    }

    if (pclk != 0U)
 800a948:	69bb      	ldr	r3, [r7, #24]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d018      	beq.n	800a980 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	685b      	ldr	r3, [r3, #4]
 800a952:	085a      	lsrs	r2, r3, #1
 800a954:	69bb      	ldr	r3, [r7, #24]
 800a956:	441a      	add	r2, r3
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a960:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	2b0f      	cmp	r3, #15
 800a966:	d909      	bls.n	800a97c <UART_SetConfig+0x49c>
 800a968:	693b      	ldr	r3, [r7, #16]
 800a96a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a96e:	d205      	bcs.n	800a97c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	b29a      	uxth	r2, r3
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	60da      	str	r2, [r3, #12]
 800a97a:	e001      	b.n	800a980 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800a97c:	2301      	movs	r3, #1
 800a97e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2200      	movs	r2, #0
 800a984:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2200      	movs	r2, #0
 800a98a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a98c:	7fbb      	ldrb	r3, [r7, #30]
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3720      	adds	r7, #32
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}
 800a996:	bf00      	nop
 800a998:	40007c00 	.word	0x40007c00
 800a99c:	40023800 	.word	0x40023800
 800a9a0:	00f42400 	.word	0x00f42400

0800a9a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b083      	sub	sp, #12
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9b0:	f003 0301 	and.w	r3, r3, #1
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d00a      	beq.n	800a9ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	685b      	ldr	r3, [r3, #4]
 800a9be:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	430a      	orrs	r2, r1
 800a9cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9d2:	f003 0302 	and.w	r3, r3, #2
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d00a      	beq.n	800a9f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	685b      	ldr	r3, [r3, #4]
 800a9e0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	430a      	orrs	r2, r1
 800a9ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9f4:	f003 0304 	and.w	r3, r3, #4
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d00a      	beq.n	800aa12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	430a      	orrs	r2, r1
 800aa10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa16:	f003 0308 	and.w	r3, r3, #8
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d00a      	beq.n	800aa34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	430a      	orrs	r2, r1
 800aa32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa38:	f003 0310 	and.w	r3, r3, #16
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d00a      	beq.n	800aa56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	689b      	ldr	r3, [r3, #8]
 800aa46:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	430a      	orrs	r2, r1
 800aa54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa5a:	f003 0320 	and.w	r3, r3, #32
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d00a      	beq.n	800aa78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	689b      	ldr	r3, [r3, #8]
 800aa68:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	430a      	orrs	r2, r1
 800aa76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d01a      	beq.n	800aaba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	685b      	ldr	r3, [r3, #4]
 800aa8a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	430a      	orrs	r2, r1
 800aa98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aaa2:	d10a      	bne.n	800aaba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	685b      	ldr	r3, [r3, #4]
 800aaaa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	430a      	orrs	r2, r1
 800aab8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aabe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d00a      	beq.n	800aadc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	685b      	ldr	r3, [r3, #4]
 800aacc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	430a      	orrs	r2, r1
 800aada:	605a      	str	r2, [r3, #4]
  }
}
 800aadc:	bf00      	nop
 800aade:	370c      	adds	r7, #12
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr

0800aae8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b086      	sub	sp, #24
 800aaec:	af02      	add	r7, sp, #8
 800aaee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aaf8:	f7f9 feec 	bl	80048d4 <HAL_GetTick>
 800aafc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f003 0308 	and.w	r3, r3, #8
 800ab08:	2b08      	cmp	r3, #8
 800ab0a:	d10e      	bne.n	800ab2a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ab10:	9300      	str	r3, [sp, #0]
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	2200      	movs	r2, #0
 800ab16:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f000 f817 	bl	800ab4e <UART_WaitOnFlagUntilTimeout>
 800ab20:	4603      	mov	r3, r0
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d001      	beq.n	800ab2a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab26:	2303      	movs	r3, #3
 800ab28:	e00d      	b.n	800ab46 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2220      	movs	r2, #32
 800ab2e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2220      	movs	r2, #32
 800ab34:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800ab44:	2300      	movs	r3, #0
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3710      	adds	r7, #16
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}

0800ab4e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ab4e:	b580      	push	{r7, lr}
 800ab50:	b09c      	sub	sp, #112	; 0x70
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	60f8      	str	r0, [r7, #12]
 800ab56:	60b9      	str	r1, [r7, #8]
 800ab58:	603b      	str	r3, [r7, #0]
 800ab5a:	4613      	mov	r3, r2
 800ab5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab5e:	e0a5      	b.n	800acac <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab66:	f000 80a1 	beq.w	800acac <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab6a:	f7f9 feb3 	bl	80048d4 <HAL_GetTick>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	1ad3      	subs	r3, r2, r3
 800ab74:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d302      	bcc.n	800ab80 <UART_WaitOnFlagUntilTimeout+0x32>
 800ab7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d13e      	bne.n	800abfe <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab88:	e853 3f00 	ldrex	r3, [r3]
 800ab8c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ab8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab90:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ab94:	667b      	str	r3, [r7, #100]	; 0x64
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	461a      	mov	r2, r3
 800ab9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab9e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aba0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aba2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aba4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aba6:	e841 2300 	strex	r3, r2, [r1]
 800abaa:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800abac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d1e6      	bne.n	800ab80 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	3308      	adds	r3, #8
 800abb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abbc:	e853 3f00 	ldrex	r3, [r3]
 800abc0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800abc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abc4:	f023 0301 	bic.w	r3, r3, #1
 800abc8:	663b      	str	r3, [r7, #96]	; 0x60
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	3308      	adds	r3, #8
 800abd0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800abd2:	64ba      	str	r2, [r7, #72]	; 0x48
 800abd4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800abd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800abda:	e841 2300 	strex	r3, r2, [r1]
 800abde:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800abe0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d1e5      	bne.n	800abb2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	2220      	movs	r2, #32
 800abea:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2220      	movs	r2, #32
 800abf0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2200      	movs	r2, #0
 800abf6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800abfa:	2303      	movs	r3, #3
 800abfc:	e067      	b.n	800acce <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f003 0304 	and.w	r3, r3, #4
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d04f      	beq.n	800acac <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	69db      	ldr	r3, [r3, #28]
 800ac12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac1a:	d147      	bne.n	800acac <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac24:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac2e:	e853 3f00 	ldrex	r3, [r3]
 800ac32:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ac34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac36:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ac3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	461a      	mov	r2, r3
 800ac42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac44:	637b      	str	r3, [r7, #52]	; 0x34
 800ac46:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ac4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac4c:	e841 2300 	strex	r3, r2, [r1]
 800ac50:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ac52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d1e6      	bne.n	800ac26 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	3308      	adds	r3, #8
 800ac5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac60:	697b      	ldr	r3, [r7, #20]
 800ac62:	e853 3f00 	ldrex	r3, [r3]
 800ac66:	613b      	str	r3, [r7, #16]
   return(result);
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	f023 0301 	bic.w	r3, r3, #1
 800ac6e:	66bb      	str	r3, [r7, #104]	; 0x68
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	3308      	adds	r3, #8
 800ac76:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ac78:	623a      	str	r2, [r7, #32]
 800ac7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac7c:	69f9      	ldr	r1, [r7, #28]
 800ac7e:	6a3a      	ldr	r2, [r7, #32]
 800ac80:	e841 2300 	strex	r3, r2, [r1]
 800ac84:	61bb      	str	r3, [r7, #24]
   return(result);
 800ac86:	69bb      	ldr	r3, [r7, #24]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d1e5      	bne.n	800ac58 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2220      	movs	r2, #32
 800ac90:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2220      	movs	r2, #32
 800ac96:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	2220      	movs	r2, #32
 800ac9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	2200      	movs	r2, #0
 800aca4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800aca8:	2303      	movs	r3, #3
 800acaa:	e010      	b.n	800acce <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	69da      	ldr	r2, [r3, #28]
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	4013      	ands	r3, r2
 800acb6:	68ba      	ldr	r2, [r7, #8]
 800acb8:	429a      	cmp	r2, r3
 800acba:	bf0c      	ite	eq
 800acbc:	2301      	moveq	r3, #1
 800acbe:	2300      	movne	r3, #0
 800acc0:	b2db      	uxtb	r3, r3
 800acc2:	461a      	mov	r2, r3
 800acc4:	79fb      	ldrb	r3, [r7, #7]
 800acc6:	429a      	cmp	r2, r3
 800acc8:	f43f af4a 	beq.w	800ab60 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800accc:	2300      	movs	r3, #0
}
 800acce:	4618      	mov	r0, r3
 800acd0:	3770      	adds	r7, #112	; 0x70
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}

0800acd6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800acd6:	b480      	push	{r7}
 800acd8:	b095      	sub	sp, #84	; 0x54
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ace6:	e853 3f00 	ldrex	r3, [r3]
 800acea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800acec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800acf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	461a      	mov	r2, r3
 800acfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800acfc:	643b      	str	r3, [r7, #64]	; 0x40
 800acfe:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad00:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ad02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ad04:	e841 2300 	strex	r3, r2, [r1]
 800ad08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ad0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d1e6      	bne.n	800acde <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	3308      	adds	r3, #8
 800ad16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad18:	6a3b      	ldr	r3, [r7, #32]
 800ad1a:	e853 3f00 	ldrex	r3, [r3]
 800ad1e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad20:	69fb      	ldr	r3, [r7, #28]
 800ad22:	f023 0301 	bic.w	r3, r3, #1
 800ad26:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	3308      	adds	r3, #8
 800ad2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad30:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ad32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad38:	e841 2300 	strex	r3, r2, [r1]
 800ad3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ad3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d1e5      	bne.n	800ad10 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d118      	bne.n	800ad7e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	e853 3f00 	ldrex	r3, [r3]
 800ad58:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	f023 0310 	bic.w	r3, r3, #16
 800ad60:	647b      	str	r3, [r7, #68]	; 0x44
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	461a      	mov	r2, r3
 800ad68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad6a:	61bb      	str	r3, [r7, #24]
 800ad6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad6e:	6979      	ldr	r1, [r7, #20]
 800ad70:	69ba      	ldr	r2, [r7, #24]
 800ad72:	e841 2300 	strex	r3, r2, [r1]
 800ad76:	613b      	str	r3, [r7, #16]
   return(result);
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d1e6      	bne.n	800ad4c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2220      	movs	r2, #32
 800ad82:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2200      	movs	r2, #0
 800ad88:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	665a      	str	r2, [r3, #100]	; 0x64
}
 800ad90:	bf00      	nop
 800ad92:	3754      	adds	r7, #84	; 0x54
 800ad94:	46bd      	mov	sp, r7
 800ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9a:	4770      	bx	lr

0800ad9c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ada8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	2200      	movs	r2, #0
 800adae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	2200      	movs	r2, #0
 800adb6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800adba:	68f8      	ldr	r0, [r7, #12]
 800adbc:	f7ff fb7a 	bl	800a4b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adc0:	bf00      	nop
 800adc2:	3710      	adds	r7, #16
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}

0800adc8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b088      	sub	sp, #32
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	e853 3f00 	ldrex	r3, [r3]
 800addc:	60bb      	str	r3, [r7, #8]
   return(result);
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ade4:	61fb      	str	r3, [r7, #28]
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	461a      	mov	r2, r3
 800adec:	69fb      	ldr	r3, [r7, #28]
 800adee:	61bb      	str	r3, [r7, #24]
 800adf0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf2:	6979      	ldr	r1, [r7, #20]
 800adf4:	69ba      	ldr	r2, [r7, #24]
 800adf6:	e841 2300 	strex	r3, r2, [r1]
 800adfa:	613b      	str	r3, [r7, #16]
   return(result);
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1e6      	bne.n	800add0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2220      	movs	r2, #32
 800ae06:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f7ff fb46 	bl	800a4a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae14:	bf00      	nop
 800ae16:	3720      	adds	r7, #32
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}

0800ae1c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b083      	sub	sp, #12
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d121      	bne.n	800ae72 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681a      	ldr	r2, [r3, #0]
 800ae32:	4b27      	ldr	r3, [pc, #156]	; (800aed0 <FMC_SDRAM_Init+0xb4>)
 800ae34:	4013      	ands	r3, r2
 800ae36:	683a      	ldr	r2, [r7, #0]
 800ae38:	6851      	ldr	r1, [r2, #4]
 800ae3a:	683a      	ldr	r2, [r7, #0]
 800ae3c:	6892      	ldr	r2, [r2, #8]
 800ae3e:	4311      	orrs	r1, r2
 800ae40:	683a      	ldr	r2, [r7, #0]
 800ae42:	68d2      	ldr	r2, [r2, #12]
 800ae44:	4311      	orrs	r1, r2
 800ae46:	683a      	ldr	r2, [r7, #0]
 800ae48:	6912      	ldr	r2, [r2, #16]
 800ae4a:	4311      	orrs	r1, r2
 800ae4c:	683a      	ldr	r2, [r7, #0]
 800ae4e:	6952      	ldr	r2, [r2, #20]
 800ae50:	4311      	orrs	r1, r2
 800ae52:	683a      	ldr	r2, [r7, #0]
 800ae54:	6992      	ldr	r2, [r2, #24]
 800ae56:	4311      	orrs	r1, r2
 800ae58:	683a      	ldr	r2, [r7, #0]
 800ae5a:	69d2      	ldr	r2, [r2, #28]
 800ae5c:	4311      	orrs	r1, r2
 800ae5e:	683a      	ldr	r2, [r7, #0]
 800ae60:	6a12      	ldr	r2, [r2, #32]
 800ae62:	4311      	orrs	r1, r2
 800ae64:	683a      	ldr	r2, [r7, #0]
 800ae66:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ae68:	430a      	orrs	r2, r1
 800ae6a:	431a      	orrs	r2, r3
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	601a      	str	r2, [r3, #0]
 800ae70:	e026      	b.n	800aec0 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	69d9      	ldr	r1, [r3, #28]
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	6a1b      	ldr	r3, [r3, #32]
 800ae82:	4319      	orrs	r1, r3
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae88:	430b      	orrs	r3, r1
 800ae8a:	431a      	orrs	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	685a      	ldr	r2, [r3, #4]
 800ae94:	4b0e      	ldr	r3, [pc, #56]	; (800aed0 <FMC_SDRAM_Init+0xb4>)
 800ae96:	4013      	ands	r3, r2
 800ae98:	683a      	ldr	r2, [r7, #0]
 800ae9a:	6851      	ldr	r1, [r2, #4]
 800ae9c:	683a      	ldr	r2, [r7, #0]
 800ae9e:	6892      	ldr	r2, [r2, #8]
 800aea0:	4311      	orrs	r1, r2
 800aea2:	683a      	ldr	r2, [r7, #0]
 800aea4:	68d2      	ldr	r2, [r2, #12]
 800aea6:	4311      	orrs	r1, r2
 800aea8:	683a      	ldr	r2, [r7, #0]
 800aeaa:	6912      	ldr	r2, [r2, #16]
 800aeac:	4311      	orrs	r1, r2
 800aeae:	683a      	ldr	r2, [r7, #0]
 800aeb0:	6952      	ldr	r2, [r2, #20]
 800aeb2:	4311      	orrs	r1, r2
 800aeb4:	683a      	ldr	r2, [r7, #0]
 800aeb6:	6992      	ldr	r2, [r2, #24]
 800aeb8:	430a      	orrs	r2, r1
 800aeba:	431a      	orrs	r2, r3
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800aec0:	2300      	movs	r3, #0
}
 800aec2:	4618      	mov	r0, r3
 800aec4:	370c      	adds	r7, #12
 800aec6:	46bd      	mov	sp, r7
 800aec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aecc:	4770      	bx	lr
 800aece:	bf00      	nop
 800aed0:	ffff8000 	.word	0xffff8000

0800aed4 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b085      	sub	sp, #20
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	60f8      	str	r0, [r7, #12]
 800aedc:	60b9      	str	r1, [r7, #8]
 800aede:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d128      	bne.n	800af38 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	689b      	ldr	r3, [r3, #8]
 800aeea:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	1e59      	subs	r1, r3, #1
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	685b      	ldr	r3, [r3, #4]
 800aef8:	3b01      	subs	r3, #1
 800aefa:	011b      	lsls	r3, r3, #4
 800aefc:	4319      	orrs	r1, r3
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	3b01      	subs	r3, #1
 800af04:	021b      	lsls	r3, r3, #8
 800af06:	4319      	orrs	r1, r3
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	3b01      	subs	r3, #1
 800af0e:	031b      	lsls	r3, r3, #12
 800af10:	4319      	orrs	r1, r3
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	691b      	ldr	r3, [r3, #16]
 800af16:	3b01      	subs	r3, #1
 800af18:	041b      	lsls	r3, r3, #16
 800af1a:	4319      	orrs	r1, r3
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	695b      	ldr	r3, [r3, #20]
 800af20:	3b01      	subs	r3, #1
 800af22:	051b      	lsls	r3, r3, #20
 800af24:	4319      	orrs	r1, r3
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	699b      	ldr	r3, [r3, #24]
 800af2a:	3b01      	subs	r3, #1
 800af2c:	061b      	lsls	r3, r3, #24
 800af2e:	430b      	orrs	r3, r1
 800af30:	431a      	orrs	r2, r3
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	609a      	str	r2, [r3, #8]
 800af36:	e02d      	b.n	800af94 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	689a      	ldr	r2, [r3, #8]
 800af3c:	4b19      	ldr	r3, [pc, #100]	; (800afa4 <FMC_SDRAM_Timing_Init+0xd0>)
 800af3e:	4013      	ands	r3, r2
 800af40:	68ba      	ldr	r2, [r7, #8]
 800af42:	68d2      	ldr	r2, [r2, #12]
 800af44:	3a01      	subs	r2, #1
 800af46:	0311      	lsls	r1, r2, #12
 800af48:	68ba      	ldr	r2, [r7, #8]
 800af4a:	6952      	ldr	r2, [r2, #20]
 800af4c:	3a01      	subs	r2, #1
 800af4e:	0512      	lsls	r2, r2, #20
 800af50:	430a      	orrs	r2, r1
 800af52:	431a      	orrs	r2, r3
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800af60:	68bb      	ldr	r3, [r7, #8]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	1e59      	subs	r1, r3, #1
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	685b      	ldr	r3, [r3, #4]
 800af6a:	3b01      	subs	r3, #1
 800af6c:	011b      	lsls	r3, r3, #4
 800af6e:	4319      	orrs	r1, r3
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	689b      	ldr	r3, [r3, #8]
 800af74:	3b01      	subs	r3, #1
 800af76:	021b      	lsls	r3, r3, #8
 800af78:	4319      	orrs	r1, r3
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	691b      	ldr	r3, [r3, #16]
 800af7e:	3b01      	subs	r3, #1
 800af80:	041b      	lsls	r3, r3, #16
 800af82:	4319      	orrs	r1, r3
 800af84:	68bb      	ldr	r3, [r7, #8]
 800af86:	699b      	ldr	r3, [r3, #24]
 800af88:	3b01      	subs	r3, #1
 800af8a:	061b      	lsls	r3, r3, #24
 800af8c:	430b      	orrs	r3, r1
 800af8e:	431a      	orrs	r2, r3
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	3714      	adds	r7, #20
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	ff0f0fff 	.word	0xff0f0fff

0800afa8 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b085      	sub	sp, #20
 800afac:	af00      	add	r7, sp, #0
 800afae:	60f8      	str	r0, [r7, #12]
 800afb0:	60b9      	str	r1, [r7, #8]
 800afb2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	691a      	ldr	r2, [r3, #16]
 800afb8:	4b0c      	ldr	r3, [pc, #48]	; (800afec <FMC_SDRAM_SendCommand+0x44>)
 800afba:	4013      	ands	r3, r2
 800afbc:	68ba      	ldr	r2, [r7, #8]
 800afbe:	6811      	ldr	r1, [r2, #0]
 800afc0:	68ba      	ldr	r2, [r7, #8]
 800afc2:	6852      	ldr	r2, [r2, #4]
 800afc4:	4311      	orrs	r1, r2
 800afc6:	68ba      	ldr	r2, [r7, #8]
 800afc8:	6892      	ldr	r2, [r2, #8]
 800afca:	3a01      	subs	r2, #1
 800afcc:	0152      	lsls	r2, r2, #5
 800afce:	4311      	orrs	r1, r2
 800afd0:	68ba      	ldr	r2, [r7, #8]
 800afd2:	68d2      	ldr	r2, [r2, #12]
 800afd4:	0252      	lsls	r2, r2, #9
 800afd6:	430a      	orrs	r2, r1
 800afd8:	431a      	orrs	r2, r3
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800afde:	2300      	movs	r3, #0
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3714      	adds	r7, #20
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr
 800afec:	ffc00000 	.word	0xffc00000

0800aff0 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800aff0:	b480      	push	{r7}
 800aff2:	b083      	sub	sp, #12
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
 800aff8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	695a      	ldr	r2, [r3, #20]
 800affe:	4b07      	ldr	r3, [pc, #28]	; (800b01c <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800b000:	4013      	ands	r3, r2
 800b002:	683a      	ldr	r2, [r7, #0]
 800b004:	0052      	lsls	r2, r2, #1
 800b006:	431a      	orrs	r2, r3
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800b00c:	2300      	movs	r3, #0
}
 800b00e:	4618      	mov	r0, r3
 800b010:	370c      	adds	r7, #12
 800b012:	46bd      	mov	sp, r7
 800b014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b018:	4770      	bx	lr
 800b01a:	bf00      	nop
 800b01c:	ffffc001 	.word	0xffffc001

0800b020 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b020:	b480      	push	{r7}
 800b022:	b085      	sub	sp, #20
 800b024:	af00      	add	r7, sp, #0
 800b026:	4603      	mov	r3, r0
 800b028:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b02a:	2300      	movs	r3, #0
 800b02c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b02e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b032:	2b84      	cmp	r3, #132	; 0x84
 800b034:	d005      	beq.n	800b042 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b036:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	4413      	add	r3, r2
 800b03e:	3303      	adds	r3, #3
 800b040:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b042:	68fb      	ldr	r3, [r7, #12]
}
 800b044:	4618      	mov	r0, r3
 800b046:	3714      	adds	r7, #20
 800b048:	46bd      	mov	sp, r7
 800b04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04e:	4770      	bx	lr

0800b050 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b054:	f001 fa26 	bl	800c4a4 <vTaskStartScheduler>
  
  return osOK;
 800b058:	2300      	movs	r3, #0
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b05e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b060:	b089      	sub	sp, #36	; 0x24
 800b062:	af04      	add	r7, sp, #16
 800b064:	6078      	str	r0, [r7, #4]
 800b066:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	695b      	ldr	r3, [r3, #20]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d020      	beq.n	800b0b2 <osThreadCreate+0x54>
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	699b      	ldr	r3, [r3, #24]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d01c      	beq.n	800b0b2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	685c      	ldr	r4, [r3, #4]
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681d      	ldr	r5, [r3, #0]
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	691e      	ldr	r6, [r3, #16]
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7ff ffc8 	bl	800b020 <makeFreeRtosPriority>
 800b090:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	695b      	ldr	r3, [r3, #20]
 800b096:	687a      	ldr	r2, [r7, #4]
 800b098:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b09a:	9202      	str	r2, [sp, #8]
 800b09c:	9301      	str	r3, [sp, #4]
 800b09e:	9100      	str	r1, [sp, #0]
 800b0a0:	683b      	ldr	r3, [r7, #0]
 800b0a2:	4632      	mov	r2, r6
 800b0a4:	4629      	mov	r1, r5
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f000 fefe 	bl	800bea8 <xTaskCreateStatic>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	60fb      	str	r3, [r7, #12]
 800b0b0:	e01c      	b.n	800b0ec <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	685c      	ldr	r4, [r3, #4]
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b0be:	b29e      	uxth	r6, r3
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f7ff ffaa 	bl	800b020 <makeFreeRtosPriority>
 800b0cc:	4602      	mov	r2, r0
 800b0ce:	f107 030c 	add.w	r3, r7, #12
 800b0d2:	9301      	str	r3, [sp, #4]
 800b0d4:	9200      	str	r2, [sp, #0]
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	4632      	mov	r2, r6
 800b0da:	4629      	mov	r1, r5
 800b0dc:	4620      	mov	r0, r4
 800b0de:	f000 ff46 	bl	800bf6e <xTaskCreate>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	2b01      	cmp	r3, #1
 800b0e6:	d001      	beq.n	800b0ec <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	e000      	b.n	800b0ee <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3714      	adds	r7, #20
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b0f6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b0f6:	b580      	push	{r7, lr}
 800b0f8:	b084      	sub	sp, #16
 800b0fa:	af00      	add	r7, sp, #0
 800b0fc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d001      	beq.n	800b10c <osDelay+0x16>
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	e000      	b.n	800b10e <osDelay+0x18>
 800b10c:	2301      	movs	r3, #1
 800b10e:	4618      	mov	r0, r3
 800b110:	f001 f992 	bl	800c438 <vTaskDelay>
  
  return osOK;
 800b114:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b116:	4618      	mov	r0, r3
 800b118:	3710      	adds	r7, #16
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}

0800b11e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b11e:	b590      	push	{r4, r7, lr}
 800b120:	b085      	sub	sp, #20
 800b122:	af02      	add	r7, sp, #8
 800b124:	6078      	str	r0, [r7, #4]
 800b126:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	689b      	ldr	r3, [r3, #8]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d011      	beq.n	800b154 <osMessageCreate+0x36>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	68db      	ldr	r3, [r3, #12]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d00d      	beq.n	800b154 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6818      	ldr	r0, [r3, #0]
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	6859      	ldr	r1, [r3, #4]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	689a      	ldr	r2, [r3, #8]
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	68db      	ldr	r3, [r3, #12]
 800b148:	2400      	movs	r4, #0
 800b14a:	9400      	str	r4, [sp, #0]
 800b14c:	f000 f92e 	bl	800b3ac <xQueueGenericCreateStatic>
 800b150:	4603      	mov	r3, r0
 800b152:	e008      	b.n	800b166 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6818      	ldr	r0, [r3, #0]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	685b      	ldr	r3, [r3, #4]
 800b15c:	2200      	movs	r2, #0
 800b15e:	4619      	mov	r1, r3
 800b160:	f000 f9a6 	bl	800b4b0 <xQueueGenericCreate>
 800b164:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b166:	4618      	mov	r0, r3
 800b168:	370c      	adds	r7, #12
 800b16a:	46bd      	mov	sp, r7
 800b16c:	bd90      	pop	{r4, r7, pc}

0800b16e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b16e:	b480      	push	{r7}
 800b170:	b083      	sub	sp, #12
 800b172:	af00      	add	r7, sp, #0
 800b174:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f103 0208 	add.w	r2, r3, #8
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f04f 32ff 	mov.w	r2, #4294967295
 800b186:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	f103 0208 	add.w	r2, r3, #8
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f103 0208 	add.w	r2, r3, #8
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2200      	movs	r2, #0
 800b1a0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b1a2:	bf00      	nop
 800b1a4:	370c      	adds	r7, #12
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ac:	4770      	bx	lr

0800b1ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b1ae:	b480      	push	{r7}
 800b1b0:	b083      	sub	sp, #12
 800b1b2:	af00      	add	r7, sp, #0
 800b1b4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b1bc:	bf00      	nop
 800b1be:	370c      	adds	r7, #12
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c6:	4770      	bx	lr

0800b1c8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b085      	sub	sp, #20
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	685b      	ldr	r3, [r3, #4]
 800b1d6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	68fa      	ldr	r2, [r7, #12]
 800b1dc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	689a      	ldr	r2, [r3, #8]
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	689b      	ldr	r3, [r3, #8]
 800b1ea:	683a      	ldr	r2, [r7, #0]
 800b1ec:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	683a      	ldr	r2, [r7, #0]
 800b1f2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	687a      	ldr	r2, [r7, #4]
 800b1f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	1c5a      	adds	r2, r3, #1
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	601a      	str	r2, [r3, #0]
}
 800b204:	bf00      	nop
 800b206:	3714      	adds	r7, #20
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr

0800b210 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b210:	b480      	push	{r7}
 800b212:	b085      	sub	sp, #20
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
 800b218:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b226:	d103      	bne.n	800b230 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	691b      	ldr	r3, [r3, #16]
 800b22c:	60fb      	str	r3, [r7, #12]
 800b22e:	e00c      	b.n	800b24a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	3308      	adds	r3, #8
 800b234:	60fb      	str	r3, [r7, #12]
 800b236:	e002      	b.n	800b23e <vListInsert+0x2e>
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	60fb      	str	r3, [r7, #12]
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	68ba      	ldr	r2, [r7, #8]
 800b246:	429a      	cmp	r2, r3
 800b248:	d2f6      	bcs.n	800b238 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	685a      	ldr	r2, [r3, #4]
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	683a      	ldr	r2, [r7, #0]
 800b258:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	68fa      	ldr	r2, [r7, #12]
 800b25e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	683a      	ldr	r2, [r7, #0]
 800b264:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	687a      	ldr	r2, [r7, #4]
 800b26a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	1c5a      	adds	r2, r3, #1
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	601a      	str	r2, [r3, #0]
}
 800b276:	bf00      	nop
 800b278:	3714      	adds	r7, #20
 800b27a:	46bd      	mov	sp, r7
 800b27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b280:	4770      	bx	lr

0800b282 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b282:	b480      	push	{r7}
 800b284:	b085      	sub	sp, #20
 800b286:	af00      	add	r7, sp, #0
 800b288:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	691b      	ldr	r3, [r3, #16]
 800b28e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	685b      	ldr	r3, [r3, #4]
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	6892      	ldr	r2, [r2, #8]
 800b298:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	689b      	ldr	r3, [r3, #8]
 800b29e:	687a      	ldr	r2, [r7, #4]
 800b2a0:	6852      	ldr	r2, [r2, #4]
 800b2a2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	429a      	cmp	r2, r3
 800b2ac:	d103      	bne.n	800b2b6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	689a      	ldr	r2, [r3, #8]
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	1e5a      	subs	r2, r3, #1
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	3714      	adds	r7, #20
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr
	...

0800b2d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b084      	sub	sp, #16
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
 800b2e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d10c      	bne.n	800b306 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b2ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2f0:	b672      	cpsid	i
 800b2f2:	f383 8811 	msr	BASEPRI, r3
 800b2f6:	f3bf 8f6f 	isb	sy
 800b2fa:	f3bf 8f4f 	dsb	sy
 800b2fe:	b662      	cpsie	i
 800b300:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b302:	bf00      	nop
 800b304:	e7fe      	b.n	800b304 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b306:	f002 f841 	bl	800d38c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681a      	ldr	r2, [r3, #0]
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b312:	68f9      	ldr	r1, [r7, #12]
 800b314:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b316:	fb01 f303 	mul.w	r3, r1, r3
 800b31a:	441a      	add	r2, r3
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	2200      	movs	r2, #0
 800b324:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	681a      	ldr	r2, [r3, #0]
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	681a      	ldr	r2, [r3, #0]
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b336:	3b01      	subs	r3, #1
 800b338:	68f9      	ldr	r1, [r7, #12]
 800b33a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b33c:	fb01 f303 	mul.w	r3, r1, r3
 800b340:	441a      	add	r2, r3
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	22ff      	movs	r2, #255	; 0xff
 800b34a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	22ff      	movs	r2, #255	; 0xff
 800b352:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d114      	bne.n	800b386 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	691b      	ldr	r3, [r3, #16]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d01a      	beq.n	800b39a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	3310      	adds	r3, #16
 800b368:	4618      	mov	r0, r3
 800b36a:	f001 faf9 	bl	800c960 <xTaskRemoveFromEventList>
 800b36e:	4603      	mov	r3, r0
 800b370:	2b00      	cmp	r3, #0
 800b372:	d012      	beq.n	800b39a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b374:	4b0c      	ldr	r3, [pc, #48]	; (800b3a8 <xQueueGenericReset+0xd0>)
 800b376:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b37a:	601a      	str	r2, [r3, #0]
 800b37c:	f3bf 8f4f 	dsb	sy
 800b380:	f3bf 8f6f 	isb	sy
 800b384:	e009      	b.n	800b39a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	3310      	adds	r3, #16
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7ff feef 	bl	800b16e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	3324      	adds	r3, #36	; 0x24
 800b394:	4618      	mov	r0, r3
 800b396:	f7ff feea 	bl	800b16e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b39a:	f002 f82b 	bl	800d3f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b39e:	2301      	movs	r3, #1
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3710      	adds	r7, #16
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}
 800b3a8:	e000ed04 	.word	0xe000ed04

0800b3ac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b08e      	sub	sp, #56	; 0x38
 800b3b0:	af02      	add	r7, sp, #8
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	60b9      	str	r1, [r7, #8]
 800b3b6:	607a      	str	r2, [r7, #4]
 800b3b8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d10c      	bne.n	800b3da <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800b3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3c4:	b672      	cpsid	i
 800b3c6:	f383 8811 	msr	BASEPRI, r3
 800b3ca:	f3bf 8f6f 	isb	sy
 800b3ce:	f3bf 8f4f 	dsb	sy
 800b3d2:	b662      	cpsie	i
 800b3d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b3d6:	bf00      	nop
 800b3d8:	e7fe      	b.n	800b3d8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d10c      	bne.n	800b3fa <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800b3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3e4:	b672      	cpsid	i
 800b3e6:	f383 8811 	msr	BASEPRI, r3
 800b3ea:	f3bf 8f6f 	isb	sy
 800b3ee:	f3bf 8f4f 	dsb	sy
 800b3f2:	b662      	cpsie	i
 800b3f4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b3f6:	bf00      	nop
 800b3f8:	e7fe      	b.n	800b3f8 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d002      	beq.n	800b406 <xQueueGenericCreateStatic+0x5a>
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d001      	beq.n	800b40a <xQueueGenericCreateStatic+0x5e>
 800b406:	2301      	movs	r3, #1
 800b408:	e000      	b.n	800b40c <xQueueGenericCreateStatic+0x60>
 800b40a:	2300      	movs	r3, #0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10c      	bne.n	800b42a <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800b410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b414:	b672      	cpsid	i
 800b416:	f383 8811 	msr	BASEPRI, r3
 800b41a:	f3bf 8f6f 	isb	sy
 800b41e:	f3bf 8f4f 	dsb	sy
 800b422:	b662      	cpsie	i
 800b424:	623b      	str	r3, [r7, #32]
}
 800b426:	bf00      	nop
 800b428:	e7fe      	b.n	800b428 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d102      	bne.n	800b436 <xQueueGenericCreateStatic+0x8a>
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d101      	bne.n	800b43a <xQueueGenericCreateStatic+0x8e>
 800b436:	2301      	movs	r3, #1
 800b438:	e000      	b.n	800b43c <xQueueGenericCreateStatic+0x90>
 800b43a:	2300      	movs	r3, #0
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d10c      	bne.n	800b45a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800b440:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b444:	b672      	cpsid	i
 800b446:	f383 8811 	msr	BASEPRI, r3
 800b44a:	f3bf 8f6f 	isb	sy
 800b44e:	f3bf 8f4f 	dsb	sy
 800b452:	b662      	cpsie	i
 800b454:	61fb      	str	r3, [r7, #28]
}
 800b456:	bf00      	nop
 800b458:	e7fe      	b.n	800b458 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b45a:	2348      	movs	r3, #72	; 0x48
 800b45c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	2b48      	cmp	r3, #72	; 0x48
 800b462:	d00c      	beq.n	800b47e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800b464:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b468:	b672      	cpsid	i
 800b46a:	f383 8811 	msr	BASEPRI, r3
 800b46e:	f3bf 8f6f 	isb	sy
 800b472:	f3bf 8f4f 	dsb	sy
 800b476:	b662      	cpsie	i
 800b478:	61bb      	str	r3, [r7, #24]
}
 800b47a:	bf00      	nop
 800b47c:	e7fe      	b.n	800b47c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b47e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b486:	2b00      	cmp	r3, #0
 800b488:	d00d      	beq.n	800b4a6 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b48a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b48c:	2201      	movs	r2, #1
 800b48e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b492:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b498:	9300      	str	r3, [sp, #0]
 800b49a:	4613      	mov	r3, r2
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	68b9      	ldr	r1, [r7, #8]
 800b4a0:	68f8      	ldr	r0, [r7, #12]
 800b4a2:	f000 f847 	bl	800b534 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b4a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3730      	adds	r7, #48	; 0x30
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b08a      	sub	sp, #40	; 0x28
 800b4b4:	af02      	add	r7, sp, #8
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	4613      	mov	r3, r2
 800b4bc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d10c      	bne.n	800b4de <xQueueGenericCreate+0x2e>
	__asm volatile
 800b4c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c8:	b672      	cpsid	i
 800b4ca:	f383 8811 	msr	BASEPRI, r3
 800b4ce:	f3bf 8f6f 	isb	sy
 800b4d2:	f3bf 8f4f 	dsb	sy
 800b4d6:	b662      	cpsie	i
 800b4d8:	613b      	str	r3, [r7, #16]
}
 800b4da:	bf00      	nop
 800b4dc:	e7fe      	b.n	800b4dc <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d102      	bne.n	800b4ea <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	61fb      	str	r3, [r7, #28]
 800b4e8:	e004      	b.n	800b4f4 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	68ba      	ldr	r2, [r7, #8]
 800b4ee:	fb02 f303 	mul.w	r3, r2, r3
 800b4f2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b4f4:	69fb      	ldr	r3, [r7, #28]
 800b4f6:	3348      	adds	r3, #72	; 0x48
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	f002 f873 	bl	800d5e4 <pvPortMalloc>
 800b4fe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b500:	69bb      	ldr	r3, [r7, #24]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d011      	beq.n	800b52a <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b506:	69bb      	ldr	r3, [r7, #24]
 800b508:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b50a:	697b      	ldr	r3, [r7, #20]
 800b50c:	3348      	adds	r3, #72	; 0x48
 800b50e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b510:	69bb      	ldr	r3, [r7, #24]
 800b512:	2200      	movs	r2, #0
 800b514:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b518:	79fa      	ldrb	r2, [r7, #7]
 800b51a:	69bb      	ldr	r3, [r7, #24]
 800b51c:	9300      	str	r3, [sp, #0]
 800b51e:	4613      	mov	r3, r2
 800b520:	697a      	ldr	r2, [r7, #20]
 800b522:	68b9      	ldr	r1, [r7, #8]
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	f000 f805 	bl	800b534 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b52a:	69bb      	ldr	r3, [r7, #24]
	}
 800b52c:	4618      	mov	r0, r3
 800b52e:	3720      	adds	r7, #32
 800b530:	46bd      	mov	sp, r7
 800b532:	bd80      	pop	{r7, pc}

0800b534 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b084      	sub	sp, #16
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	60b9      	str	r1, [r7, #8]
 800b53e:	607a      	str	r2, [r7, #4]
 800b540:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d103      	bne.n	800b550 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b548:	69bb      	ldr	r3, [r7, #24]
 800b54a:	69ba      	ldr	r2, [r7, #24]
 800b54c:	601a      	str	r2, [r3, #0]
 800b54e:	e002      	b.n	800b556 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b550:	69bb      	ldr	r3, [r7, #24]
 800b552:	687a      	ldr	r2, [r7, #4]
 800b554:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b556:	69bb      	ldr	r3, [r7, #24]
 800b558:	68fa      	ldr	r2, [r7, #12]
 800b55a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b55c:	69bb      	ldr	r3, [r7, #24]
 800b55e:	68ba      	ldr	r2, [r7, #8]
 800b560:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b562:	2101      	movs	r1, #1
 800b564:	69b8      	ldr	r0, [r7, #24]
 800b566:	f7ff feb7 	bl	800b2d8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b56a:	bf00      	nop
 800b56c:	3710      	adds	r7, #16
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}

0800b572 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b572:	b580      	push	{r7, lr}
 800b574:	b082      	sub	sp, #8
 800b576:	af00      	add	r7, sp, #0
 800b578:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d00e      	beq.n	800b59e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2200      	movs	r2, #0
 800b584:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2200      	movs	r2, #0
 800b58a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2200      	movs	r2, #0
 800b590:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b592:	2300      	movs	r3, #0
 800b594:	2200      	movs	r2, #0
 800b596:	2100      	movs	r1, #0
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 f81d 	bl	800b5d8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b59e:	bf00      	nop
 800b5a0:	3708      	adds	r7, #8
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}

0800b5a6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b5a6:	b580      	push	{r7, lr}
 800b5a8:	b086      	sub	sp, #24
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	617b      	str	r3, [r7, #20]
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b5b8:	79fb      	ldrb	r3, [r7, #7]
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	6939      	ldr	r1, [r7, #16]
 800b5be:	6978      	ldr	r0, [r7, #20]
 800b5c0:	f7ff ff76 	bl	800b4b0 <xQueueGenericCreate>
 800b5c4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b5c6:	68f8      	ldr	r0, [r7, #12]
 800b5c8:	f7ff ffd3 	bl	800b572 <prvInitialiseMutex>

		return xNewQueue;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
	}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3718      	adds	r7, #24
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
	...

0800b5d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b08e      	sub	sp, #56	; 0x38
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	60f8      	str	r0, [r7, #12]
 800b5e0:	60b9      	str	r1, [r7, #8]
 800b5e2:	607a      	str	r2, [r7, #4]
 800b5e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d10c      	bne.n	800b60e <xQueueGenericSend+0x36>
	__asm volatile
 800b5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f8:	b672      	cpsid	i
 800b5fa:	f383 8811 	msr	BASEPRI, r3
 800b5fe:	f3bf 8f6f 	isb	sy
 800b602:	f3bf 8f4f 	dsb	sy
 800b606:	b662      	cpsie	i
 800b608:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b60a:	bf00      	nop
 800b60c:	e7fe      	b.n	800b60c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d103      	bne.n	800b61c <xQueueGenericSend+0x44>
 800b614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d101      	bne.n	800b620 <xQueueGenericSend+0x48>
 800b61c:	2301      	movs	r3, #1
 800b61e:	e000      	b.n	800b622 <xQueueGenericSend+0x4a>
 800b620:	2300      	movs	r3, #0
 800b622:	2b00      	cmp	r3, #0
 800b624:	d10c      	bne.n	800b640 <xQueueGenericSend+0x68>
	__asm volatile
 800b626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b62a:	b672      	cpsid	i
 800b62c:	f383 8811 	msr	BASEPRI, r3
 800b630:	f3bf 8f6f 	isb	sy
 800b634:	f3bf 8f4f 	dsb	sy
 800b638:	b662      	cpsie	i
 800b63a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b63c:	bf00      	nop
 800b63e:	e7fe      	b.n	800b63e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	2b02      	cmp	r3, #2
 800b644:	d103      	bne.n	800b64e <xQueueGenericSend+0x76>
 800b646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	d101      	bne.n	800b652 <xQueueGenericSend+0x7a>
 800b64e:	2301      	movs	r3, #1
 800b650:	e000      	b.n	800b654 <xQueueGenericSend+0x7c>
 800b652:	2300      	movs	r3, #0
 800b654:	2b00      	cmp	r3, #0
 800b656:	d10c      	bne.n	800b672 <xQueueGenericSend+0x9a>
	__asm volatile
 800b658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b65c:	b672      	cpsid	i
 800b65e:	f383 8811 	msr	BASEPRI, r3
 800b662:	f3bf 8f6f 	isb	sy
 800b666:	f3bf 8f4f 	dsb	sy
 800b66a:	b662      	cpsie	i
 800b66c:	623b      	str	r3, [r7, #32]
}
 800b66e:	bf00      	nop
 800b670:	e7fe      	b.n	800b670 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b672:	f001 fb3d 	bl	800ccf0 <xTaskGetSchedulerState>
 800b676:	4603      	mov	r3, r0
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d102      	bne.n	800b682 <xQueueGenericSend+0xaa>
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d101      	bne.n	800b686 <xQueueGenericSend+0xae>
 800b682:	2301      	movs	r3, #1
 800b684:	e000      	b.n	800b688 <xQueueGenericSend+0xb0>
 800b686:	2300      	movs	r3, #0
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d10c      	bne.n	800b6a6 <xQueueGenericSend+0xce>
	__asm volatile
 800b68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b690:	b672      	cpsid	i
 800b692:	f383 8811 	msr	BASEPRI, r3
 800b696:	f3bf 8f6f 	isb	sy
 800b69a:	f3bf 8f4f 	dsb	sy
 800b69e:	b662      	cpsie	i
 800b6a0:	61fb      	str	r3, [r7, #28]
}
 800b6a2:	bf00      	nop
 800b6a4:	e7fe      	b.n	800b6a4 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b6a6:	f001 fe71 	bl	800d38c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d302      	bcc.n	800b6bc <xQueueGenericSend+0xe4>
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	2b02      	cmp	r3, #2
 800b6ba:	d129      	bne.n	800b710 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b6bc:	683a      	ldr	r2, [r7, #0]
 800b6be:	68b9      	ldr	r1, [r7, #8]
 800b6c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b6c2:	f000 fae1 	bl	800bc88 <prvCopyDataToQueue>
 800b6c6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d010      	beq.n	800b6f2 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b6d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6d2:	3324      	adds	r3, #36	; 0x24
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f001 f943 	bl	800c960 <xTaskRemoveFromEventList>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d013      	beq.n	800b708 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b6e0:	4b3f      	ldr	r3, [pc, #252]	; (800b7e0 <xQueueGenericSend+0x208>)
 800b6e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6e6:	601a      	str	r2, [r3, #0]
 800b6e8:	f3bf 8f4f 	dsb	sy
 800b6ec:	f3bf 8f6f 	isb	sy
 800b6f0:	e00a      	b.n	800b708 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b6f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d007      	beq.n	800b708 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b6f8:	4b39      	ldr	r3, [pc, #228]	; (800b7e0 <xQueueGenericSend+0x208>)
 800b6fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6fe:	601a      	str	r2, [r3, #0]
 800b700:	f3bf 8f4f 	dsb	sy
 800b704:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b708:	f001 fe74 	bl	800d3f4 <vPortExitCritical>
				return pdPASS;
 800b70c:	2301      	movs	r3, #1
 800b70e:	e063      	b.n	800b7d8 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d103      	bne.n	800b71e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b716:	f001 fe6d 	bl	800d3f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b71a:	2300      	movs	r3, #0
 800b71c:	e05c      	b.n	800b7d8 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b71e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b720:	2b00      	cmp	r3, #0
 800b722:	d106      	bne.n	800b732 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b724:	f107 0314 	add.w	r3, r7, #20
 800b728:	4618      	mov	r0, r3
 800b72a:	f001 f97d 	bl	800ca28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b72e:	2301      	movs	r3, #1
 800b730:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b732:	f001 fe5f 	bl	800d3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b736:	f000 ff23 	bl	800c580 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b73a:	f001 fe27 	bl	800d38c <vPortEnterCritical>
 800b73e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b740:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b744:	b25b      	sxtb	r3, r3
 800b746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b74a:	d103      	bne.n	800b754 <xQueueGenericSend+0x17c>
 800b74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b74e:	2200      	movs	r2, #0
 800b750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b756:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b75a:	b25b      	sxtb	r3, r3
 800b75c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b760:	d103      	bne.n	800b76a <xQueueGenericSend+0x192>
 800b762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b764:	2200      	movs	r2, #0
 800b766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b76a:	f001 fe43 	bl	800d3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b76e:	1d3a      	adds	r2, r7, #4
 800b770:	f107 0314 	add.w	r3, r7, #20
 800b774:	4611      	mov	r1, r2
 800b776:	4618      	mov	r0, r3
 800b778:	f001 f96c 	bl	800ca54 <xTaskCheckForTimeOut>
 800b77c:	4603      	mov	r3, r0
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d124      	bne.n	800b7cc <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b782:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b784:	f000 fb78 	bl	800be78 <prvIsQueueFull>
 800b788:	4603      	mov	r3, r0
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d018      	beq.n	800b7c0 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b790:	3310      	adds	r3, #16
 800b792:	687a      	ldr	r2, [r7, #4]
 800b794:	4611      	mov	r1, r2
 800b796:	4618      	mov	r0, r3
 800b798:	f001 f8bc 	bl	800c914 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b79c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b79e:	f000 fb03 	bl	800bda8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b7a2:	f000 fefb 	bl	800c59c <xTaskResumeAll>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	f47f af7c 	bne.w	800b6a6 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800b7ae:	4b0c      	ldr	r3, [pc, #48]	; (800b7e0 <xQueueGenericSend+0x208>)
 800b7b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7b4:	601a      	str	r2, [r3, #0]
 800b7b6:	f3bf 8f4f 	dsb	sy
 800b7ba:	f3bf 8f6f 	isb	sy
 800b7be:	e772      	b.n	800b6a6 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b7c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b7c2:	f000 faf1 	bl	800bda8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b7c6:	f000 fee9 	bl	800c59c <xTaskResumeAll>
 800b7ca:	e76c      	b.n	800b6a6 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b7cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b7ce:	f000 faeb 	bl	800bda8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b7d2:	f000 fee3 	bl	800c59c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b7d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3738      	adds	r7, #56	; 0x38
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}
 800b7e0:	e000ed04 	.word	0xe000ed04

0800b7e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b08e      	sub	sp, #56	; 0x38
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	60f8      	str	r0, [r7, #12]
 800b7ec:	60b9      	str	r1, [r7, #8]
 800b7ee:	607a      	str	r2, [r7, #4]
 800b7f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b7f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d10c      	bne.n	800b816 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800b7fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b800:	b672      	cpsid	i
 800b802:	f383 8811 	msr	BASEPRI, r3
 800b806:	f3bf 8f6f 	isb	sy
 800b80a:	f3bf 8f4f 	dsb	sy
 800b80e:	b662      	cpsie	i
 800b810:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b812:	bf00      	nop
 800b814:	e7fe      	b.n	800b814 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d103      	bne.n	800b824 <xQueueGenericSendFromISR+0x40>
 800b81c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b81e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b820:	2b00      	cmp	r3, #0
 800b822:	d101      	bne.n	800b828 <xQueueGenericSendFromISR+0x44>
 800b824:	2301      	movs	r3, #1
 800b826:	e000      	b.n	800b82a <xQueueGenericSendFromISR+0x46>
 800b828:	2300      	movs	r3, #0
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d10c      	bne.n	800b848 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800b82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b832:	b672      	cpsid	i
 800b834:	f383 8811 	msr	BASEPRI, r3
 800b838:	f3bf 8f6f 	isb	sy
 800b83c:	f3bf 8f4f 	dsb	sy
 800b840:	b662      	cpsie	i
 800b842:	623b      	str	r3, [r7, #32]
}
 800b844:	bf00      	nop
 800b846:	e7fe      	b.n	800b846 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	2b02      	cmp	r3, #2
 800b84c:	d103      	bne.n	800b856 <xQueueGenericSendFromISR+0x72>
 800b84e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b852:	2b01      	cmp	r3, #1
 800b854:	d101      	bne.n	800b85a <xQueueGenericSendFromISR+0x76>
 800b856:	2301      	movs	r3, #1
 800b858:	e000      	b.n	800b85c <xQueueGenericSendFromISR+0x78>
 800b85a:	2300      	movs	r3, #0
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d10c      	bne.n	800b87a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800b860:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b864:	b672      	cpsid	i
 800b866:	f383 8811 	msr	BASEPRI, r3
 800b86a:	f3bf 8f6f 	isb	sy
 800b86e:	f3bf 8f4f 	dsb	sy
 800b872:	b662      	cpsie	i
 800b874:	61fb      	str	r3, [r7, #28]
}
 800b876:	bf00      	nop
 800b878:	e7fe      	b.n	800b878 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b87a:	f001 fe6f 	bl	800d55c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b87e:	f3ef 8211 	mrs	r2, BASEPRI
 800b882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b886:	b672      	cpsid	i
 800b888:	f383 8811 	msr	BASEPRI, r3
 800b88c:	f3bf 8f6f 	isb	sy
 800b890:	f3bf 8f4f 	dsb	sy
 800b894:	b662      	cpsie	i
 800b896:	61ba      	str	r2, [r7, #24]
 800b898:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b89a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b89c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b89e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b8a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8a6:	429a      	cmp	r2, r3
 800b8a8:	d302      	bcc.n	800b8b0 <xQueueGenericSendFromISR+0xcc>
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	2b02      	cmp	r3, #2
 800b8ae:	d12c      	bne.n	800b90a <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b8b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b8b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b8ba:	683a      	ldr	r2, [r7, #0]
 800b8bc:	68b9      	ldr	r1, [r7, #8]
 800b8be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b8c0:	f000 f9e2 	bl	800bc88 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b8c4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800b8c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8cc:	d112      	bne.n	800b8f4 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b8ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d016      	beq.n	800b904 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b8d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d8:	3324      	adds	r3, #36	; 0x24
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f001 f840 	bl	800c960 <xTaskRemoveFromEventList>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d00e      	beq.n	800b904 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d00b      	beq.n	800b904 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	601a      	str	r2, [r3, #0]
 800b8f2:	e007      	b.n	800b904 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b8f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	b2db      	uxtb	r3, r3
 800b8fc:	b25a      	sxtb	r2, r3
 800b8fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b900:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b904:	2301      	movs	r3, #1
 800b906:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800b908:	e001      	b.n	800b90e <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b90a:	2300      	movs	r3, #0
 800b90c:	637b      	str	r3, [r7, #52]	; 0x34
 800b90e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b910:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b918:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b91a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b91c:	4618      	mov	r0, r3
 800b91e:	3738      	adds	r7, #56	; 0x38
 800b920:	46bd      	mov	sp, r7
 800b922:	bd80      	pop	{r7, pc}

0800b924 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b08e      	sub	sp, #56	; 0x38
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
 800b92c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b92e:	2300      	movs	r3, #0
 800b930:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b936:	2300      	movs	r3, #0
 800b938:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b93a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d10c      	bne.n	800b95a <xQueueSemaphoreTake+0x36>
	__asm volatile
 800b940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b944:	b672      	cpsid	i
 800b946:	f383 8811 	msr	BASEPRI, r3
 800b94a:	f3bf 8f6f 	isb	sy
 800b94e:	f3bf 8f4f 	dsb	sy
 800b952:	b662      	cpsie	i
 800b954:	623b      	str	r3, [r7, #32]
}
 800b956:	bf00      	nop
 800b958:	e7fe      	b.n	800b958 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b95a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b95c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d00c      	beq.n	800b97c <xQueueSemaphoreTake+0x58>
	__asm volatile
 800b962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b966:	b672      	cpsid	i
 800b968:	f383 8811 	msr	BASEPRI, r3
 800b96c:	f3bf 8f6f 	isb	sy
 800b970:	f3bf 8f4f 	dsb	sy
 800b974:	b662      	cpsie	i
 800b976:	61fb      	str	r3, [r7, #28]
}
 800b978:	bf00      	nop
 800b97a:	e7fe      	b.n	800b97a <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b97c:	f001 f9b8 	bl	800ccf0 <xTaskGetSchedulerState>
 800b980:	4603      	mov	r3, r0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d102      	bne.n	800b98c <xQueueSemaphoreTake+0x68>
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d101      	bne.n	800b990 <xQueueSemaphoreTake+0x6c>
 800b98c:	2301      	movs	r3, #1
 800b98e:	e000      	b.n	800b992 <xQueueSemaphoreTake+0x6e>
 800b990:	2300      	movs	r3, #0
 800b992:	2b00      	cmp	r3, #0
 800b994:	d10c      	bne.n	800b9b0 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800b996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b99a:	b672      	cpsid	i
 800b99c:	f383 8811 	msr	BASEPRI, r3
 800b9a0:	f3bf 8f6f 	isb	sy
 800b9a4:	f3bf 8f4f 	dsb	sy
 800b9a8:	b662      	cpsie	i
 800b9aa:	61bb      	str	r3, [r7, #24]
}
 800b9ac:	bf00      	nop
 800b9ae:	e7fe      	b.n	800b9ae <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9b0:	f001 fcec 	bl	800d38c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b9b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9b8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b9ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d024      	beq.n	800ba0a <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b9c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9c2:	1e5a      	subs	r2, r3, #1
 800b9c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9c6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b9c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d104      	bne.n	800b9da <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b9d0:	f001 fb54 	bl	800d07c <pvTaskIncrementMutexHeldCount>
 800b9d4:	4602      	mov	r2, r0
 800b9d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9d8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b9da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9dc:	691b      	ldr	r3, [r3, #16]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d00f      	beq.n	800ba02 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b9e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9e4:	3310      	adds	r3, #16
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f000 ffba 	bl	800c960 <xTaskRemoveFromEventList>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d007      	beq.n	800ba02 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b9f2:	4b55      	ldr	r3, [pc, #340]	; (800bb48 <xQueueSemaphoreTake+0x224>)
 800b9f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9f8:	601a      	str	r2, [r3, #0]
 800b9fa:	f3bf 8f4f 	dsb	sy
 800b9fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ba02:	f001 fcf7 	bl	800d3f4 <vPortExitCritical>
				return pdPASS;
 800ba06:	2301      	movs	r3, #1
 800ba08:	e099      	b.n	800bb3e <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba0a:	683b      	ldr	r3, [r7, #0]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d113      	bne.n	800ba38 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ba10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d00c      	beq.n	800ba30 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800ba16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba1a:	b672      	cpsid	i
 800ba1c:	f383 8811 	msr	BASEPRI, r3
 800ba20:	f3bf 8f6f 	isb	sy
 800ba24:	f3bf 8f4f 	dsb	sy
 800ba28:	b662      	cpsie	i
 800ba2a:	617b      	str	r3, [r7, #20]
}
 800ba2c:	bf00      	nop
 800ba2e:	e7fe      	b.n	800ba2e <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ba30:	f001 fce0 	bl	800d3f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ba34:	2300      	movs	r3, #0
 800ba36:	e082      	b.n	800bb3e <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d106      	bne.n	800ba4c <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba3e:	f107 030c 	add.w	r3, r7, #12
 800ba42:	4618      	mov	r0, r3
 800ba44:	f000 fff0 	bl	800ca28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba48:	2301      	movs	r3, #1
 800ba4a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba4c:	f001 fcd2 	bl	800d3f4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba50:	f000 fd96 	bl	800c580 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba54:	f001 fc9a 	bl	800d38c <vPortEnterCritical>
 800ba58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba5e:	b25b      	sxtb	r3, r3
 800ba60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba64:	d103      	bne.n	800ba6e <xQueueSemaphoreTake+0x14a>
 800ba66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba68:	2200      	movs	r2, #0
 800ba6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba74:	b25b      	sxtb	r3, r3
 800ba76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba7a:	d103      	bne.n	800ba84 <xQueueSemaphoreTake+0x160>
 800ba7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba7e:	2200      	movs	r2, #0
 800ba80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ba84:	f001 fcb6 	bl	800d3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba88:	463a      	mov	r2, r7
 800ba8a:	f107 030c 	add.w	r3, r7, #12
 800ba8e:	4611      	mov	r1, r2
 800ba90:	4618      	mov	r0, r3
 800ba92:	f000 ffdf 	bl	800ca54 <xTaskCheckForTimeOut>
 800ba96:	4603      	mov	r3, r0
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d132      	bne.n	800bb02 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ba9e:	f000 f9d5 	bl	800be4c <prvIsQueueEmpty>
 800baa2:	4603      	mov	r3, r0
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d026      	beq.n	800baf6 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800baa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d109      	bne.n	800bac4 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800bab0:	f001 fc6c 	bl	800d38c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bab6:	689b      	ldr	r3, [r3, #8]
 800bab8:	4618      	mov	r0, r3
 800baba:	f001 f937 	bl	800cd2c <xTaskPriorityInherit>
 800babe:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800bac0:	f001 fc98 	bl	800d3f4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bac6:	3324      	adds	r3, #36	; 0x24
 800bac8:	683a      	ldr	r2, [r7, #0]
 800baca:	4611      	mov	r1, r2
 800bacc:	4618      	mov	r0, r3
 800bace:	f000 ff21 	bl	800c914 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bad2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bad4:	f000 f968 	bl	800bda8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bad8:	f000 fd60 	bl	800c59c <xTaskResumeAll>
 800badc:	4603      	mov	r3, r0
 800bade:	2b00      	cmp	r3, #0
 800bae0:	f47f af66 	bne.w	800b9b0 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800bae4:	4b18      	ldr	r3, [pc, #96]	; (800bb48 <xQueueSemaphoreTake+0x224>)
 800bae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800baea:	601a      	str	r2, [r3, #0]
 800baec:	f3bf 8f4f 	dsb	sy
 800baf0:	f3bf 8f6f 	isb	sy
 800baf4:	e75c      	b.n	800b9b0 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800baf6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800baf8:	f000 f956 	bl	800bda8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bafc:	f000 fd4e 	bl	800c59c <xTaskResumeAll>
 800bb00:	e756      	b.n	800b9b0 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bb02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb04:	f000 f950 	bl	800bda8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb08:	f000 fd48 	bl	800c59c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb0c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb0e:	f000 f99d 	bl	800be4c <prvIsQueueEmpty>
 800bb12:	4603      	mov	r3, r0
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	f43f af4b 	beq.w	800b9b0 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bb1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d00d      	beq.n	800bb3c <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800bb20:	f001 fc34 	bl	800d38c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bb24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bb26:	f000 f897 	bl	800bc58 <prvGetDisinheritPriorityAfterTimeout>
 800bb2a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bb2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb2e:	689b      	ldr	r3, [r3, #8]
 800bb30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bb32:	4618      	mov	r0, r3
 800bb34:	f001 fa04 	bl	800cf40 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bb38:	f001 fc5c 	bl	800d3f4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bb3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	3738      	adds	r7, #56	; 0x38
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}
 800bb46:	bf00      	nop
 800bb48:	e000ed04 	.word	0xe000ed04

0800bb4c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b08e      	sub	sp, #56	; 0x38
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	60f8      	str	r0, [r7, #12]
 800bb54:	60b9      	str	r1, [r7, #8]
 800bb56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bb5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d10c      	bne.n	800bb7c <xQueueReceiveFromISR+0x30>
	__asm volatile
 800bb62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb66:	b672      	cpsid	i
 800bb68:	f383 8811 	msr	BASEPRI, r3
 800bb6c:	f3bf 8f6f 	isb	sy
 800bb70:	f3bf 8f4f 	dsb	sy
 800bb74:	b662      	cpsie	i
 800bb76:	623b      	str	r3, [r7, #32]
}
 800bb78:	bf00      	nop
 800bb7a:	e7fe      	b.n	800bb7a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d103      	bne.n	800bb8a <xQueueReceiveFromISR+0x3e>
 800bb82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d101      	bne.n	800bb8e <xQueueReceiveFromISR+0x42>
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	e000      	b.n	800bb90 <xQueueReceiveFromISR+0x44>
 800bb8e:	2300      	movs	r3, #0
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d10c      	bne.n	800bbae <xQueueReceiveFromISR+0x62>
	__asm volatile
 800bb94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb98:	b672      	cpsid	i
 800bb9a:	f383 8811 	msr	BASEPRI, r3
 800bb9e:	f3bf 8f6f 	isb	sy
 800bba2:	f3bf 8f4f 	dsb	sy
 800bba6:	b662      	cpsie	i
 800bba8:	61fb      	str	r3, [r7, #28]
}
 800bbaa:	bf00      	nop
 800bbac:	e7fe      	b.n	800bbac <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bbae:	f001 fcd5 	bl	800d55c <vPortValidateInterruptPriority>
	__asm volatile
 800bbb2:	f3ef 8211 	mrs	r2, BASEPRI
 800bbb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbba:	b672      	cpsid	i
 800bbbc:	f383 8811 	msr	BASEPRI, r3
 800bbc0:	f3bf 8f6f 	isb	sy
 800bbc4:	f3bf 8f4f 	dsb	sy
 800bbc8:	b662      	cpsie	i
 800bbca:	61ba      	str	r2, [r7, #24]
 800bbcc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800bbce:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bbd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bbd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbd6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bbd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d02f      	beq.n	800bc3e <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800bbde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbe0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbe4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bbe8:	68b9      	ldr	r1, [r7, #8]
 800bbea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bbec:	f000 f8b6 	bl	800bd5c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bbf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbf2:	1e5a      	subs	r2, r3, #1
 800bbf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800bbf8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bbfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc00:	d112      	bne.n	800bc28 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc04:	691b      	ldr	r3, [r3, #16]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d016      	beq.n	800bc38 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc0c:	3310      	adds	r3, #16
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f000 fea6 	bl	800c960 <xTaskRemoveFromEventList>
 800bc14:	4603      	mov	r3, r0
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d00e      	beq.n	800bc38 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d00b      	beq.n	800bc38 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2201      	movs	r2, #1
 800bc24:	601a      	str	r2, [r3, #0]
 800bc26:	e007      	b.n	800bc38 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800bc28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bc2c:	3301      	adds	r3, #1
 800bc2e:	b2db      	uxtb	r3, r3
 800bc30:	b25a      	sxtb	r2, r3
 800bc32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800bc38:	2301      	movs	r3, #1
 800bc3a:	637b      	str	r3, [r7, #52]	; 0x34
 800bc3c:	e001      	b.n	800bc42 <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	637b      	str	r3, [r7, #52]	; 0x34
 800bc42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc44:	613b      	str	r3, [r7, #16]
	__asm volatile
 800bc46:	693b      	ldr	r3, [r7, #16]
 800bc48:	f383 8811 	msr	BASEPRI, r3
}
 800bc4c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	3738      	adds	r7, #56	; 0x38
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}

0800bc58 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bc58:	b480      	push	{r7}
 800bc5a:	b085      	sub	sp, #20
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d006      	beq.n	800bc76 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f1c3 0307 	rsb	r3, r3, #7
 800bc72:	60fb      	str	r3, [r7, #12]
 800bc74:	e001      	b.n	800bc7a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bc76:	2300      	movs	r3, #0
 800bc78:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
	}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	3714      	adds	r7, #20
 800bc80:	46bd      	mov	sp, r7
 800bc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc86:	4770      	bx	lr

0800bc88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b086      	sub	sp, #24
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	60f8      	str	r0, [r7, #12]
 800bc90:	60b9      	str	r1, [r7, #8]
 800bc92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bc94:	2300      	movs	r3, #0
 800bc96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d10d      	bne.n	800bcc2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d14d      	bne.n	800bd4a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	689b      	ldr	r3, [r3, #8]
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	f001 f8ba 	bl	800ce2c <xTaskPriorityDisinherit>
 800bcb8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	609a      	str	r2, [r3, #8]
 800bcc0:	e043      	b.n	800bd4a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d119      	bne.n	800bcfc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6858      	ldr	r0, [r3, #4]
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	68b9      	ldr	r1, [r7, #8]
 800bcd4:	f001 fe90 	bl	800d9f8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	685a      	ldr	r2, [r3, #4]
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bce0:	441a      	add	r2, r3
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	685a      	ldr	r2, [r3, #4]
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	689b      	ldr	r3, [r3, #8]
 800bcee:	429a      	cmp	r2, r3
 800bcf0:	d32b      	bcc.n	800bd4a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	681a      	ldr	r2, [r3, #0]
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	605a      	str	r2, [r3, #4]
 800bcfa:	e026      	b.n	800bd4a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	68d8      	ldr	r0, [r3, #12]
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd04:	461a      	mov	r2, r3
 800bd06:	68b9      	ldr	r1, [r7, #8]
 800bd08:	f001 fe76 	bl	800d9f8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	68da      	ldr	r2, [r3, #12]
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd14:	425b      	negs	r3, r3
 800bd16:	441a      	add	r2, r3
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	68da      	ldr	r2, [r3, #12]
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	429a      	cmp	r2, r3
 800bd26:	d207      	bcs.n	800bd38 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	689a      	ldr	r2, [r3, #8]
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd30:	425b      	negs	r3, r3
 800bd32:	441a      	add	r2, r3
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	2b02      	cmp	r3, #2
 800bd3c:	d105      	bne.n	800bd4a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d002      	beq.n	800bd4a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	3b01      	subs	r3, #1
 800bd48:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	1c5a      	adds	r2, r3, #1
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bd52:	697b      	ldr	r3, [r7, #20]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3718      	adds	r7, #24
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}

0800bd5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b082      	sub	sp, #8
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
 800bd64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d018      	beq.n	800bda0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	68da      	ldr	r2, [r3, #12]
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd76:	441a      	add	r2, r3
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	68da      	ldr	r2, [r3, #12]
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	689b      	ldr	r3, [r3, #8]
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d303      	bcc.n	800bd90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681a      	ldr	r2, [r3, #0]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	68d9      	ldr	r1, [r3, #12]
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd98:	461a      	mov	r2, r3
 800bd9a:	6838      	ldr	r0, [r7, #0]
 800bd9c:	f001 fe2c 	bl	800d9f8 <memcpy>
	}
}
 800bda0:	bf00      	nop
 800bda2:	3708      	adds	r7, #8
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b084      	sub	sp, #16
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bdb0:	f001 faec 	bl	800d38c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bdba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bdbc:	e011      	b.n	800bde2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d012      	beq.n	800bdec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	3324      	adds	r3, #36	; 0x24
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f000 fdc8 	bl	800c960 <xTaskRemoveFromEventList>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d001      	beq.n	800bdda <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bdd6:	f000 fea3 	bl	800cb20 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bdda:	7bfb      	ldrb	r3, [r7, #15]
 800bddc:	3b01      	subs	r3, #1
 800bdde:	b2db      	uxtb	r3, r3
 800bde0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bde2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	dce9      	bgt.n	800bdbe <prvUnlockQueue+0x16>
 800bdea:	e000      	b.n	800bdee <prvUnlockQueue+0x46>
					break;
 800bdec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	22ff      	movs	r2, #255	; 0xff
 800bdf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bdf6:	f001 fafd 	bl	800d3f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bdfa:	f001 fac7 	bl	800d38c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800be04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800be06:	e011      	b.n	800be2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	691b      	ldr	r3, [r3, #16]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d012      	beq.n	800be36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	3310      	adds	r3, #16
 800be14:	4618      	mov	r0, r3
 800be16:	f000 fda3 	bl	800c960 <xTaskRemoveFromEventList>
 800be1a:	4603      	mov	r3, r0
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d001      	beq.n	800be24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800be20:	f000 fe7e 	bl	800cb20 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800be24:	7bbb      	ldrb	r3, [r7, #14]
 800be26:	3b01      	subs	r3, #1
 800be28:	b2db      	uxtb	r3, r3
 800be2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800be2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800be30:	2b00      	cmp	r3, #0
 800be32:	dce9      	bgt.n	800be08 <prvUnlockQueue+0x60>
 800be34:	e000      	b.n	800be38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800be36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	22ff      	movs	r2, #255	; 0xff
 800be3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800be40:	f001 fad8 	bl	800d3f4 <vPortExitCritical>
}
 800be44:	bf00      	nop
 800be46:	3710      	adds	r7, #16
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}

0800be4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b084      	sub	sp, #16
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800be54:	f001 fa9a 	bl	800d38c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d102      	bne.n	800be66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800be60:	2301      	movs	r3, #1
 800be62:	60fb      	str	r3, [r7, #12]
 800be64:	e001      	b.n	800be6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800be66:	2300      	movs	r3, #0
 800be68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800be6a:	f001 fac3 	bl	800d3f4 <vPortExitCritical>

	return xReturn;
 800be6e:	68fb      	ldr	r3, [r7, #12]
}
 800be70:	4618      	mov	r0, r3
 800be72:	3710      	adds	r7, #16
 800be74:	46bd      	mov	sp, r7
 800be76:	bd80      	pop	{r7, pc}

0800be78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	b084      	sub	sp, #16
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800be80:	f001 fa84 	bl	800d38c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d102      	bne.n	800be96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800be90:	2301      	movs	r3, #1
 800be92:	60fb      	str	r3, [r7, #12]
 800be94:	e001      	b.n	800be9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800be96:	2300      	movs	r3, #0
 800be98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800be9a:	f001 faab 	bl	800d3f4 <vPortExitCritical>

	return xReturn;
 800be9e:	68fb      	ldr	r3, [r7, #12]
}
 800bea0:	4618      	mov	r0, r3
 800bea2:	3710      	adds	r7, #16
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}

0800bea8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b08e      	sub	sp, #56	; 0x38
 800beac:	af04      	add	r7, sp, #16
 800beae:	60f8      	str	r0, [r7, #12]
 800beb0:	60b9      	str	r1, [r7, #8]
 800beb2:	607a      	str	r2, [r7, #4]
 800beb4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800beb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d10c      	bne.n	800bed6 <xTaskCreateStatic+0x2e>
	__asm volatile
 800bebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bec0:	b672      	cpsid	i
 800bec2:	f383 8811 	msr	BASEPRI, r3
 800bec6:	f3bf 8f6f 	isb	sy
 800beca:	f3bf 8f4f 	dsb	sy
 800bece:	b662      	cpsie	i
 800bed0:	623b      	str	r3, [r7, #32]
}
 800bed2:	bf00      	nop
 800bed4:	e7fe      	b.n	800bed4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800bed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d10c      	bne.n	800bef6 <xTaskCreateStatic+0x4e>
	__asm volatile
 800bedc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee0:	b672      	cpsid	i
 800bee2:	f383 8811 	msr	BASEPRI, r3
 800bee6:	f3bf 8f6f 	isb	sy
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	b662      	cpsie	i
 800bef0:	61fb      	str	r3, [r7, #28]
}
 800bef2:	bf00      	nop
 800bef4:	e7fe      	b.n	800bef4 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bef6:	23b4      	movs	r3, #180	; 0xb4
 800bef8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800befa:	693b      	ldr	r3, [r7, #16]
 800befc:	2bb4      	cmp	r3, #180	; 0xb4
 800befe:	d00c      	beq.n	800bf1a <xTaskCreateStatic+0x72>
	__asm volatile
 800bf00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf04:	b672      	cpsid	i
 800bf06:	f383 8811 	msr	BASEPRI, r3
 800bf0a:	f3bf 8f6f 	isb	sy
 800bf0e:	f3bf 8f4f 	dsb	sy
 800bf12:	b662      	cpsie	i
 800bf14:	61bb      	str	r3, [r7, #24]
}
 800bf16:	bf00      	nop
 800bf18:	e7fe      	b.n	800bf18 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bf1a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bf1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d01e      	beq.n	800bf60 <xTaskCreateStatic+0xb8>
 800bf22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d01b      	beq.n	800bf60 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bf28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf2a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bf2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bf30:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bf32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf34:	2202      	movs	r2, #2
 800bf36:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	9303      	str	r3, [sp, #12]
 800bf3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf40:	9302      	str	r3, [sp, #8]
 800bf42:	f107 0314 	add.w	r3, r7, #20
 800bf46:	9301      	str	r3, [sp, #4]
 800bf48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf4a:	9300      	str	r3, [sp, #0]
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	68b9      	ldr	r1, [r7, #8]
 800bf52:	68f8      	ldr	r0, [r7, #12]
 800bf54:	f000 f850 	bl	800bff8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bf58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bf5a:	f000 f8ed 	bl	800c138 <prvAddNewTaskToReadyList>
 800bf5e:	e001      	b.n	800bf64 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800bf60:	2300      	movs	r3, #0
 800bf62:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bf64:	697b      	ldr	r3, [r7, #20]
	}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3728      	adds	r7, #40	; 0x28
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}

0800bf6e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bf6e:	b580      	push	{r7, lr}
 800bf70:	b08c      	sub	sp, #48	; 0x30
 800bf72:	af04      	add	r7, sp, #16
 800bf74:	60f8      	str	r0, [r7, #12]
 800bf76:	60b9      	str	r1, [r7, #8]
 800bf78:	603b      	str	r3, [r7, #0]
 800bf7a:	4613      	mov	r3, r2
 800bf7c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bf7e:	88fb      	ldrh	r3, [r7, #6]
 800bf80:	009b      	lsls	r3, r3, #2
 800bf82:	4618      	mov	r0, r3
 800bf84:	f001 fb2e 	bl	800d5e4 <pvPortMalloc>
 800bf88:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bf8a:	697b      	ldr	r3, [r7, #20]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d00e      	beq.n	800bfae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bf90:	20b4      	movs	r0, #180	; 0xb4
 800bf92:	f001 fb27 	bl	800d5e4 <pvPortMalloc>
 800bf96:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bf98:	69fb      	ldr	r3, [r7, #28]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d003      	beq.n	800bfa6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bf9e:	69fb      	ldr	r3, [r7, #28]
 800bfa0:	697a      	ldr	r2, [r7, #20]
 800bfa2:	631a      	str	r2, [r3, #48]	; 0x30
 800bfa4:	e005      	b.n	800bfb2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bfa6:	6978      	ldr	r0, [r7, #20]
 800bfa8:	f001 fbe6 	bl	800d778 <vPortFree>
 800bfac:	e001      	b.n	800bfb2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bfae:	2300      	movs	r3, #0
 800bfb0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bfb2:	69fb      	ldr	r3, [r7, #28]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d017      	beq.n	800bfe8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bfb8:	69fb      	ldr	r3, [r7, #28]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bfc0:	88fa      	ldrh	r2, [r7, #6]
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	9303      	str	r3, [sp, #12]
 800bfc6:	69fb      	ldr	r3, [r7, #28]
 800bfc8:	9302      	str	r3, [sp, #8]
 800bfca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfcc:	9301      	str	r3, [sp, #4]
 800bfce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfd0:	9300      	str	r3, [sp, #0]
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	68b9      	ldr	r1, [r7, #8]
 800bfd6:	68f8      	ldr	r0, [r7, #12]
 800bfd8:	f000 f80e 	bl	800bff8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bfdc:	69f8      	ldr	r0, [r7, #28]
 800bfde:	f000 f8ab 	bl	800c138 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	61bb      	str	r3, [r7, #24]
 800bfe6:	e002      	b.n	800bfee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bfe8:	f04f 33ff 	mov.w	r3, #4294967295
 800bfec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bfee:	69bb      	ldr	r3, [r7, #24]
	}
 800bff0:	4618      	mov	r0, r3
 800bff2:	3720      	adds	r7, #32
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd80      	pop	{r7, pc}

0800bff8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b088      	sub	sp, #32
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	60f8      	str	r0, [r7, #12]
 800c000:	60b9      	str	r1, [r7, #8]
 800c002:	607a      	str	r2, [r7, #4]
 800c004:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c008:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c00a:	6879      	ldr	r1, [r7, #4]
 800c00c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c010:	440b      	add	r3, r1
 800c012:	009b      	lsls	r3, r3, #2
 800c014:	4413      	add	r3, r2
 800c016:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c018:	69bb      	ldr	r3, [r7, #24]
 800c01a:	f023 0307 	bic.w	r3, r3, #7
 800c01e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c020:	69bb      	ldr	r3, [r7, #24]
 800c022:	f003 0307 	and.w	r3, r3, #7
 800c026:	2b00      	cmp	r3, #0
 800c028:	d00c      	beq.n	800c044 <prvInitialiseNewTask+0x4c>
	__asm volatile
 800c02a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c02e:	b672      	cpsid	i
 800c030:	f383 8811 	msr	BASEPRI, r3
 800c034:	f3bf 8f6f 	isb	sy
 800c038:	f3bf 8f4f 	dsb	sy
 800c03c:	b662      	cpsie	i
 800c03e:	617b      	str	r3, [r7, #20]
}
 800c040:	bf00      	nop
 800c042:	e7fe      	b.n	800c042 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d01f      	beq.n	800c08a <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c04a:	2300      	movs	r3, #0
 800c04c:	61fb      	str	r3, [r7, #28]
 800c04e:	e012      	b.n	800c076 <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c050:	68ba      	ldr	r2, [r7, #8]
 800c052:	69fb      	ldr	r3, [r7, #28]
 800c054:	4413      	add	r3, r2
 800c056:	7819      	ldrb	r1, [r3, #0]
 800c058:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c05a:	69fb      	ldr	r3, [r7, #28]
 800c05c:	4413      	add	r3, r2
 800c05e:	3334      	adds	r3, #52	; 0x34
 800c060:	460a      	mov	r2, r1
 800c062:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c064:	68ba      	ldr	r2, [r7, #8]
 800c066:	69fb      	ldr	r3, [r7, #28]
 800c068:	4413      	add	r3, r2
 800c06a:	781b      	ldrb	r3, [r3, #0]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d006      	beq.n	800c07e <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c070:	69fb      	ldr	r3, [r7, #28]
 800c072:	3301      	adds	r3, #1
 800c074:	61fb      	str	r3, [r7, #28]
 800c076:	69fb      	ldr	r3, [r7, #28]
 800c078:	2b0f      	cmp	r3, #15
 800c07a:	d9e9      	bls.n	800c050 <prvInitialiseNewTask+0x58>
 800c07c:	e000      	b.n	800c080 <prvInitialiseNewTask+0x88>
			{
				break;
 800c07e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c082:	2200      	movs	r2, #0
 800c084:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c088:	e003      	b.n	800c092 <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c08a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c08c:	2200      	movs	r2, #0
 800c08e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c094:	2b06      	cmp	r3, #6
 800c096:	d901      	bls.n	800c09c <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c098:	2306      	movs	r3, #6
 800c09a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c09c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c09e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c0a0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c0a6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c0a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c0ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0b0:	3304      	adds	r3, #4
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f7ff f87b 	bl	800b1ae <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c0b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0ba:	3318      	adds	r3, #24
 800c0bc:	4618      	mov	r0, r3
 800c0be:	f7ff f876 	bl	800b1ae <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c0c6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c0c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ca:	f1c3 0207 	rsb	r2, r3, #7
 800c0ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0d0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c0d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c0d6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c0d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0da:	2200      	movs	r2, #0
 800c0dc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c0e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c0e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0ea:	334c      	adds	r3, #76	; 0x4c
 800c0ec:	2260      	movs	r2, #96	; 0x60
 800c0ee:	2100      	movs	r1, #0
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f001 fc8f 	bl	800da14 <memset>
 800c0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0f8:	4a0c      	ldr	r2, [pc, #48]	; (800c12c <prvInitialiseNewTask+0x134>)
 800c0fa:	651a      	str	r2, [r3, #80]	; 0x50
 800c0fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0fe:	4a0c      	ldr	r2, [pc, #48]	; (800c130 <prvInitialiseNewTask+0x138>)
 800c100:	655a      	str	r2, [r3, #84]	; 0x54
 800c102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c104:	4a0b      	ldr	r2, [pc, #44]	; (800c134 <prvInitialiseNewTask+0x13c>)
 800c106:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c108:	683a      	ldr	r2, [r7, #0]
 800c10a:	68f9      	ldr	r1, [r7, #12]
 800c10c:	69b8      	ldr	r0, [r7, #24]
 800c10e:	f001 f82f 	bl	800d170 <pxPortInitialiseStack>
 800c112:	4602      	mov	r2, r0
 800c114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c116:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d002      	beq.n	800c124 <prvInitialiseNewTask+0x12c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c11e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c120:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c122:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c124:	bf00      	nop
 800c126:	3720      	adds	r7, #32
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}
 800c12c:	08033e48 	.word	0x08033e48
 800c130:	08033e68 	.word	0x08033e68
 800c134:	08033e28 	.word	0x08033e28

0800c138 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b082      	sub	sp, #8
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c140:	f001 f924 	bl	800d38c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c144:	4b2a      	ldr	r3, [pc, #168]	; (800c1f0 <prvAddNewTaskToReadyList+0xb8>)
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	3301      	adds	r3, #1
 800c14a:	4a29      	ldr	r2, [pc, #164]	; (800c1f0 <prvAddNewTaskToReadyList+0xb8>)
 800c14c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c14e:	4b29      	ldr	r3, [pc, #164]	; (800c1f4 <prvAddNewTaskToReadyList+0xbc>)
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d109      	bne.n	800c16a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c156:	4a27      	ldr	r2, [pc, #156]	; (800c1f4 <prvAddNewTaskToReadyList+0xbc>)
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c15c:	4b24      	ldr	r3, [pc, #144]	; (800c1f0 <prvAddNewTaskToReadyList+0xb8>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	2b01      	cmp	r3, #1
 800c162:	d110      	bne.n	800c186 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c164:	f000 fd00 	bl	800cb68 <prvInitialiseTaskLists>
 800c168:	e00d      	b.n	800c186 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c16a:	4b23      	ldr	r3, [pc, #140]	; (800c1f8 <prvAddNewTaskToReadyList+0xc0>)
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d109      	bne.n	800c186 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c172:	4b20      	ldr	r3, [pc, #128]	; (800c1f4 <prvAddNewTaskToReadyList+0xbc>)
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d802      	bhi.n	800c186 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c180:	4a1c      	ldr	r2, [pc, #112]	; (800c1f4 <prvAddNewTaskToReadyList+0xbc>)
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c186:	4b1d      	ldr	r3, [pc, #116]	; (800c1fc <prvAddNewTaskToReadyList+0xc4>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	3301      	adds	r3, #1
 800c18c:	4a1b      	ldr	r2, [pc, #108]	; (800c1fc <prvAddNewTaskToReadyList+0xc4>)
 800c18e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c194:	2201      	movs	r2, #1
 800c196:	409a      	lsls	r2, r3
 800c198:	4b19      	ldr	r3, [pc, #100]	; (800c200 <prvAddNewTaskToReadyList+0xc8>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	4313      	orrs	r3, r2
 800c19e:	4a18      	ldr	r2, [pc, #96]	; (800c200 <prvAddNewTaskToReadyList+0xc8>)
 800c1a0:	6013      	str	r3, [r2, #0]
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1a6:	4613      	mov	r3, r2
 800c1a8:	009b      	lsls	r3, r3, #2
 800c1aa:	4413      	add	r3, r2
 800c1ac:	009b      	lsls	r3, r3, #2
 800c1ae:	4a15      	ldr	r2, [pc, #84]	; (800c204 <prvAddNewTaskToReadyList+0xcc>)
 800c1b0:	441a      	add	r2, r3
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	3304      	adds	r3, #4
 800c1b6:	4619      	mov	r1, r3
 800c1b8:	4610      	mov	r0, r2
 800c1ba:	f7ff f805 	bl	800b1c8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c1be:	f001 f919 	bl	800d3f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c1c2:	4b0d      	ldr	r3, [pc, #52]	; (800c1f8 <prvAddNewTaskToReadyList+0xc0>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d00e      	beq.n	800c1e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c1ca:	4b0a      	ldr	r3, [pc, #40]	; (800c1f4 <prvAddNewTaskToReadyList+0xbc>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d207      	bcs.n	800c1e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c1d8:	4b0b      	ldr	r3, [pc, #44]	; (800c208 <prvAddNewTaskToReadyList+0xd0>)
 800c1da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1de:	601a      	str	r2, [r3, #0]
 800c1e0:	f3bf 8f4f 	dsb	sy
 800c1e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c1e8:	bf00      	nop
 800c1ea:	3708      	adds	r7, #8
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	200006a8 	.word	0x200006a8
 800c1f4:	200005a8 	.word	0x200005a8
 800c1f8:	200006b4 	.word	0x200006b4
 800c1fc:	200006c4 	.word	0x200006c4
 800c200:	200006b0 	.word	0x200006b0
 800c204:	200005ac 	.word	0x200005ac
 800c208:	e000ed04 	.word	0xe000ed04

0800c20c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800c214:	f001 f8ba 	bl	800d38c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d102      	bne.n	800c224 <vTaskDelete+0x18>
 800c21e:	4b3a      	ldr	r3, [pc, #232]	; (800c308 <vTaskDelete+0xfc>)
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	e000      	b.n	800c226 <vTaskDelete+0x1a>
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	3304      	adds	r3, #4
 800c22c:	4618      	mov	r0, r3
 800c22e:	f7ff f828 	bl	800b282 <uxListRemove>
 800c232:	4603      	mov	r3, r0
 800c234:	2b00      	cmp	r3, #0
 800c236:	d115      	bne.n	800c264 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c23c:	4933      	ldr	r1, [pc, #204]	; (800c30c <vTaskDelete+0x100>)
 800c23e:	4613      	mov	r3, r2
 800c240:	009b      	lsls	r3, r3, #2
 800c242:	4413      	add	r3, r2
 800c244:	009b      	lsls	r3, r3, #2
 800c246:	440b      	add	r3, r1
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d10a      	bne.n	800c264 <vTaskDelete+0x58>
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c252:	2201      	movs	r2, #1
 800c254:	fa02 f303 	lsl.w	r3, r2, r3
 800c258:	43da      	mvns	r2, r3
 800c25a:	4b2d      	ldr	r3, [pc, #180]	; (800c310 <vTaskDelete+0x104>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4013      	ands	r3, r2
 800c260:	4a2b      	ldr	r2, [pc, #172]	; (800c310 <vTaskDelete+0x104>)
 800c262:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d004      	beq.n	800c276 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	3318      	adds	r3, #24
 800c270:	4618      	mov	r0, r3
 800c272:	f7ff f806 	bl	800b282 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800c276:	4b27      	ldr	r3, [pc, #156]	; (800c314 <vTaskDelete+0x108>)
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	3301      	adds	r3, #1
 800c27c:	4a25      	ldr	r2, [pc, #148]	; (800c314 <vTaskDelete+0x108>)
 800c27e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800c280:	4b21      	ldr	r3, [pc, #132]	; (800c308 <vTaskDelete+0xfc>)
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	68fa      	ldr	r2, [r7, #12]
 800c286:	429a      	cmp	r2, r3
 800c288:	d10b      	bne.n	800c2a2 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	3304      	adds	r3, #4
 800c28e:	4619      	mov	r1, r3
 800c290:	4821      	ldr	r0, [pc, #132]	; (800c318 <vTaskDelete+0x10c>)
 800c292:	f7fe ff99 	bl	800b1c8 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800c296:	4b21      	ldr	r3, [pc, #132]	; (800c31c <vTaskDelete+0x110>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	3301      	adds	r3, #1
 800c29c:	4a1f      	ldr	r2, [pc, #124]	; (800c31c <vTaskDelete+0x110>)
 800c29e:	6013      	str	r3, [r2, #0]
 800c2a0:	e009      	b.n	800c2b6 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800c2a2:	4b1f      	ldr	r3, [pc, #124]	; (800c320 <vTaskDelete+0x114>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	3b01      	subs	r3, #1
 800c2a8:	4a1d      	ldr	r2, [pc, #116]	; (800c320 <vTaskDelete+0x114>)
 800c2aa:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800c2ac:	68f8      	ldr	r0, [r7, #12]
 800c2ae:	f000 fcc9 	bl	800cc44 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800c2b2:	f000 fcfd 	bl	800ccb0 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800c2b6:	f001 f89d 	bl	800d3f4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800c2ba:	4b1a      	ldr	r3, [pc, #104]	; (800c324 <vTaskDelete+0x118>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d01d      	beq.n	800c2fe <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 800c2c2:	4b11      	ldr	r3, [pc, #68]	; (800c308 <vTaskDelete+0xfc>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	68fa      	ldr	r2, [r7, #12]
 800c2c8:	429a      	cmp	r2, r3
 800c2ca:	d118      	bne.n	800c2fe <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800c2cc:	4b16      	ldr	r3, [pc, #88]	; (800c328 <vTaskDelete+0x11c>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00c      	beq.n	800c2ee <vTaskDelete+0xe2>
	__asm volatile
 800c2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2d8:	b672      	cpsid	i
 800c2da:	f383 8811 	msr	BASEPRI, r3
 800c2de:	f3bf 8f6f 	isb	sy
 800c2e2:	f3bf 8f4f 	dsb	sy
 800c2e6:	b662      	cpsie	i
 800c2e8:	60bb      	str	r3, [r7, #8]
}
 800c2ea:	bf00      	nop
 800c2ec:	e7fe      	b.n	800c2ec <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800c2ee:	4b0f      	ldr	r3, [pc, #60]	; (800c32c <vTaskDelete+0x120>)
 800c2f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c2f4:	601a      	str	r2, [r3, #0]
 800c2f6:	f3bf 8f4f 	dsb	sy
 800c2fa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c2fe:	bf00      	nop
 800c300:	3710      	adds	r7, #16
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}
 800c306:	bf00      	nop
 800c308:	200005a8 	.word	0x200005a8
 800c30c:	200005ac 	.word	0x200005ac
 800c310:	200006b0 	.word	0x200006b0
 800c314:	200006c4 	.word	0x200006c4
 800c318:	2000067c 	.word	0x2000067c
 800c31c:	20000690 	.word	0x20000690
 800c320:	200006a8 	.word	0x200006a8
 800c324:	200006b4 	.word	0x200006b4
 800c328:	200006d0 	.word	0x200006d0
 800c32c:	e000ed04 	.word	0xe000ed04

0800c330 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c330:	b580      	push	{r7, lr}
 800c332:	b08a      	sub	sp, #40	; 0x28
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c33a:	2300      	movs	r3, #0
 800c33c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d10c      	bne.n	800c35e <vTaskDelayUntil+0x2e>
	__asm volatile
 800c344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c348:	b672      	cpsid	i
 800c34a:	f383 8811 	msr	BASEPRI, r3
 800c34e:	f3bf 8f6f 	isb	sy
 800c352:	f3bf 8f4f 	dsb	sy
 800c356:	b662      	cpsie	i
 800c358:	617b      	str	r3, [r7, #20]
}
 800c35a:	bf00      	nop
 800c35c:	e7fe      	b.n	800c35c <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d10c      	bne.n	800c37e <vTaskDelayUntil+0x4e>
	__asm volatile
 800c364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c368:	b672      	cpsid	i
 800c36a:	f383 8811 	msr	BASEPRI, r3
 800c36e:	f3bf 8f6f 	isb	sy
 800c372:	f3bf 8f4f 	dsb	sy
 800c376:	b662      	cpsie	i
 800c378:	613b      	str	r3, [r7, #16]
}
 800c37a:	bf00      	nop
 800c37c:	e7fe      	b.n	800c37c <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 800c37e:	4b2b      	ldr	r3, [pc, #172]	; (800c42c <vTaskDelayUntil+0xfc>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d00c      	beq.n	800c3a0 <vTaskDelayUntil+0x70>
	__asm volatile
 800c386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c38a:	b672      	cpsid	i
 800c38c:	f383 8811 	msr	BASEPRI, r3
 800c390:	f3bf 8f6f 	isb	sy
 800c394:	f3bf 8f4f 	dsb	sy
 800c398:	b662      	cpsie	i
 800c39a:	60fb      	str	r3, [r7, #12]
}
 800c39c:	bf00      	nop
 800c39e:	e7fe      	b.n	800c39e <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 800c3a0:	f000 f8ee 	bl	800c580 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c3a4:	4b22      	ldr	r3, [pc, #136]	; (800c430 <vTaskDelayUntil+0x100>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	683a      	ldr	r2, [r7, #0]
 800c3b0:	4413      	add	r3, r2
 800c3b2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	6a3a      	ldr	r2, [r7, #32]
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d20b      	bcs.n	800c3d6 <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	69fa      	ldr	r2, [r7, #28]
 800c3c4:	429a      	cmp	r2, r3
 800c3c6:	d211      	bcs.n	800c3ec <vTaskDelayUntil+0xbc>
 800c3c8:	69fa      	ldr	r2, [r7, #28]
 800c3ca:	6a3b      	ldr	r3, [r7, #32]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d90d      	bls.n	800c3ec <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	627b      	str	r3, [r7, #36]	; 0x24
 800c3d4:	e00a      	b.n	800c3ec <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	69fa      	ldr	r2, [r7, #28]
 800c3dc:	429a      	cmp	r2, r3
 800c3de:	d303      	bcc.n	800c3e8 <vTaskDelayUntil+0xb8>
 800c3e0:	69fa      	ldr	r2, [r7, #28]
 800c3e2:	6a3b      	ldr	r3, [r7, #32]
 800c3e4:	429a      	cmp	r2, r3
 800c3e6:	d901      	bls.n	800c3ec <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	69fa      	ldr	r2, [r7, #28]
 800c3f0:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c3f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d006      	beq.n	800c406 <vTaskDelayUntil+0xd6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c3f8:	69fa      	ldr	r2, [r7, #28]
 800c3fa:	6a3b      	ldr	r3, [r7, #32]
 800c3fc:	1ad3      	subs	r3, r2, r3
 800c3fe:	2100      	movs	r1, #0
 800c400:	4618      	mov	r0, r3
 800c402:	f000 fe4f 	bl	800d0a4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c406:	f000 f8c9 	bl	800c59c <xTaskResumeAll>
 800c40a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c40c:	69bb      	ldr	r3, [r7, #24]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d107      	bne.n	800c422 <vTaskDelayUntil+0xf2>
		{
			portYIELD_WITHIN_API();
 800c412:	4b08      	ldr	r3, [pc, #32]	; (800c434 <vTaskDelayUntil+0x104>)
 800c414:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c418:	601a      	str	r2, [r3, #0]
 800c41a:	f3bf 8f4f 	dsb	sy
 800c41e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c422:	bf00      	nop
 800c424:	3728      	adds	r7, #40	; 0x28
 800c426:	46bd      	mov	sp, r7
 800c428:	bd80      	pop	{r7, pc}
 800c42a:	bf00      	nop
 800c42c:	200006d0 	.word	0x200006d0
 800c430:	200006ac 	.word	0x200006ac
 800c434:	e000ed04 	.word	0xe000ed04

0800c438 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b084      	sub	sp, #16
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c440:	2300      	movs	r3, #0
 800c442:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d019      	beq.n	800c47e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c44a:	4b14      	ldr	r3, [pc, #80]	; (800c49c <vTaskDelay+0x64>)
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d00c      	beq.n	800c46c <vTaskDelay+0x34>
	__asm volatile
 800c452:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c456:	b672      	cpsid	i
 800c458:	f383 8811 	msr	BASEPRI, r3
 800c45c:	f3bf 8f6f 	isb	sy
 800c460:	f3bf 8f4f 	dsb	sy
 800c464:	b662      	cpsie	i
 800c466:	60bb      	str	r3, [r7, #8]
}
 800c468:	bf00      	nop
 800c46a:	e7fe      	b.n	800c46a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800c46c:	f000 f888 	bl	800c580 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c470:	2100      	movs	r1, #0
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f000 fe16 	bl	800d0a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c478:	f000 f890 	bl	800c59c <xTaskResumeAll>
 800c47c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d107      	bne.n	800c494 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800c484:	4b06      	ldr	r3, [pc, #24]	; (800c4a0 <vTaskDelay+0x68>)
 800c486:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c48a:	601a      	str	r2, [r3, #0]
 800c48c:	f3bf 8f4f 	dsb	sy
 800c490:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c494:	bf00      	nop
 800c496:	3710      	adds	r7, #16
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}
 800c49c:	200006d0 	.word	0x200006d0
 800c4a0:	e000ed04 	.word	0xe000ed04

0800c4a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b08a      	sub	sp, #40	; 0x28
 800c4a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c4b2:	463a      	mov	r2, r7
 800c4b4:	1d39      	adds	r1, r7, #4
 800c4b6:	f107 0308 	add.w	r3, r7, #8
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f7f4 f824 	bl	8000508 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c4c0:	6839      	ldr	r1, [r7, #0]
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	68ba      	ldr	r2, [r7, #8]
 800c4c6:	9202      	str	r2, [sp, #8]
 800c4c8:	9301      	str	r3, [sp, #4]
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	9300      	str	r3, [sp, #0]
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	460a      	mov	r2, r1
 800c4d2:	4923      	ldr	r1, [pc, #140]	; (800c560 <vTaskStartScheduler+0xbc>)
 800c4d4:	4823      	ldr	r0, [pc, #140]	; (800c564 <vTaskStartScheduler+0xc0>)
 800c4d6:	f7ff fce7 	bl	800bea8 <xTaskCreateStatic>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	4a22      	ldr	r2, [pc, #136]	; (800c568 <vTaskStartScheduler+0xc4>)
 800c4de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c4e0:	4b21      	ldr	r3, [pc, #132]	; (800c568 <vTaskStartScheduler+0xc4>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d002      	beq.n	800c4ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	617b      	str	r3, [r7, #20]
 800c4ec:	e001      	b.n	800c4f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	2b01      	cmp	r3, #1
 800c4f6:	d11d      	bne.n	800c534 <vTaskStartScheduler+0x90>
	__asm volatile
 800c4f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4fc:	b672      	cpsid	i
 800c4fe:	f383 8811 	msr	BASEPRI, r3
 800c502:	f3bf 8f6f 	isb	sy
 800c506:	f3bf 8f4f 	dsb	sy
 800c50a:	b662      	cpsie	i
 800c50c:	613b      	str	r3, [r7, #16]
}
 800c50e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c510:	4b16      	ldr	r3, [pc, #88]	; (800c56c <vTaskStartScheduler+0xc8>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	334c      	adds	r3, #76	; 0x4c
 800c516:	4a16      	ldr	r2, [pc, #88]	; (800c570 <vTaskStartScheduler+0xcc>)
 800c518:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c51a:	4b16      	ldr	r3, [pc, #88]	; (800c574 <vTaskStartScheduler+0xd0>)
 800c51c:	f04f 32ff 	mov.w	r2, #4294967295
 800c520:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c522:	4b15      	ldr	r3, [pc, #84]	; (800c578 <vTaskStartScheduler+0xd4>)
 800c524:	2201      	movs	r2, #1
 800c526:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c528:	4b14      	ldr	r3, [pc, #80]	; (800c57c <vTaskStartScheduler+0xd8>)
 800c52a:	2200      	movs	r2, #0
 800c52c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c52e:	f000 feaf 	bl	800d290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c532:	e010      	b.n	800c556 <vTaskStartScheduler+0xb2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c534:	697b      	ldr	r3, [r7, #20]
 800c536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c53a:	d10c      	bne.n	800c556 <vTaskStartScheduler+0xb2>
	__asm volatile
 800c53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c540:	b672      	cpsid	i
 800c542:	f383 8811 	msr	BASEPRI, r3
 800c546:	f3bf 8f6f 	isb	sy
 800c54a:	f3bf 8f4f 	dsb	sy
 800c54e:	b662      	cpsie	i
 800c550:	60fb      	str	r3, [r7, #12]
}
 800c552:	bf00      	nop
 800c554:	e7fe      	b.n	800c554 <vTaskStartScheduler+0xb0>
}
 800c556:	bf00      	nop
 800c558:	3718      	adds	r7, #24
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop
 800c560:	0800dc8c 	.word	0x0800dc8c
 800c564:	0800cb39 	.word	0x0800cb39
 800c568:	200006cc 	.word	0x200006cc
 800c56c:	200005a8 	.word	0x200005a8
 800c570:	20000050 	.word	0x20000050
 800c574:	200006c8 	.word	0x200006c8
 800c578:	200006b4 	.word	0x200006b4
 800c57c:	200006ac 	.word	0x200006ac

0800c580 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c580:	b480      	push	{r7}
 800c582:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c584:	4b04      	ldr	r3, [pc, #16]	; (800c598 <vTaskSuspendAll+0x18>)
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	3301      	adds	r3, #1
 800c58a:	4a03      	ldr	r2, [pc, #12]	; (800c598 <vTaskSuspendAll+0x18>)
 800c58c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c58e:	bf00      	nop
 800c590:	46bd      	mov	sp, r7
 800c592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c596:	4770      	bx	lr
 800c598:	200006d0 	.word	0x200006d0

0800c59c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c5aa:	4b42      	ldr	r3, [pc, #264]	; (800c6b4 <xTaskResumeAll+0x118>)
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d10c      	bne.n	800c5cc <xTaskResumeAll+0x30>
	__asm volatile
 800c5b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5b6:	b672      	cpsid	i
 800c5b8:	f383 8811 	msr	BASEPRI, r3
 800c5bc:	f3bf 8f6f 	isb	sy
 800c5c0:	f3bf 8f4f 	dsb	sy
 800c5c4:	b662      	cpsie	i
 800c5c6:	603b      	str	r3, [r7, #0]
}
 800c5c8:	bf00      	nop
 800c5ca:	e7fe      	b.n	800c5ca <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c5cc:	f000 fede 	bl	800d38c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c5d0:	4b38      	ldr	r3, [pc, #224]	; (800c6b4 <xTaskResumeAll+0x118>)
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	3b01      	subs	r3, #1
 800c5d6:	4a37      	ldr	r2, [pc, #220]	; (800c6b4 <xTaskResumeAll+0x118>)
 800c5d8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5da:	4b36      	ldr	r3, [pc, #216]	; (800c6b4 <xTaskResumeAll+0x118>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d161      	bne.n	800c6a6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c5e2:	4b35      	ldr	r3, [pc, #212]	; (800c6b8 <xTaskResumeAll+0x11c>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d05d      	beq.n	800c6a6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c5ea:	e02e      	b.n	800c64a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c5ec:	4b33      	ldr	r3, [pc, #204]	; (800c6bc <xTaskResumeAll+0x120>)
 800c5ee:	68db      	ldr	r3, [r3, #12]
 800c5f0:	68db      	ldr	r3, [r3, #12]
 800c5f2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	3318      	adds	r3, #24
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f7fe fe42 	bl	800b282 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	3304      	adds	r3, #4
 800c602:	4618      	mov	r0, r3
 800c604:	f7fe fe3d 	bl	800b282 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c60c:	2201      	movs	r2, #1
 800c60e:	409a      	lsls	r2, r3
 800c610:	4b2b      	ldr	r3, [pc, #172]	; (800c6c0 <xTaskResumeAll+0x124>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	4313      	orrs	r3, r2
 800c616:	4a2a      	ldr	r2, [pc, #168]	; (800c6c0 <xTaskResumeAll+0x124>)
 800c618:	6013      	str	r3, [r2, #0]
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c61e:	4613      	mov	r3, r2
 800c620:	009b      	lsls	r3, r3, #2
 800c622:	4413      	add	r3, r2
 800c624:	009b      	lsls	r3, r3, #2
 800c626:	4a27      	ldr	r2, [pc, #156]	; (800c6c4 <xTaskResumeAll+0x128>)
 800c628:	441a      	add	r2, r3
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	3304      	adds	r3, #4
 800c62e:	4619      	mov	r1, r3
 800c630:	4610      	mov	r0, r2
 800c632:	f7fe fdc9 	bl	800b1c8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c63a:	4b23      	ldr	r3, [pc, #140]	; (800c6c8 <xTaskResumeAll+0x12c>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c640:	429a      	cmp	r2, r3
 800c642:	d302      	bcc.n	800c64a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c644:	4b21      	ldr	r3, [pc, #132]	; (800c6cc <xTaskResumeAll+0x130>)
 800c646:	2201      	movs	r2, #1
 800c648:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c64a:	4b1c      	ldr	r3, [pc, #112]	; (800c6bc <xTaskResumeAll+0x120>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d1cc      	bne.n	800c5ec <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d001      	beq.n	800c65c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c658:	f000 fb2a 	bl	800ccb0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c65c:	4b1c      	ldr	r3, [pc, #112]	; (800c6d0 <xTaskResumeAll+0x134>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d010      	beq.n	800c68a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c668:	f000 f836 	bl	800c6d8 <xTaskIncrementTick>
 800c66c:	4603      	mov	r3, r0
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d002      	beq.n	800c678 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c672:	4b16      	ldr	r3, [pc, #88]	; (800c6cc <xTaskResumeAll+0x130>)
 800c674:	2201      	movs	r2, #1
 800c676:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	3b01      	subs	r3, #1
 800c67c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d1f1      	bne.n	800c668 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800c684:	4b12      	ldr	r3, [pc, #72]	; (800c6d0 <xTaskResumeAll+0x134>)
 800c686:	2200      	movs	r2, #0
 800c688:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c68a:	4b10      	ldr	r3, [pc, #64]	; (800c6cc <xTaskResumeAll+0x130>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d009      	beq.n	800c6a6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c692:	2301      	movs	r3, #1
 800c694:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c696:	4b0f      	ldr	r3, [pc, #60]	; (800c6d4 <xTaskResumeAll+0x138>)
 800c698:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c69c:	601a      	str	r2, [r3, #0]
 800c69e:	f3bf 8f4f 	dsb	sy
 800c6a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c6a6:	f000 fea5 	bl	800d3f4 <vPortExitCritical>

	return xAlreadyYielded;
 800c6aa:	68bb      	ldr	r3, [r7, #8]
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	3710      	adds	r7, #16
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}
 800c6b4:	200006d0 	.word	0x200006d0
 800c6b8:	200006a8 	.word	0x200006a8
 800c6bc:	20000668 	.word	0x20000668
 800c6c0:	200006b0 	.word	0x200006b0
 800c6c4:	200005ac 	.word	0x200005ac
 800c6c8:	200005a8 	.word	0x200005a8
 800c6cc:	200006bc 	.word	0x200006bc
 800c6d0:	200006b8 	.word	0x200006b8
 800c6d4:	e000ed04 	.word	0xe000ed04

0800c6d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b086      	sub	sp, #24
 800c6dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c6e2:	4b4f      	ldr	r3, [pc, #316]	; (800c820 <xTaskIncrementTick+0x148>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	f040 808a 	bne.w	800c800 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c6ec:	4b4d      	ldr	r3, [pc, #308]	; (800c824 <xTaskIncrementTick+0x14c>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	3301      	adds	r3, #1
 800c6f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c6f4:	4a4b      	ldr	r2, [pc, #300]	; (800c824 <xTaskIncrementTick+0x14c>)
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c6fa:	693b      	ldr	r3, [r7, #16]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d122      	bne.n	800c746 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800c700:	4b49      	ldr	r3, [pc, #292]	; (800c828 <xTaskIncrementTick+0x150>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d00c      	beq.n	800c724 <xTaskIncrementTick+0x4c>
	__asm volatile
 800c70a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c70e:	b672      	cpsid	i
 800c710:	f383 8811 	msr	BASEPRI, r3
 800c714:	f3bf 8f6f 	isb	sy
 800c718:	f3bf 8f4f 	dsb	sy
 800c71c:	b662      	cpsie	i
 800c71e:	603b      	str	r3, [r7, #0]
}
 800c720:	bf00      	nop
 800c722:	e7fe      	b.n	800c722 <xTaskIncrementTick+0x4a>
 800c724:	4b40      	ldr	r3, [pc, #256]	; (800c828 <xTaskIncrementTick+0x150>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	60fb      	str	r3, [r7, #12]
 800c72a:	4b40      	ldr	r3, [pc, #256]	; (800c82c <xTaskIncrementTick+0x154>)
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	4a3e      	ldr	r2, [pc, #248]	; (800c828 <xTaskIncrementTick+0x150>)
 800c730:	6013      	str	r3, [r2, #0]
 800c732:	4a3e      	ldr	r2, [pc, #248]	; (800c82c <xTaskIncrementTick+0x154>)
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	6013      	str	r3, [r2, #0]
 800c738:	4b3d      	ldr	r3, [pc, #244]	; (800c830 <xTaskIncrementTick+0x158>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	3301      	adds	r3, #1
 800c73e:	4a3c      	ldr	r2, [pc, #240]	; (800c830 <xTaskIncrementTick+0x158>)
 800c740:	6013      	str	r3, [r2, #0]
 800c742:	f000 fab5 	bl	800ccb0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c746:	4b3b      	ldr	r3, [pc, #236]	; (800c834 <xTaskIncrementTick+0x15c>)
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	693a      	ldr	r2, [r7, #16]
 800c74c:	429a      	cmp	r2, r3
 800c74e:	d348      	bcc.n	800c7e2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c750:	4b35      	ldr	r3, [pc, #212]	; (800c828 <xTaskIncrementTick+0x150>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d104      	bne.n	800c764 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c75a:	4b36      	ldr	r3, [pc, #216]	; (800c834 <xTaskIncrementTick+0x15c>)
 800c75c:	f04f 32ff 	mov.w	r2, #4294967295
 800c760:	601a      	str	r2, [r3, #0]
					break;
 800c762:	e03e      	b.n	800c7e2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c764:	4b30      	ldr	r3, [pc, #192]	; (800c828 <xTaskIncrementTick+0x150>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	68db      	ldr	r3, [r3, #12]
 800c76a:	68db      	ldr	r3, [r3, #12]
 800c76c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	685b      	ldr	r3, [r3, #4]
 800c772:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c774:	693a      	ldr	r2, [r7, #16]
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	429a      	cmp	r2, r3
 800c77a:	d203      	bcs.n	800c784 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c77c:	4a2d      	ldr	r2, [pc, #180]	; (800c834 <xTaskIncrementTick+0x15c>)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c782:	e02e      	b.n	800c7e2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	3304      	adds	r3, #4
 800c788:	4618      	mov	r0, r3
 800c78a:	f7fe fd7a 	bl	800b282 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c792:	2b00      	cmp	r3, #0
 800c794:	d004      	beq.n	800c7a0 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c796:	68bb      	ldr	r3, [r7, #8]
 800c798:	3318      	adds	r3, #24
 800c79a:	4618      	mov	r0, r3
 800c79c:	f7fe fd71 	bl	800b282 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7a4:	2201      	movs	r2, #1
 800c7a6:	409a      	lsls	r2, r3
 800c7a8:	4b23      	ldr	r3, [pc, #140]	; (800c838 <xTaskIncrementTick+0x160>)
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	4313      	orrs	r3, r2
 800c7ae:	4a22      	ldr	r2, [pc, #136]	; (800c838 <xTaskIncrementTick+0x160>)
 800c7b0:	6013      	str	r3, [r2, #0]
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7b6:	4613      	mov	r3, r2
 800c7b8:	009b      	lsls	r3, r3, #2
 800c7ba:	4413      	add	r3, r2
 800c7bc:	009b      	lsls	r3, r3, #2
 800c7be:	4a1f      	ldr	r2, [pc, #124]	; (800c83c <xTaskIncrementTick+0x164>)
 800c7c0:	441a      	add	r2, r3
 800c7c2:	68bb      	ldr	r3, [r7, #8]
 800c7c4:	3304      	adds	r3, #4
 800c7c6:	4619      	mov	r1, r3
 800c7c8:	4610      	mov	r0, r2
 800c7ca:	f7fe fcfd 	bl	800b1c8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c7ce:	68bb      	ldr	r3, [r7, #8]
 800c7d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7d2:	4b1b      	ldr	r3, [pc, #108]	; (800c840 <xTaskIncrementTick+0x168>)
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d3b9      	bcc.n	800c750 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800c7dc:	2301      	movs	r3, #1
 800c7de:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c7e0:	e7b6      	b.n	800c750 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c7e2:	4b17      	ldr	r3, [pc, #92]	; (800c840 <xTaskIncrementTick+0x168>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7e8:	4914      	ldr	r1, [pc, #80]	; (800c83c <xTaskIncrementTick+0x164>)
 800c7ea:	4613      	mov	r3, r2
 800c7ec:	009b      	lsls	r3, r3, #2
 800c7ee:	4413      	add	r3, r2
 800c7f0:	009b      	lsls	r3, r3, #2
 800c7f2:	440b      	add	r3, r1
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	2b01      	cmp	r3, #1
 800c7f8:	d907      	bls.n	800c80a <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	617b      	str	r3, [r7, #20]
 800c7fe:	e004      	b.n	800c80a <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c800:	4b10      	ldr	r3, [pc, #64]	; (800c844 <xTaskIncrementTick+0x16c>)
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	3301      	adds	r3, #1
 800c806:	4a0f      	ldr	r2, [pc, #60]	; (800c844 <xTaskIncrementTick+0x16c>)
 800c808:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c80a:	4b0f      	ldr	r3, [pc, #60]	; (800c848 <xTaskIncrementTick+0x170>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d001      	beq.n	800c816 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800c812:	2301      	movs	r3, #1
 800c814:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c816:	697b      	ldr	r3, [r7, #20]
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3718      	adds	r7, #24
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}
 800c820:	200006d0 	.word	0x200006d0
 800c824:	200006ac 	.word	0x200006ac
 800c828:	20000660 	.word	0x20000660
 800c82c:	20000664 	.word	0x20000664
 800c830:	200006c0 	.word	0x200006c0
 800c834:	200006c8 	.word	0x200006c8
 800c838:	200006b0 	.word	0x200006b0
 800c83c:	200005ac 	.word	0x200005ac
 800c840:	200005a8 	.word	0x200005a8
 800c844:	200006b8 	.word	0x200006b8
 800c848:	200006bc 	.word	0x200006bc

0800c84c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c84c:	b480      	push	{r7}
 800c84e:	b087      	sub	sp, #28
 800c850:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c852:	4b2a      	ldr	r3, [pc, #168]	; (800c8fc <vTaskSwitchContext+0xb0>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d003      	beq.n	800c862 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c85a:	4b29      	ldr	r3, [pc, #164]	; (800c900 <vTaskSwitchContext+0xb4>)
 800c85c:	2201      	movs	r2, #1
 800c85e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c860:	e046      	b.n	800c8f0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800c862:	4b27      	ldr	r3, [pc, #156]	; (800c900 <vTaskSwitchContext+0xb4>)
 800c864:	2200      	movs	r2, #0
 800c866:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c868:	4b26      	ldr	r3, [pc, #152]	; (800c904 <vTaskSwitchContext+0xb8>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	fab3 f383 	clz	r3, r3
 800c874:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c876:	7afb      	ldrb	r3, [r7, #11]
 800c878:	f1c3 031f 	rsb	r3, r3, #31
 800c87c:	617b      	str	r3, [r7, #20]
 800c87e:	4922      	ldr	r1, [pc, #136]	; (800c908 <vTaskSwitchContext+0xbc>)
 800c880:	697a      	ldr	r2, [r7, #20]
 800c882:	4613      	mov	r3, r2
 800c884:	009b      	lsls	r3, r3, #2
 800c886:	4413      	add	r3, r2
 800c888:	009b      	lsls	r3, r3, #2
 800c88a:	440b      	add	r3, r1
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d10c      	bne.n	800c8ac <vTaskSwitchContext+0x60>
	__asm volatile
 800c892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c896:	b672      	cpsid	i
 800c898:	f383 8811 	msr	BASEPRI, r3
 800c89c:	f3bf 8f6f 	isb	sy
 800c8a0:	f3bf 8f4f 	dsb	sy
 800c8a4:	b662      	cpsie	i
 800c8a6:	607b      	str	r3, [r7, #4]
}
 800c8a8:	bf00      	nop
 800c8aa:	e7fe      	b.n	800c8aa <vTaskSwitchContext+0x5e>
 800c8ac:	697a      	ldr	r2, [r7, #20]
 800c8ae:	4613      	mov	r3, r2
 800c8b0:	009b      	lsls	r3, r3, #2
 800c8b2:	4413      	add	r3, r2
 800c8b4:	009b      	lsls	r3, r3, #2
 800c8b6:	4a14      	ldr	r2, [pc, #80]	; (800c908 <vTaskSwitchContext+0xbc>)
 800c8b8:	4413      	add	r3, r2
 800c8ba:	613b      	str	r3, [r7, #16]
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	685a      	ldr	r2, [r3, #4]
 800c8c2:	693b      	ldr	r3, [r7, #16]
 800c8c4:	605a      	str	r2, [r3, #4]
 800c8c6:	693b      	ldr	r3, [r7, #16]
 800c8c8:	685a      	ldr	r2, [r3, #4]
 800c8ca:	693b      	ldr	r3, [r7, #16]
 800c8cc:	3308      	adds	r3, #8
 800c8ce:	429a      	cmp	r2, r3
 800c8d0:	d104      	bne.n	800c8dc <vTaskSwitchContext+0x90>
 800c8d2:	693b      	ldr	r3, [r7, #16]
 800c8d4:	685b      	ldr	r3, [r3, #4]
 800c8d6:	685a      	ldr	r2, [r3, #4]
 800c8d8:	693b      	ldr	r3, [r7, #16]
 800c8da:	605a      	str	r2, [r3, #4]
 800c8dc:	693b      	ldr	r3, [r7, #16]
 800c8de:	685b      	ldr	r3, [r3, #4]
 800c8e0:	68db      	ldr	r3, [r3, #12]
 800c8e2:	4a0a      	ldr	r2, [pc, #40]	; (800c90c <vTaskSwitchContext+0xc0>)
 800c8e4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c8e6:	4b09      	ldr	r3, [pc, #36]	; (800c90c <vTaskSwitchContext+0xc0>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	334c      	adds	r3, #76	; 0x4c
 800c8ec:	4a08      	ldr	r2, [pc, #32]	; (800c910 <vTaskSwitchContext+0xc4>)
 800c8ee:	6013      	str	r3, [r2, #0]
}
 800c8f0:	bf00      	nop
 800c8f2:	371c      	adds	r7, #28
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fa:	4770      	bx	lr
 800c8fc:	200006d0 	.word	0x200006d0
 800c900:	200006bc 	.word	0x200006bc
 800c904:	200006b0 	.word	0x200006b0
 800c908:	200005ac 	.word	0x200005ac
 800c90c:	200005a8 	.word	0x200005a8
 800c910:	20000050 	.word	0x20000050

0800c914 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b084      	sub	sp, #16
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
 800c91c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d10c      	bne.n	800c93e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800c924:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c928:	b672      	cpsid	i
 800c92a:	f383 8811 	msr	BASEPRI, r3
 800c92e:	f3bf 8f6f 	isb	sy
 800c932:	f3bf 8f4f 	dsb	sy
 800c936:	b662      	cpsie	i
 800c938:	60fb      	str	r3, [r7, #12]
}
 800c93a:	bf00      	nop
 800c93c:	e7fe      	b.n	800c93c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c93e:	4b07      	ldr	r3, [pc, #28]	; (800c95c <vTaskPlaceOnEventList+0x48>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	3318      	adds	r3, #24
 800c944:	4619      	mov	r1, r3
 800c946:	6878      	ldr	r0, [r7, #4]
 800c948:	f7fe fc62 	bl	800b210 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c94c:	2101      	movs	r1, #1
 800c94e:	6838      	ldr	r0, [r7, #0]
 800c950:	f000 fba8 	bl	800d0a4 <prvAddCurrentTaskToDelayedList>
}
 800c954:	bf00      	nop
 800c956:	3710      	adds	r7, #16
 800c958:	46bd      	mov	sp, r7
 800c95a:	bd80      	pop	{r7, pc}
 800c95c:	200005a8 	.word	0x200005a8

0800c960 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b086      	sub	sp, #24
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	68db      	ldr	r3, [r3, #12]
 800c96e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c970:	693b      	ldr	r3, [r7, #16]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d10c      	bne.n	800c990 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800c976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c97a:	b672      	cpsid	i
 800c97c:	f383 8811 	msr	BASEPRI, r3
 800c980:	f3bf 8f6f 	isb	sy
 800c984:	f3bf 8f4f 	dsb	sy
 800c988:	b662      	cpsie	i
 800c98a:	60fb      	str	r3, [r7, #12]
}
 800c98c:	bf00      	nop
 800c98e:	e7fe      	b.n	800c98e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c990:	693b      	ldr	r3, [r7, #16]
 800c992:	3318      	adds	r3, #24
 800c994:	4618      	mov	r0, r3
 800c996:	f7fe fc74 	bl	800b282 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c99a:	4b1d      	ldr	r3, [pc, #116]	; (800ca10 <xTaskRemoveFromEventList+0xb0>)
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d11c      	bne.n	800c9dc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c9a2:	693b      	ldr	r3, [r7, #16]
 800c9a4:	3304      	adds	r3, #4
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	f7fe fc6b 	bl	800b282 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c9ac:	693b      	ldr	r3, [r7, #16]
 800c9ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9b0:	2201      	movs	r2, #1
 800c9b2:	409a      	lsls	r2, r3
 800c9b4:	4b17      	ldr	r3, [pc, #92]	; (800ca14 <xTaskRemoveFromEventList+0xb4>)
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	4a16      	ldr	r2, [pc, #88]	; (800ca14 <xTaskRemoveFromEventList+0xb4>)
 800c9bc:	6013      	str	r3, [r2, #0]
 800c9be:	693b      	ldr	r3, [r7, #16]
 800c9c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9c2:	4613      	mov	r3, r2
 800c9c4:	009b      	lsls	r3, r3, #2
 800c9c6:	4413      	add	r3, r2
 800c9c8:	009b      	lsls	r3, r3, #2
 800c9ca:	4a13      	ldr	r2, [pc, #76]	; (800ca18 <xTaskRemoveFromEventList+0xb8>)
 800c9cc:	441a      	add	r2, r3
 800c9ce:	693b      	ldr	r3, [r7, #16]
 800c9d0:	3304      	adds	r3, #4
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	4610      	mov	r0, r2
 800c9d6:	f7fe fbf7 	bl	800b1c8 <vListInsertEnd>
 800c9da:	e005      	b.n	800c9e8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c9dc:	693b      	ldr	r3, [r7, #16]
 800c9de:	3318      	adds	r3, #24
 800c9e0:	4619      	mov	r1, r3
 800c9e2:	480e      	ldr	r0, [pc, #56]	; (800ca1c <xTaskRemoveFromEventList+0xbc>)
 800c9e4:	f7fe fbf0 	bl	800b1c8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c9e8:	693b      	ldr	r3, [r7, #16]
 800c9ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9ec:	4b0c      	ldr	r3, [pc, #48]	; (800ca20 <xTaskRemoveFromEventList+0xc0>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9f2:	429a      	cmp	r2, r3
 800c9f4:	d905      	bls.n	800ca02 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c9f6:	2301      	movs	r3, #1
 800c9f8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c9fa:	4b0a      	ldr	r3, [pc, #40]	; (800ca24 <xTaskRemoveFromEventList+0xc4>)
 800c9fc:	2201      	movs	r2, #1
 800c9fe:	601a      	str	r2, [r3, #0]
 800ca00:	e001      	b.n	800ca06 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ca02:	2300      	movs	r3, #0
 800ca04:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ca06:	697b      	ldr	r3, [r7, #20]
}
 800ca08:	4618      	mov	r0, r3
 800ca0a:	3718      	adds	r7, #24
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	bd80      	pop	{r7, pc}
 800ca10:	200006d0 	.word	0x200006d0
 800ca14:	200006b0 	.word	0x200006b0
 800ca18:	200005ac 	.word	0x200005ac
 800ca1c:	20000668 	.word	0x20000668
 800ca20:	200005a8 	.word	0x200005a8
 800ca24:	200006bc 	.word	0x200006bc

0800ca28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ca28:	b480      	push	{r7}
 800ca2a:	b083      	sub	sp, #12
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ca30:	4b06      	ldr	r3, [pc, #24]	; (800ca4c <vTaskInternalSetTimeOutState+0x24>)
 800ca32:	681a      	ldr	r2, [r3, #0]
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ca38:	4b05      	ldr	r3, [pc, #20]	; (800ca50 <vTaskInternalSetTimeOutState+0x28>)
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	605a      	str	r2, [r3, #4]
}
 800ca40:	bf00      	nop
 800ca42:	370c      	adds	r7, #12
 800ca44:	46bd      	mov	sp, r7
 800ca46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4a:	4770      	bx	lr
 800ca4c:	200006c0 	.word	0x200006c0
 800ca50:	200006ac 	.word	0x200006ac

0800ca54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ca54:	b580      	push	{r7, lr}
 800ca56:	b088      	sub	sp, #32
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
 800ca5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d10c      	bne.n	800ca7e <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800ca64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca68:	b672      	cpsid	i
 800ca6a:	f383 8811 	msr	BASEPRI, r3
 800ca6e:	f3bf 8f6f 	isb	sy
 800ca72:	f3bf 8f4f 	dsb	sy
 800ca76:	b662      	cpsie	i
 800ca78:	613b      	str	r3, [r7, #16]
}
 800ca7a:	bf00      	nop
 800ca7c:	e7fe      	b.n	800ca7c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d10c      	bne.n	800ca9e <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800ca84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca88:	b672      	cpsid	i
 800ca8a:	f383 8811 	msr	BASEPRI, r3
 800ca8e:	f3bf 8f6f 	isb	sy
 800ca92:	f3bf 8f4f 	dsb	sy
 800ca96:	b662      	cpsie	i
 800ca98:	60fb      	str	r3, [r7, #12]
}
 800ca9a:	bf00      	nop
 800ca9c:	e7fe      	b.n	800ca9c <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800ca9e:	f000 fc75 	bl	800d38c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800caa2:	4b1d      	ldr	r3, [pc, #116]	; (800cb18 <xTaskCheckForTimeOut+0xc4>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	685b      	ldr	r3, [r3, #4]
 800caac:	69ba      	ldr	r2, [r7, #24]
 800caae:	1ad3      	subs	r3, r2, r3
 800cab0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caba:	d102      	bne.n	800cac2 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cabc:	2300      	movs	r3, #0
 800cabe:	61fb      	str	r3, [r7, #28]
 800cac0:	e023      	b.n	800cb0a <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681a      	ldr	r2, [r3, #0]
 800cac6:	4b15      	ldr	r3, [pc, #84]	; (800cb1c <xTaskCheckForTimeOut+0xc8>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	429a      	cmp	r2, r3
 800cacc:	d007      	beq.n	800cade <xTaskCheckForTimeOut+0x8a>
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	685b      	ldr	r3, [r3, #4]
 800cad2:	69ba      	ldr	r2, [r7, #24]
 800cad4:	429a      	cmp	r2, r3
 800cad6:	d302      	bcc.n	800cade <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cad8:	2301      	movs	r3, #1
 800cada:	61fb      	str	r3, [r7, #28]
 800cadc:	e015      	b.n	800cb0a <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	697a      	ldr	r2, [r7, #20]
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d20b      	bcs.n	800cb00 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	681a      	ldr	r2, [r3, #0]
 800caec:	697b      	ldr	r3, [r7, #20]
 800caee:	1ad2      	subs	r2, r2, r3
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	f7ff ff97 	bl	800ca28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cafa:	2300      	movs	r3, #0
 800cafc:	61fb      	str	r3, [r7, #28]
 800cafe:	e004      	b.n	800cb0a <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	2200      	movs	r2, #0
 800cb04:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cb06:	2301      	movs	r3, #1
 800cb08:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cb0a:	f000 fc73 	bl	800d3f4 <vPortExitCritical>

	return xReturn;
 800cb0e:	69fb      	ldr	r3, [r7, #28]
}
 800cb10:	4618      	mov	r0, r3
 800cb12:	3720      	adds	r7, #32
 800cb14:	46bd      	mov	sp, r7
 800cb16:	bd80      	pop	{r7, pc}
 800cb18:	200006ac 	.word	0x200006ac
 800cb1c:	200006c0 	.word	0x200006c0

0800cb20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cb20:	b480      	push	{r7}
 800cb22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cb24:	4b03      	ldr	r3, [pc, #12]	; (800cb34 <vTaskMissedYield+0x14>)
 800cb26:	2201      	movs	r2, #1
 800cb28:	601a      	str	r2, [r3, #0]
}
 800cb2a:	bf00      	nop
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb32:	4770      	bx	lr
 800cb34:	200006bc 	.word	0x200006bc

0800cb38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b082      	sub	sp, #8
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cb40:	f000 f852 	bl	800cbe8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cb44:	4b06      	ldr	r3, [pc, #24]	; (800cb60 <prvIdleTask+0x28>)
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	2b01      	cmp	r3, #1
 800cb4a:	d9f9      	bls.n	800cb40 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cb4c:	4b05      	ldr	r3, [pc, #20]	; (800cb64 <prvIdleTask+0x2c>)
 800cb4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb52:	601a      	str	r2, [r3, #0]
 800cb54:	f3bf 8f4f 	dsb	sy
 800cb58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cb5c:	e7f0      	b.n	800cb40 <prvIdleTask+0x8>
 800cb5e:	bf00      	nop
 800cb60:	200005ac 	.word	0x200005ac
 800cb64:	e000ed04 	.word	0xe000ed04

0800cb68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b082      	sub	sp, #8
 800cb6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cb6e:	2300      	movs	r3, #0
 800cb70:	607b      	str	r3, [r7, #4]
 800cb72:	e00c      	b.n	800cb8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cb74:	687a      	ldr	r2, [r7, #4]
 800cb76:	4613      	mov	r3, r2
 800cb78:	009b      	lsls	r3, r3, #2
 800cb7a:	4413      	add	r3, r2
 800cb7c:	009b      	lsls	r3, r3, #2
 800cb7e:	4a12      	ldr	r2, [pc, #72]	; (800cbc8 <prvInitialiseTaskLists+0x60>)
 800cb80:	4413      	add	r3, r2
 800cb82:	4618      	mov	r0, r3
 800cb84:	f7fe faf3 	bl	800b16e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	3301      	adds	r3, #1
 800cb8c:	607b      	str	r3, [r7, #4]
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2b06      	cmp	r3, #6
 800cb92:	d9ef      	bls.n	800cb74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cb94:	480d      	ldr	r0, [pc, #52]	; (800cbcc <prvInitialiseTaskLists+0x64>)
 800cb96:	f7fe faea 	bl	800b16e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cb9a:	480d      	ldr	r0, [pc, #52]	; (800cbd0 <prvInitialiseTaskLists+0x68>)
 800cb9c:	f7fe fae7 	bl	800b16e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cba0:	480c      	ldr	r0, [pc, #48]	; (800cbd4 <prvInitialiseTaskLists+0x6c>)
 800cba2:	f7fe fae4 	bl	800b16e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cba6:	480c      	ldr	r0, [pc, #48]	; (800cbd8 <prvInitialiseTaskLists+0x70>)
 800cba8:	f7fe fae1 	bl	800b16e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cbac:	480b      	ldr	r0, [pc, #44]	; (800cbdc <prvInitialiseTaskLists+0x74>)
 800cbae:	f7fe fade 	bl	800b16e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cbb2:	4b0b      	ldr	r3, [pc, #44]	; (800cbe0 <prvInitialiseTaskLists+0x78>)
 800cbb4:	4a05      	ldr	r2, [pc, #20]	; (800cbcc <prvInitialiseTaskLists+0x64>)
 800cbb6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cbb8:	4b0a      	ldr	r3, [pc, #40]	; (800cbe4 <prvInitialiseTaskLists+0x7c>)
 800cbba:	4a05      	ldr	r2, [pc, #20]	; (800cbd0 <prvInitialiseTaskLists+0x68>)
 800cbbc:	601a      	str	r2, [r3, #0]
}
 800cbbe:	bf00      	nop
 800cbc0:	3708      	adds	r7, #8
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	bd80      	pop	{r7, pc}
 800cbc6:	bf00      	nop
 800cbc8:	200005ac 	.word	0x200005ac
 800cbcc:	20000638 	.word	0x20000638
 800cbd0:	2000064c 	.word	0x2000064c
 800cbd4:	20000668 	.word	0x20000668
 800cbd8:	2000067c 	.word	0x2000067c
 800cbdc:	20000694 	.word	0x20000694
 800cbe0:	20000660 	.word	0x20000660
 800cbe4:	20000664 	.word	0x20000664

0800cbe8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b082      	sub	sp, #8
 800cbec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cbee:	e019      	b.n	800cc24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cbf0:	f000 fbcc 	bl	800d38c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbf4:	4b10      	ldr	r3, [pc, #64]	; (800cc38 <prvCheckTasksWaitingTermination+0x50>)
 800cbf6:	68db      	ldr	r3, [r3, #12]
 800cbf8:	68db      	ldr	r3, [r3, #12]
 800cbfa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	3304      	adds	r3, #4
 800cc00:	4618      	mov	r0, r3
 800cc02:	f7fe fb3e 	bl	800b282 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cc06:	4b0d      	ldr	r3, [pc, #52]	; (800cc3c <prvCheckTasksWaitingTermination+0x54>)
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	3b01      	subs	r3, #1
 800cc0c:	4a0b      	ldr	r2, [pc, #44]	; (800cc3c <prvCheckTasksWaitingTermination+0x54>)
 800cc0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cc10:	4b0b      	ldr	r3, [pc, #44]	; (800cc40 <prvCheckTasksWaitingTermination+0x58>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	3b01      	subs	r3, #1
 800cc16:	4a0a      	ldr	r2, [pc, #40]	; (800cc40 <prvCheckTasksWaitingTermination+0x58>)
 800cc18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cc1a:	f000 fbeb 	bl	800d3f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cc1e:	6878      	ldr	r0, [r7, #4]
 800cc20:	f000 f810 	bl	800cc44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cc24:	4b06      	ldr	r3, [pc, #24]	; (800cc40 <prvCheckTasksWaitingTermination+0x58>)
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d1e1      	bne.n	800cbf0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cc2c:	bf00      	nop
 800cc2e:	bf00      	nop
 800cc30:	3708      	adds	r7, #8
 800cc32:	46bd      	mov	sp, r7
 800cc34:	bd80      	pop	{r7, pc}
 800cc36:	bf00      	nop
 800cc38:	2000067c 	.word	0x2000067c
 800cc3c:	200006a8 	.word	0x200006a8
 800cc40:	20000690 	.word	0x20000690

0800cc44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b084      	sub	sp, #16
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	334c      	adds	r3, #76	; 0x4c
 800cc50:	4618      	mov	r0, r3
 800cc52:	f000 fef5 	bl	800da40 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d108      	bne.n	800cc72 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc64:	4618      	mov	r0, r3
 800cc66:	f000 fd87 	bl	800d778 <vPortFree>
				vPortFree( pxTCB );
 800cc6a:	6878      	ldr	r0, [r7, #4]
 800cc6c:	f000 fd84 	bl	800d778 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cc70:	e01a      	b.n	800cca8 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800cc78:	2b01      	cmp	r3, #1
 800cc7a:	d103      	bne.n	800cc84 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cc7c:	6878      	ldr	r0, [r7, #4]
 800cc7e:	f000 fd7b 	bl	800d778 <vPortFree>
	}
 800cc82:	e011      	b.n	800cca8 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800cc8a:	2b02      	cmp	r3, #2
 800cc8c:	d00c      	beq.n	800cca8 <prvDeleteTCB+0x64>
	__asm volatile
 800cc8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc92:	b672      	cpsid	i
 800cc94:	f383 8811 	msr	BASEPRI, r3
 800cc98:	f3bf 8f6f 	isb	sy
 800cc9c:	f3bf 8f4f 	dsb	sy
 800cca0:	b662      	cpsie	i
 800cca2:	60fb      	str	r3, [r7, #12]
}
 800cca4:	bf00      	nop
 800cca6:	e7fe      	b.n	800cca6 <prvDeleteTCB+0x62>
	}
 800cca8:	bf00      	nop
 800ccaa:	3710      	adds	r7, #16
 800ccac:	46bd      	mov	sp, r7
 800ccae:	bd80      	pop	{r7, pc}

0800ccb0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b083      	sub	sp, #12
 800ccb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ccb6:	4b0c      	ldr	r3, [pc, #48]	; (800cce8 <prvResetNextTaskUnblockTime+0x38>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d104      	bne.n	800ccca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ccc0:	4b0a      	ldr	r3, [pc, #40]	; (800ccec <prvResetNextTaskUnblockTime+0x3c>)
 800ccc2:	f04f 32ff 	mov.w	r2, #4294967295
 800ccc6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ccc8:	e008      	b.n	800ccdc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccca:	4b07      	ldr	r3, [pc, #28]	; (800cce8 <prvResetNextTaskUnblockTime+0x38>)
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	68db      	ldr	r3, [r3, #12]
 800ccd0:	68db      	ldr	r3, [r3, #12]
 800ccd2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	685b      	ldr	r3, [r3, #4]
 800ccd8:	4a04      	ldr	r2, [pc, #16]	; (800ccec <prvResetNextTaskUnblockTime+0x3c>)
 800ccda:	6013      	str	r3, [r2, #0]
}
 800ccdc:	bf00      	nop
 800ccde:	370c      	adds	r7, #12
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr
 800cce8:	20000660 	.word	0x20000660
 800ccec:	200006c8 	.word	0x200006c8

0800ccf0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ccf6:	4b0b      	ldr	r3, [pc, #44]	; (800cd24 <xTaskGetSchedulerState+0x34>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d102      	bne.n	800cd04 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ccfe:	2301      	movs	r3, #1
 800cd00:	607b      	str	r3, [r7, #4]
 800cd02:	e008      	b.n	800cd16 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd04:	4b08      	ldr	r3, [pc, #32]	; (800cd28 <xTaskGetSchedulerState+0x38>)
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d102      	bne.n	800cd12 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cd0c:	2302      	movs	r3, #2
 800cd0e:	607b      	str	r3, [r7, #4]
 800cd10:	e001      	b.n	800cd16 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cd12:	2300      	movs	r3, #0
 800cd14:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cd16:	687b      	ldr	r3, [r7, #4]
	}
 800cd18:	4618      	mov	r0, r3
 800cd1a:	370c      	adds	r7, #12
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd22:	4770      	bx	lr
 800cd24:	200006b4 	.word	0x200006b4
 800cd28:	200006d0 	.word	0x200006d0

0800cd2c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b084      	sub	sp, #16
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800cd38:	2300      	movs	r3, #0
 800cd3a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d069      	beq.n	800ce16 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd46:	4b36      	ldr	r3, [pc, #216]	; (800ce20 <xTaskPriorityInherit+0xf4>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd4c:	429a      	cmp	r2, r3
 800cd4e:	d259      	bcs.n	800ce04 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cd50:	68bb      	ldr	r3, [r7, #8]
 800cd52:	699b      	ldr	r3, [r3, #24]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	db06      	blt.n	800cd66 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd58:	4b31      	ldr	r3, [pc, #196]	; (800ce20 <xTaskPriorityInherit+0xf4>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd5e:	f1c3 0207 	rsb	r2, r3, #7
 800cd62:	68bb      	ldr	r3, [r7, #8]
 800cd64:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	6959      	ldr	r1, [r3, #20]
 800cd6a:	68bb      	ldr	r3, [r7, #8]
 800cd6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd6e:	4613      	mov	r3, r2
 800cd70:	009b      	lsls	r3, r3, #2
 800cd72:	4413      	add	r3, r2
 800cd74:	009b      	lsls	r3, r3, #2
 800cd76:	4a2b      	ldr	r2, [pc, #172]	; (800ce24 <xTaskPriorityInherit+0xf8>)
 800cd78:	4413      	add	r3, r2
 800cd7a:	4299      	cmp	r1, r3
 800cd7c:	d13a      	bne.n	800cdf4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cd7e:	68bb      	ldr	r3, [r7, #8]
 800cd80:	3304      	adds	r3, #4
 800cd82:	4618      	mov	r0, r3
 800cd84:	f7fe fa7d 	bl	800b282 <uxListRemove>
 800cd88:	4603      	mov	r3, r0
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d115      	bne.n	800cdba <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800cd8e:	68bb      	ldr	r3, [r7, #8]
 800cd90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd92:	4924      	ldr	r1, [pc, #144]	; (800ce24 <xTaskPriorityInherit+0xf8>)
 800cd94:	4613      	mov	r3, r2
 800cd96:	009b      	lsls	r3, r3, #2
 800cd98:	4413      	add	r3, r2
 800cd9a:	009b      	lsls	r3, r3, #2
 800cd9c:	440b      	add	r3, r1
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d10a      	bne.n	800cdba <xTaskPriorityInherit+0x8e>
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cda8:	2201      	movs	r2, #1
 800cdaa:	fa02 f303 	lsl.w	r3, r2, r3
 800cdae:	43da      	mvns	r2, r3
 800cdb0:	4b1d      	ldr	r3, [pc, #116]	; (800ce28 <xTaskPriorityInherit+0xfc>)
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	4013      	ands	r3, r2
 800cdb6:	4a1c      	ldr	r2, [pc, #112]	; (800ce28 <xTaskPriorityInherit+0xfc>)
 800cdb8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cdba:	4b19      	ldr	r3, [pc, #100]	; (800ce20 <xTaskPriorityInherit+0xf4>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800cdc4:	68bb      	ldr	r3, [r7, #8]
 800cdc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdc8:	2201      	movs	r2, #1
 800cdca:	409a      	lsls	r2, r3
 800cdcc:	4b16      	ldr	r3, [pc, #88]	; (800ce28 <xTaskPriorityInherit+0xfc>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4313      	orrs	r3, r2
 800cdd2:	4a15      	ldr	r2, [pc, #84]	; (800ce28 <xTaskPriorityInherit+0xfc>)
 800cdd4:	6013      	str	r3, [r2, #0]
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdda:	4613      	mov	r3, r2
 800cddc:	009b      	lsls	r3, r3, #2
 800cdde:	4413      	add	r3, r2
 800cde0:	009b      	lsls	r3, r3, #2
 800cde2:	4a10      	ldr	r2, [pc, #64]	; (800ce24 <xTaskPriorityInherit+0xf8>)
 800cde4:	441a      	add	r2, r3
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	3304      	adds	r3, #4
 800cdea:	4619      	mov	r1, r3
 800cdec:	4610      	mov	r0, r2
 800cdee:	f7fe f9eb 	bl	800b1c8 <vListInsertEnd>
 800cdf2:	e004      	b.n	800cdfe <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cdf4:	4b0a      	ldr	r3, [pc, #40]	; (800ce20 <xTaskPriorityInherit+0xf4>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdfa:	68bb      	ldr	r3, [r7, #8]
 800cdfc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800cdfe:	2301      	movs	r3, #1
 800ce00:	60fb      	str	r3, [r7, #12]
 800ce02:	e008      	b.n	800ce16 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ce04:	68bb      	ldr	r3, [r7, #8]
 800ce06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ce08:	4b05      	ldr	r3, [pc, #20]	; (800ce20 <xTaskPriorityInherit+0xf4>)
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce0e:	429a      	cmp	r2, r3
 800ce10:	d201      	bcs.n	800ce16 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ce12:	2301      	movs	r3, #1
 800ce14:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ce16:	68fb      	ldr	r3, [r7, #12]
	}
 800ce18:	4618      	mov	r0, r3
 800ce1a:	3710      	adds	r7, #16
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	200005a8 	.word	0x200005a8
 800ce24:	200005ac 	.word	0x200005ac
 800ce28:	200006b0 	.word	0x200006b0

0800ce2c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b086      	sub	sp, #24
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ce38:	2300      	movs	r3, #0
 800ce3a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d072      	beq.n	800cf28 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ce42:	4b3c      	ldr	r3, [pc, #240]	; (800cf34 <xTaskPriorityDisinherit+0x108>)
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	693a      	ldr	r2, [r7, #16]
 800ce48:	429a      	cmp	r2, r3
 800ce4a:	d00c      	beq.n	800ce66 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800ce4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce50:	b672      	cpsid	i
 800ce52:	f383 8811 	msr	BASEPRI, r3
 800ce56:	f3bf 8f6f 	isb	sy
 800ce5a:	f3bf 8f4f 	dsb	sy
 800ce5e:	b662      	cpsie	i
 800ce60:	60fb      	str	r3, [r7, #12]
}
 800ce62:	bf00      	nop
 800ce64:	e7fe      	b.n	800ce64 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d10c      	bne.n	800ce88 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800ce6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce72:	b672      	cpsid	i
 800ce74:	f383 8811 	msr	BASEPRI, r3
 800ce78:	f3bf 8f6f 	isb	sy
 800ce7c:	f3bf 8f4f 	dsb	sy
 800ce80:	b662      	cpsie	i
 800ce82:	60bb      	str	r3, [r7, #8]
}
 800ce84:	bf00      	nop
 800ce86:	e7fe      	b.n	800ce86 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800ce88:	693b      	ldr	r3, [r7, #16]
 800ce8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ce8c:	1e5a      	subs	r2, r3, #1
 800ce8e:	693b      	ldr	r3, [r7, #16]
 800ce90:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ce92:	693b      	ldr	r3, [r7, #16]
 800ce94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce96:	693b      	ldr	r3, [r7, #16]
 800ce98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d044      	beq.n	800cf28 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d140      	bne.n	800cf28 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cea6:	693b      	ldr	r3, [r7, #16]
 800cea8:	3304      	adds	r3, #4
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f7fe f9e9 	bl	800b282 <uxListRemove>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d115      	bne.n	800cee2 <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ceb6:	693b      	ldr	r3, [r7, #16]
 800ceb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ceba:	491f      	ldr	r1, [pc, #124]	; (800cf38 <xTaskPriorityDisinherit+0x10c>)
 800cebc:	4613      	mov	r3, r2
 800cebe:	009b      	lsls	r3, r3, #2
 800cec0:	4413      	add	r3, r2
 800cec2:	009b      	lsls	r3, r3, #2
 800cec4:	440b      	add	r3, r1
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d10a      	bne.n	800cee2 <xTaskPriorityDisinherit+0xb6>
 800cecc:	693b      	ldr	r3, [r7, #16]
 800cece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ced0:	2201      	movs	r2, #1
 800ced2:	fa02 f303 	lsl.w	r3, r2, r3
 800ced6:	43da      	mvns	r2, r3
 800ced8:	4b18      	ldr	r3, [pc, #96]	; (800cf3c <xTaskPriorityDisinherit+0x110>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	4013      	ands	r3, r2
 800cede:	4a17      	ldr	r2, [pc, #92]	; (800cf3c <xTaskPriorityDisinherit+0x110>)
 800cee0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cee6:	693b      	ldr	r3, [r7, #16]
 800cee8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ceea:	693b      	ldr	r3, [r7, #16]
 800ceec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ceee:	f1c3 0207 	rsb	r2, r3, #7
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cef6:	693b      	ldr	r3, [r7, #16]
 800cef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cefa:	2201      	movs	r2, #1
 800cefc:	409a      	lsls	r2, r3
 800cefe:	4b0f      	ldr	r3, [pc, #60]	; (800cf3c <xTaskPriorityDisinherit+0x110>)
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	4313      	orrs	r3, r2
 800cf04:	4a0d      	ldr	r2, [pc, #52]	; (800cf3c <xTaskPriorityDisinherit+0x110>)
 800cf06:	6013      	str	r3, [r2, #0]
 800cf08:	693b      	ldr	r3, [r7, #16]
 800cf0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf0c:	4613      	mov	r3, r2
 800cf0e:	009b      	lsls	r3, r3, #2
 800cf10:	4413      	add	r3, r2
 800cf12:	009b      	lsls	r3, r3, #2
 800cf14:	4a08      	ldr	r2, [pc, #32]	; (800cf38 <xTaskPriorityDisinherit+0x10c>)
 800cf16:	441a      	add	r2, r3
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	3304      	adds	r3, #4
 800cf1c:	4619      	mov	r1, r3
 800cf1e:	4610      	mov	r0, r2
 800cf20:	f7fe f952 	bl	800b1c8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cf24:	2301      	movs	r3, #1
 800cf26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cf28:	697b      	ldr	r3, [r7, #20]
	}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3718      	adds	r7, #24
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd80      	pop	{r7, pc}
 800cf32:	bf00      	nop
 800cf34:	200005a8 	.word	0x200005a8
 800cf38:	200005ac 	.word	0x200005ac
 800cf3c:	200006b0 	.word	0x200006b0

0800cf40 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b088      	sub	sp, #32
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
 800cf48:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cf4e:	2301      	movs	r3, #1
 800cf50:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	f000 8087 	beq.w	800d068 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800cf5a:	69bb      	ldr	r3, [r7, #24]
 800cf5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d10c      	bne.n	800cf7c <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800cf62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf66:	b672      	cpsid	i
 800cf68:	f383 8811 	msr	BASEPRI, r3
 800cf6c:	f3bf 8f6f 	isb	sy
 800cf70:	f3bf 8f4f 	dsb	sy
 800cf74:	b662      	cpsie	i
 800cf76:	60fb      	str	r3, [r7, #12]
}
 800cf78:	bf00      	nop
 800cf7a:	e7fe      	b.n	800cf7a <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800cf7c:	69bb      	ldr	r3, [r7, #24]
 800cf7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf80:	683a      	ldr	r2, [r7, #0]
 800cf82:	429a      	cmp	r2, r3
 800cf84:	d902      	bls.n	800cf8c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	61fb      	str	r3, [r7, #28]
 800cf8a:	e002      	b.n	800cf92 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cf8c:	69bb      	ldr	r3, [r7, #24]
 800cf8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf90:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800cf92:	69bb      	ldr	r3, [r7, #24]
 800cf94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf96:	69fa      	ldr	r2, [r7, #28]
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d065      	beq.n	800d068 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800cf9c:	69bb      	ldr	r3, [r7, #24]
 800cf9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cfa0:	697a      	ldr	r2, [r7, #20]
 800cfa2:	429a      	cmp	r2, r3
 800cfa4:	d160      	bne.n	800d068 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800cfa6:	4b32      	ldr	r3, [pc, #200]	; (800d070 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	69ba      	ldr	r2, [r7, #24]
 800cfac:	429a      	cmp	r2, r3
 800cfae:	d10c      	bne.n	800cfca <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800cfb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb4:	b672      	cpsid	i
 800cfb6:	f383 8811 	msr	BASEPRI, r3
 800cfba:	f3bf 8f6f 	isb	sy
 800cfbe:	f3bf 8f4f 	dsb	sy
 800cfc2:	b662      	cpsie	i
 800cfc4:	60bb      	str	r3, [r7, #8]
}
 800cfc6:	bf00      	nop
 800cfc8:	e7fe      	b.n	800cfc8 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800cfca:	69bb      	ldr	r3, [r7, #24]
 800cfcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfce:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800cfd0:	69bb      	ldr	r3, [r7, #24]
 800cfd2:	69fa      	ldr	r2, [r7, #28]
 800cfd4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cfd6:	69bb      	ldr	r3, [r7, #24]
 800cfd8:	699b      	ldr	r3, [r3, #24]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	db04      	blt.n	800cfe8 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cfde:	69fb      	ldr	r3, [r7, #28]
 800cfe0:	f1c3 0207 	rsb	r2, r3, #7
 800cfe4:	69bb      	ldr	r3, [r7, #24]
 800cfe6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800cfe8:	69bb      	ldr	r3, [r7, #24]
 800cfea:	6959      	ldr	r1, [r3, #20]
 800cfec:	693a      	ldr	r2, [r7, #16]
 800cfee:	4613      	mov	r3, r2
 800cff0:	009b      	lsls	r3, r3, #2
 800cff2:	4413      	add	r3, r2
 800cff4:	009b      	lsls	r3, r3, #2
 800cff6:	4a1f      	ldr	r2, [pc, #124]	; (800d074 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800cff8:	4413      	add	r3, r2
 800cffa:	4299      	cmp	r1, r3
 800cffc:	d134      	bne.n	800d068 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cffe:	69bb      	ldr	r3, [r7, #24]
 800d000:	3304      	adds	r3, #4
 800d002:	4618      	mov	r0, r3
 800d004:	f7fe f93d 	bl	800b282 <uxListRemove>
 800d008:	4603      	mov	r3, r0
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d115      	bne.n	800d03a <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d00e:	69bb      	ldr	r3, [r7, #24]
 800d010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d012:	4918      	ldr	r1, [pc, #96]	; (800d074 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d014:	4613      	mov	r3, r2
 800d016:	009b      	lsls	r3, r3, #2
 800d018:	4413      	add	r3, r2
 800d01a:	009b      	lsls	r3, r3, #2
 800d01c:	440b      	add	r3, r1
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d10a      	bne.n	800d03a <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800d024:	69bb      	ldr	r3, [r7, #24]
 800d026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d028:	2201      	movs	r2, #1
 800d02a:	fa02 f303 	lsl.w	r3, r2, r3
 800d02e:	43da      	mvns	r2, r3
 800d030:	4b11      	ldr	r3, [pc, #68]	; (800d078 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	4013      	ands	r3, r2
 800d036:	4a10      	ldr	r2, [pc, #64]	; (800d078 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d038:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d03a:	69bb      	ldr	r3, [r7, #24]
 800d03c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d03e:	2201      	movs	r2, #1
 800d040:	409a      	lsls	r2, r3
 800d042:	4b0d      	ldr	r3, [pc, #52]	; (800d078 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	4313      	orrs	r3, r2
 800d048:	4a0b      	ldr	r2, [pc, #44]	; (800d078 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d04a:	6013      	str	r3, [r2, #0]
 800d04c:	69bb      	ldr	r3, [r7, #24]
 800d04e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d050:	4613      	mov	r3, r2
 800d052:	009b      	lsls	r3, r3, #2
 800d054:	4413      	add	r3, r2
 800d056:	009b      	lsls	r3, r3, #2
 800d058:	4a06      	ldr	r2, [pc, #24]	; (800d074 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d05a:	441a      	add	r2, r3
 800d05c:	69bb      	ldr	r3, [r7, #24]
 800d05e:	3304      	adds	r3, #4
 800d060:	4619      	mov	r1, r3
 800d062:	4610      	mov	r0, r2
 800d064:	f7fe f8b0 	bl	800b1c8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d068:	bf00      	nop
 800d06a:	3720      	adds	r7, #32
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}
 800d070:	200005a8 	.word	0x200005a8
 800d074:	200005ac 	.word	0x200005ac
 800d078:	200006b0 	.word	0x200006b0

0800d07c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d07c:	b480      	push	{r7}
 800d07e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d080:	4b07      	ldr	r3, [pc, #28]	; (800d0a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d004      	beq.n	800d092 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d088:	4b05      	ldr	r3, [pc, #20]	; (800d0a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d08e:	3201      	adds	r2, #1
 800d090:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800d092:	4b03      	ldr	r3, [pc, #12]	; (800d0a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800d094:	681b      	ldr	r3, [r3, #0]
	}
 800d096:	4618      	mov	r0, r3
 800d098:	46bd      	mov	sp, r7
 800d09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09e:	4770      	bx	lr
 800d0a0:	200005a8 	.word	0x200005a8

0800d0a4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b084      	sub	sp, #16
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
 800d0ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d0ae:	4b29      	ldr	r3, [pc, #164]	; (800d154 <prvAddCurrentTaskToDelayedList+0xb0>)
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d0b4:	4b28      	ldr	r3, [pc, #160]	; (800d158 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	3304      	adds	r3, #4
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f7fe f8e1 	bl	800b282 <uxListRemove>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d10b      	bne.n	800d0de <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d0c6:	4b24      	ldr	r3, [pc, #144]	; (800d158 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0cc:	2201      	movs	r2, #1
 800d0ce:	fa02 f303 	lsl.w	r3, r2, r3
 800d0d2:	43da      	mvns	r2, r3
 800d0d4:	4b21      	ldr	r3, [pc, #132]	; (800d15c <prvAddCurrentTaskToDelayedList+0xb8>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4013      	ands	r3, r2
 800d0da:	4a20      	ldr	r2, [pc, #128]	; (800d15c <prvAddCurrentTaskToDelayedList+0xb8>)
 800d0dc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0e4:	d10a      	bne.n	800d0fc <prvAddCurrentTaskToDelayedList+0x58>
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d007      	beq.n	800d0fc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d0ec:	4b1a      	ldr	r3, [pc, #104]	; (800d158 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	3304      	adds	r3, #4
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	481a      	ldr	r0, [pc, #104]	; (800d160 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d0f6:	f7fe f867 	bl	800b1c8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d0fa:	e026      	b.n	800d14a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d0fc:	68fa      	ldr	r2, [r7, #12]
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	4413      	add	r3, r2
 800d102:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d104:	4b14      	ldr	r3, [pc, #80]	; (800d158 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	68ba      	ldr	r2, [r7, #8]
 800d10a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d10c:	68ba      	ldr	r2, [r7, #8]
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	429a      	cmp	r2, r3
 800d112:	d209      	bcs.n	800d128 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d114:	4b13      	ldr	r3, [pc, #76]	; (800d164 <prvAddCurrentTaskToDelayedList+0xc0>)
 800d116:	681a      	ldr	r2, [r3, #0]
 800d118:	4b0f      	ldr	r3, [pc, #60]	; (800d158 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	3304      	adds	r3, #4
 800d11e:	4619      	mov	r1, r3
 800d120:	4610      	mov	r0, r2
 800d122:	f7fe f875 	bl	800b210 <vListInsert>
}
 800d126:	e010      	b.n	800d14a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d128:	4b0f      	ldr	r3, [pc, #60]	; (800d168 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d12a:	681a      	ldr	r2, [r3, #0]
 800d12c:	4b0a      	ldr	r3, [pc, #40]	; (800d158 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	3304      	adds	r3, #4
 800d132:	4619      	mov	r1, r3
 800d134:	4610      	mov	r0, r2
 800d136:	f7fe f86b 	bl	800b210 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d13a:	4b0c      	ldr	r3, [pc, #48]	; (800d16c <prvAddCurrentTaskToDelayedList+0xc8>)
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	68ba      	ldr	r2, [r7, #8]
 800d140:	429a      	cmp	r2, r3
 800d142:	d202      	bcs.n	800d14a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d144:	4a09      	ldr	r2, [pc, #36]	; (800d16c <prvAddCurrentTaskToDelayedList+0xc8>)
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	6013      	str	r3, [r2, #0]
}
 800d14a:	bf00      	nop
 800d14c:	3710      	adds	r7, #16
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
 800d152:	bf00      	nop
 800d154:	200006ac 	.word	0x200006ac
 800d158:	200005a8 	.word	0x200005a8
 800d15c:	200006b0 	.word	0x200006b0
 800d160:	20000694 	.word	0x20000694
 800d164:	20000664 	.word	0x20000664
 800d168:	20000660 	.word	0x20000660
 800d16c:	200006c8 	.word	0x200006c8

0800d170 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d170:	b480      	push	{r7}
 800d172:	b085      	sub	sp, #20
 800d174:	af00      	add	r7, sp, #0
 800d176:	60f8      	str	r0, [r7, #12]
 800d178:	60b9      	str	r1, [r7, #8]
 800d17a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	3b04      	subs	r3, #4
 800d180:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d188:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	3b04      	subs	r3, #4
 800d18e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	f023 0201 	bic.w	r2, r3, #1
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	3b04      	subs	r3, #4
 800d19e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d1a0:	4a0c      	ldr	r2, [pc, #48]	; (800d1d4 <pxPortInitialiseStack+0x64>)
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	3b14      	subs	r3, #20
 800d1aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d1ac:	687a      	ldr	r2, [r7, #4]
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	3b04      	subs	r3, #4
 800d1b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f06f 0202 	mvn.w	r2, #2
 800d1be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	3b20      	subs	r3, #32
 800d1c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3714      	adds	r7, #20
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d2:	4770      	bx	lr
 800d1d4:	0800d1d9 	.word	0x0800d1d9

0800d1d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d1e2:	4b14      	ldr	r3, [pc, #80]	; (800d234 <prvTaskExitError+0x5c>)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ea:	d00c      	beq.n	800d206 <prvTaskExitError+0x2e>
	__asm volatile
 800d1ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1f0:	b672      	cpsid	i
 800d1f2:	f383 8811 	msr	BASEPRI, r3
 800d1f6:	f3bf 8f6f 	isb	sy
 800d1fa:	f3bf 8f4f 	dsb	sy
 800d1fe:	b662      	cpsie	i
 800d200:	60fb      	str	r3, [r7, #12]
}
 800d202:	bf00      	nop
 800d204:	e7fe      	b.n	800d204 <prvTaskExitError+0x2c>
	__asm volatile
 800d206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d20a:	b672      	cpsid	i
 800d20c:	f383 8811 	msr	BASEPRI, r3
 800d210:	f3bf 8f6f 	isb	sy
 800d214:	f3bf 8f4f 	dsb	sy
 800d218:	b662      	cpsie	i
 800d21a:	60bb      	str	r3, [r7, #8]
}
 800d21c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d21e:	bf00      	nop
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	2b00      	cmp	r3, #0
 800d224:	d0fc      	beq.n	800d220 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d226:	bf00      	nop
 800d228:	bf00      	nop
 800d22a:	3714      	adds	r7, #20
 800d22c:	46bd      	mov	sp, r7
 800d22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d232:	4770      	bx	lr
 800d234:	2000004c 	.word	0x2000004c
	...

0800d240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d240:	4b07      	ldr	r3, [pc, #28]	; (800d260 <pxCurrentTCBConst2>)
 800d242:	6819      	ldr	r1, [r3, #0]
 800d244:	6808      	ldr	r0, [r1, #0]
 800d246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d24a:	f380 8809 	msr	PSP, r0
 800d24e:	f3bf 8f6f 	isb	sy
 800d252:	f04f 0000 	mov.w	r0, #0
 800d256:	f380 8811 	msr	BASEPRI, r0
 800d25a:	4770      	bx	lr
 800d25c:	f3af 8000 	nop.w

0800d260 <pxCurrentTCBConst2>:
 800d260:	200005a8 	.word	0x200005a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d264:	bf00      	nop
 800d266:	bf00      	nop

0800d268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d268:	4808      	ldr	r0, [pc, #32]	; (800d28c <prvPortStartFirstTask+0x24>)
 800d26a:	6800      	ldr	r0, [r0, #0]
 800d26c:	6800      	ldr	r0, [r0, #0]
 800d26e:	f380 8808 	msr	MSP, r0
 800d272:	f04f 0000 	mov.w	r0, #0
 800d276:	f380 8814 	msr	CONTROL, r0
 800d27a:	b662      	cpsie	i
 800d27c:	b661      	cpsie	f
 800d27e:	f3bf 8f4f 	dsb	sy
 800d282:	f3bf 8f6f 	isb	sy
 800d286:	df00      	svc	0
 800d288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d28a:	bf00      	nop
 800d28c:	e000ed08 	.word	0xe000ed08

0800d290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b084      	sub	sp, #16
 800d294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d296:	4b37      	ldr	r3, [pc, #220]	; (800d374 <xPortStartScheduler+0xe4>)
 800d298:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	781b      	ldrb	r3, [r3, #0]
 800d29e:	b2db      	uxtb	r3, r3
 800d2a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	22ff      	movs	r2, #255	; 0xff
 800d2a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	b2db      	uxtb	r3, r3
 800d2ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d2b0:	78fb      	ldrb	r3, [r7, #3]
 800d2b2:	b2db      	uxtb	r3, r3
 800d2b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d2b8:	b2da      	uxtb	r2, r3
 800d2ba:	4b2f      	ldr	r3, [pc, #188]	; (800d378 <xPortStartScheduler+0xe8>)
 800d2bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d2be:	4b2f      	ldr	r3, [pc, #188]	; (800d37c <xPortStartScheduler+0xec>)
 800d2c0:	2207      	movs	r2, #7
 800d2c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d2c4:	e009      	b.n	800d2da <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d2c6:	4b2d      	ldr	r3, [pc, #180]	; (800d37c <xPortStartScheduler+0xec>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	3b01      	subs	r3, #1
 800d2cc:	4a2b      	ldr	r2, [pc, #172]	; (800d37c <xPortStartScheduler+0xec>)
 800d2ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d2d0:	78fb      	ldrb	r3, [r7, #3]
 800d2d2:	b2db      	uxtb	r3, r3
 800d2d4:	005b      	lsls	r3, r3, #1
 800d2d6:	b2db      	uxtb	r3, r3
 800d2d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d2da:	78fb      	ldrb	r3, [r7, #3]
 800d2dc:	b2db      	uxtb	r3, r3
 800d2de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2e2:	2b80      	cmp	r3, #128	; 0x80
 800d2e4:	d0ef      	beq.n	800d2c6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d2e6:	4b25      	ldr	r3, [pc, #148]	; (800d37c <xPortStartScheduler+0xec>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f1c3 0307 	rsb	r3, r3, #7
 800d2ee:	2b04      	cmp	r3, #4
 800d2f0:	d00c      	beq.n	800d30c <xPortStartScheduler+0x7c>
	__asm volatile
 800d2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2f6:	b672      	cpsid	i
 800d2f8:	f383 8811 	msr	BASEPRI, r3
 800d2fc:	f3bf 8f6f 	isb	sy
 800d300:	f3bf 8f4f 	dsb	sy
 800d304:	b662      	cpsie	i
 800d306:	60bb      	str	r3, [r7, #8]
}
 800d308:	bf00      	nop
 800d30a:	e7fe      	b.n	800d30a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d30c:	4b1b      	ldr	r3, [pc, #108]	; (800d37c <xPortStartScheduler+0xec>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	021b      	lsls	r3, r3, #8
 800d312:	4a1a      	ldr	r2, [pc, #104]	; (800d37c <xPortStartScheduler+0xec>)
 800d314:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d316:	4b19      	ldr	r3, [pc, #100]	; (800d37c <xPortStartScheduler+0xec>)
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d31e:	4a17      	ldr	r2, [pc, #92]	; (800d37c <xPortStartScheduler+0xec>)
 800d320:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	b2da      	uxtb	r2, r3
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d32a:	4b15      	ldr	r3, [pc, #84]	; (800d380 <xPortStartScheduler+0xf0>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	4a14      	ldr	r2, [pc, #80]	; (800d380 <xPortStartScheduler+0xf0>)
 800d330:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d334:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d336:	4b12      	ldr	r3, [pc, #72]	; (800d380 <xPortStartScheduler+0xf0>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	4a11      	ldr	r2, [pc, #68]	; (800d380 <xPortStartScheduler+0xf0>)
 800d33c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d340:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d342:	f000 f8dd 	bl	800d500 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d346:	4b0f      	ldr	r3, [pc, #60]	; (800d384 <xPortStartScheduler+0xf4>)
 800d348:	2200      	movs	r2, #0
 800d34a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d34c:	f000 f8fc 	bl	800d548 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d350:	4b0d      	ldr	r3, [pc, #52]	; (800d388 <xPortStartScheduler+0xf8>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a0c      	ldr	r2, [pc, #48]	; (800d388 <xPortStartScheduler+0xf8>)
 800d356:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d35a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d35c:	f7ff ff84 	bl	800d268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d360:	f7ff fa74 	bl	800c84c <vTaskSwitchContext>
	prvTaskExitError();
 800d364:	f7ff ff38 	bl	800d1d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d368:	2300      	movs	r3, #0
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3710      	adds	r7, #16
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}
 800d372:	bf00      	nop
 800d374:	e000e400 	.word	0xe000e400
 800d378:	200006d4 	.word	0x200006d4
 800d37c:	200006d8 	.word	0x200006d8
 800d380:	e000ed20 	.word	0xe000ed20
 800d384:	2000004c 	.word	0x2000004c
 800d388:	e000ef34 	.word	0xe000ef34

0800d38c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d38c:	b480      	push	{r7}
 800d38e:	b083      	sub	sp, #12
 800d390:	af00      	add	r7, sp, #0
	__asm volatile
 800d392:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d396:	b672      	cpsid	i
 800d398:	f383 8811 	msr	BASEPRI, r3
 800d39c:	f3bf 8f6f 	isb	sy
 800d3a0:	f3bf 8f4f 	dsb	sy
 800d3a4:	b662      	cpsie	i
 800d3a6:	607b      	str	r3, [r7, #4]
}
 800d3a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d3aa:	4b10      	ldr	r3, [pc, #64]	; (800d3ec <vPortEnterCritical+0x60>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	4a0e      	ldr	r2, [pc, #56]	; (800d3ec <vPortEnterCritical+0x60>)
 800d3b2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d3b4:	4b0d      	ldr	r3, [pc, #52]	; (800d3ec <vPortEnterCritical+0x60>)
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	2b01      	cmp	r3, #1
 800d3ba:	d111      	bne.n	800d3e0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d3bc:	4b0c      	ldr	r3, [pc, #48]	; (800d3f0 <vPortEnterCritical+0x64>)
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	b2db      	uxtb	r3, r3
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d00c      	beq.n	800d3e0 <vPortEnterCritical+0x54>
	__asm volatile
 800d3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ca:	b672      	cpsid	i
 800d3cc:	f383 8811 	msr	BASEPRI, r3
 800d3d0:	f3bf 8f6f 	isb	sy
 800d3d4:	f3bf 8f4f 	dsb	sy
 800d3d8:	b662      	cpsie	i
 800d3da:	603b      	str	r3, [r7, #0]
}
 800d3dc:	bf00      	nop
 800d3de:	e7fe      	b.n	800d3de <vPortEnterCritical+0x52>
	}
}
 800d3e0:	bf00      	nop
 800d3e2:	370c      	adds	r7, #12
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ea:	4770      	bx	lr
 800d3ec:	2000004c 	.word	0x2000004c
 800d3f0:	e000ed04 	.word	0xe000ed04

0800d3f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b083      	sub	sp, #12
 800d3f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d3fa:	4b13      	ldr	r3, [pc, #76]	; (800d448 <vPortExitCritical+0x54>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d10c      	bne.n	800d41c <vPortExitCritical+0x28>
	__asm volatile
 800d402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d406:	b672      	cpsid	i
 800d408:	f383 8811 	msr	BASEPRI, r3
 800d40c:	f3bf 8f6f 	isb	sy
 800d410:	f3bf 8f4f 	dsb	sy
 800d414:	b662      	cpsie	i
 800d416:	607b      	str	r3, [r7, #4]
}
 800d418:	bf00      	nop
 800d41a:	e7fe      	b.n	800d41a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800d41c:	4b0a      	ldr	r3, [pc, #40]	; (800d448 <vPortExitCritical+0x54>)
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	3b01      	subs	r3, #1
 800d422:	4a09      	ldr	r2, [pc, #36]	; (800d448 <vPortExitCritical+0x54>)
 800d424:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d426:	4b08      	ldr	r3, [pc, #32]	; (800d448 <vPortExitCritical+0x54>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d105      	bne.n	800d43a <vPortExitCritical+0x46>
 800d42e:	2300      	movs	r3, #0
 800d430:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	f383 8811 	msr	BASEPRI, r3
}
 800d438:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d43a:	bf00      	nop
 800d43c:	370c      	adds	r7, #12
 800d43e:	46bd      	mov	sp, r7
 800d440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d444:	4770      	bx	lr
 800d446:	bf00      	nop
 800d448:	2000004c 	.word	0x2000004c
 800d44c:	00000000 	.word	0x00000000

0800d450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d450:	f3ef 8009 	mrs	r0, PSP
 800d454:	f3bf 8f6f 	isb	sy
 800d458:	4b15      	ldr	r3, [pc, #84]	; (800d4b0 <pxCurrentTCBConst>)
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	f01e 0f10 	tst.w	lr, #16
 800d460:	bf08      	it	eq
 800d462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d46a:	6010      	str	r0, [r2, #0]
 800d46c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d470:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d474:	b672      	cpsid	i
 800d476:	f380 8811 	msr	BASEPRI, r0
 800d47a:	f3bf 8f4f 	dsb	sy
 800d47e:	f3bf 8f6f 	isb	sy
 800d482:	b662      	cpsie	i
 800d484:	f7ff f9e2 	bl	800c84c <vTaskSwitchContext>
 800d488:	f04f 0000 	mov.w	r0, #0
 800d48c:	f380 8811 	msr	BASEPRI, r0
 800d490:	bc09      	pop	{r0, r3}
 800d492:	6819      	ldr	r1, [r3, #0]
 800d494:	6808      	ldr	r0, [r1, #0]
 800d496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d49a:	f01e 0f10 	tst.w	lr, #16
 800d49e:	bf08      	it	eq
 800d4a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d4a4:	f380 8809 	msr	PSP, r0
 800d4a8:	f3bf 8f6f 	isb	sy
 800d4ac:	4770      	bx	lr
 800d4ae:	bf00      	nop

0800d4b0 <pxCurrentTCBConst>:
 800d4b0:	200005a8 	.word	0x200005a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d4b4:	bf00      	nop
 800d4b6:	bf00      	nop

0800d4b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b082      	sub	sp, #8
 800d4bc:	af00      	add	r7, sp, #0
	__asm volatile
 800d4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4c2:	b672      	cpsid	i
 800d4c4:	f383 8811 	msr	BASEPRI, r3
 800d4c8:	f3bf 8f6f 	isb	sy
 800d4cc:	f3bf 8f4f 	dsb	sy
 800d4d0:	b662      	cpsie	i
 800d4d2:	607b      	str	r3, [r7, #4]
}
 800d4d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d4d6:	f7ff f8ff 	bl	800c6d8 <xTaskIncrementTick>
 800d4da:	4603      	mov	r3, r0
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d003      	beq.n	800d4e8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d4e0:	4b06      	ldr	r3, [pc, #24]	; (800d4fc <SysTick_Handler+0x44>)
 800d4e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4e6:	601a      	str	r2, [r3, #0]
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	f383 8811 	msr	BASEPRI, r3
}
 800d4f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d4f4:	bf00      	nop
 800d4f6:	3708      	adds	r7, #8
 800d4f8:	46bd      	mov	sp, r7
 800d4fa:	bd80      	pop	{r7, pc}
 800d4fc:	e000ed04 	.word	0xe000ed04

0800d500 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d500:	b480      	push	{r7}
 800d502:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d504:	4b0b      	ldr	r3, [pc, #44]	; (800d534 <vPortSetupTimerInterrupt+0x34>)
 800d506:	2200      	movs	r2, #0
 800d508:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d50a:	4b0b      	ldr	r3, [pc, #44]	; (800d538 <vPortSetupTimerInterrupt+0x38>)
 800d50c:	2200      	movs	r2, #0
 800d50e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d510:	4b0a      	ldr	r3, [pc, #40]	; (800d53c <vPortSetupTimerInterrupt+0x3c>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	4a0a      	ldr	r2, [pc, #40]	; (800d540 <vPortSetupTimerInterrupt+0x40>)
 800d516:	fba2 2303 	umull	r2, r3, r2, r3
 800d51a:	099b      	lsrs	r3, r3, #6
 800d51c:	4a09      	ldr	r2, [pc, #36]	; (800d544 <vPortSetupTimerInterrupt+0x44>)
 800d51e:	3b01      	subs	r3, #1
 800d520:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d522:	4b04      	ldr	r3, [pc, #16]	; (800d534 <vPortSetupTimerInterrupt+0x34>)
 800d524:	2207      	movs	r2, #7
 800d526:	601a      	str	r2, [r3, #0]
}
 800d528:	bf00      	nop
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop
 800d534:	e000e010 	.word	0xe000e010
 800d538:	e000e018 	.word	0xe000e018
 800d53c:	20000040 	.word	0x20000040
 800d540:	10624dd3 	.word	0x10624dd3
 800d544:	e000e014 	.word	0xe000e014

0800d548 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d548:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d558 <vPortEnableVFP+0x10>
 800d54c:	6801      	ldr	r1, [r0, #0]
 800d54e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d552:	6001      	str	r1, [r0, #0]
 800d554:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d556:	bf00      	nop
 800d558:	e000ed88 	.word	0xe000ed88

0800d55c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d55c:	b480      	push	{r7}
 800d55e:	b085      	sub	sp, #20
 800d560:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d562:	f3ef 8305 	mrs	r3, IPSR
 800d566:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	2b0f      	cmp	r3, #15
 800d56c:	d916      	bls.n	800d59c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d56e:	4a19      	ldr	r2, [pc, #100]	; (800d5d4 <vPortValidateInterruptPriority+0x78>)
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	4413      	add	r3, r2
 800d574:	781b      	ldrb	r3, [r3, #0]
 800d576:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d578:	4b17      	ldr	r3, [pc, #92]	; (800d5d8 <vPortValidateInterruptPriority+0x7c>)
 800d57a:	781b      	ldrb	r3, [r3, #0]
 800d57c:	7afa      	ldrb	r2, [r7, #11]
 800d57e:	429a      	cmp	r2, r3
 800d580:	d20c      	bcs.n	800d59c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800d582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d586:	b672      	cpsid	i
 800d588:	f383 8811 	msr	BASEPRI, r3
 800d58c:	f3bf 8f6f 	isb	sy
 800d590:	f3bf 8f4f 	dsb	sy
 800d594:	b662      	cpsie	i
 800d596:	607b      	str	r3, [r7, #4]
}
 800d598:	bf00      	nop
 800d59a:	e7fe      	b.n	800d59a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d59c:	4b0f      	ldr	r3, [pc, #60]	; (800d5dc <vPortValidateInterruptPriority+0x80>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d5a4:	4b0e      	ldr	r3, [pc, #56]	; (800d5e0 <vPortValidateInterruptPriority+0x84>)
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	429a      	cmp	r2, r3
 800d5aa:	d90c      	bls.n	800d5c6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800d5ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b0:	b672      	cpsid	i
 800d5b2:	f383 8811 	msr	BASEPRI, r3
 800d5b6:	f3bf 8f6f 	isb	sy
 800d5ba:	f3bf 8f4f 	dsb	sy
 800d5be:	b662      	cpsie	i
 800d5c0:	603b      	str	r3, [r7, #0]
}
 800d5c2:	bf00      	nop
 800d5c4:	e7fe      	b.n	800d5c4 <vPortValidateInterruptPriority+0x68>
	}
 800d5c6:	bf00      	nop
 800d5c8:	3714      	adds	r7, #20
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d0:	4770      	bx	lr
 800d5d2:	bf00      	nop
 800d5d4:	e000e3f0 	.word	0xe000e3f0
 800d5d8:	200006d4 	.word	0x200006d4
 800d5dc:	e000ed0c 	.word	0xe000ed0c
 800d5e0:	200006d8 	.word	0x200006d8

0800d5e4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b08a      	sub	sp, #40	; 0x28
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d5f0:	f7fe ffc6 	bl	800c580 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d5f4:	4b5b      	ldr	r3, [pc, #364]	; (800d764 <pvPortMalloc+0x180>)
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d101      	bne.n	800d600 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d5fc:	f000 f91a 	bl	800d834 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d600:	4b59      	ldr	r3, [pc, #356]	; (800d768 <pvPortMalloc+0x184>)
 800d602:	681a      	ldr	r2, [r3, #0]
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	4013      	ands	r3, r2
 800d608:	2b00      	cmp	r3, #0
 800d60a:	f040 8092 	bne.w	800d732 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d01f      	beq.n	800d654 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800d614:	2208      	movs	r2, #8
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	4413      	add	r3, r2
 800d61a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	f003 0307 	and.w	r3, r3, #7
 800d622:	2b00      	cmp	r3, #0
 800d624:	d016      	beq.n	800d654 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	f023 0307 	bic.w	r3, r3, #7
 800d62c:	3308      	adds	r3, #8
 800d62e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	f003 0307 	and.w	r3, r3, #7
 800d636:	2b00      	cmp	r3, #0
 800d638:	d00c      	beq.n	800d654 <pvPortMalloc+0x70>
	__asm volatile
 800d63a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d63e:	b672      	cpsid	i
 800d640:	f383 8811 	msr	BASEPRI, r3
 800d644:	f3bf 8f6f 	isb	sy
 800d648:	f3bf 8f4f 	dsb	sy
 800d64c:	b662      	cpsie	i
 800d64e:	617b      	str	r3, [r7, #20]
}
 800d650:	bf00      	nop
 800d652:	e7fe      	b.n	800d652 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d06b      	beq.n	800d732 <pvPortMalloc+0x14e>
 800d65a:	4b44      	ldr	r3, [pc, #272]	; (800d76c <pvPortMalloc+0x188>)
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	687a      	ldr	r2, [r7, #4]
 800d660:	429a      	cmp	r2, r3
 800d662:	d866      	bhi.n	800d732 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d664:	4b42      	ldr	r3, [pc, #264]	; (800d770 <pvPortMalloc+0x18c>)
 800d666:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d668:	4b41      	ldr	r3, [pc, #260]	; (800d770 <pvPortMalloc+0x18c>)
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d66e:	e004      	b.n	800d67a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800d670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d672:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d67c:	685b      	ldr	r3, [r3, #4]
 800d67e:	687a      	ldr	r2, [r7, #4]
 800d680:	429a      	cmp	r2, r3
 800d682:	d903      	bls.n	800d68c <pvPortMalloc+0xa8>
 800d684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d1f1      	bne.n	800d670 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d68c:	4b35      	ldr	r3, [pc, #212]	; (800d764 <pvPortMalloc+0x180>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d692:	429a      	cmp	r2, r3
 800d694:	d04d      	beq.n	800d732 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d696:	6a3b      	ldr	r3, [r7, #32]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	2208      	movs	r2, #8
 800d69c:	4413      	add	r3, r2
 800d69e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d6a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6a2:	681a      	ldr	r2, [r3, #0]
 800d6a4:	6a3b      	ldr	r3, [r7, #32]
 800d6a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6aa:	685a      	ldr	r2, [r3, #4]
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	1ad2      	subs	r2, r2, r3
 800d6b0:	2308      	movs	r3, #8
 800d6b2:	005b      	lsls	r3, r3, #1
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	d921      	bls.n	800d6fc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d6b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	4413      	add	r3, r2
 800d6be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d6c0:	69bb      	ldr	r3, [r7, #24]
 800d6c2:	f003 0307 	and.w	r3, r3, #7
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d00c      	beq.n	800d6e4 <pvPortMalloc+0x100>
	__asm volatile
 800d6ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ce:	b672      	cpsid	i
 800d6d0:	f383 8811 	msr	BASEPRI, r3
 800d6d4:	f3bf 8f6f 	isb	sy
 800d6d8:	f3bf 8f4f 	dsb	sy
 800d6dc:	b662      	cpsie	i
 800d6de:	613b      	str	r3, [r7, #16]
}
 800d6e0:	bf00      	nop
 800d6e2:	e7fe      	b.n	800d6e2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6e6:	685a      	ldr	r2, [r3, #4]
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	1ad2      	subs	r2, r2, r3
 800d6ec:	69bb      	ldr	r3, [r7, #24]
 800d6ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6f2:	687a      	ldr	r2, [r7, #4]
 800d6f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d6f6:	69b8      	ldr	r0, [r7, #24]
 800d6f8:	f000 f8fe 	bl	800d8f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d6fc:	4b1b      	ldr	r3, [pc, #108]	; (800d76c <pvPortMalloc+0x188>)
 800d6fe:	681a      	ldr	r2, [r3, #0]
 800d700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d702:	685b      	ldr	r3, [r3, #4]
 800d704:	1ad3      	subs	r3, r2, r3
 800d706:	4a19      	ldr	r2, [pc, #100]	; (800d76c <pvPortMalloc+0x188>)
 800d708:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d70a:	4b18      	ldr	r3, [pc, #96]	; (800d76c <pvPortMalloc+0x188>)
 800d70c:	681a      	ldr	r2, [r3, #0]
 800d70e:	4b19      	ldr	r3, [pc, #100]	; (800d774 <pvPortMalloc+0x190>)
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	429a      	cmp	r2, r3
 800d714:	d203      	bcs.n	800d71e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d716:	4b15      	ldr	r3, [pc, #84]	; (800d76c <pvPortMalloc+0x188>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	4a16      	ldr	r2, [pc, #88]	; (800d774 <pvPortMalloc+0x190>)
 800d71c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d71e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d720:	685a      	ldr	r2, [r3, #4]
 800d722:	4b11      	ldr	r3, [pc, #68]	; (800d768 <pvPortMalloc+0x184>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	431a      	orrs	r2, r3
 800d728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d72a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d72c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d72e:	2200      	movs	r2, #0
 800d730:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d732:	f7fe ff33 	bl	800c59c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d736:	69fb      	ldr	r3, [r7, #28]
 800d738:	f003 0307 	and.w	r3, r3, #7
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d00c      	beq.n	800d75a <pvPortMalloc+0x176>
	__asm volatile
 800d740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d744:	b672      	cpsid	i
 800d746:	f383 8811 	msr	BASEPRI, r3
 800d74a:	f3bf 8f6f 	isb	sy
 800d74e:	f3bf 8f4f 	dsb	sy
 800d752:	b662      	cpsie	i
 800d754:	60fb      	str	r3, [r7, #12]
}
 800d756:	bf00      	nop
 800d758:	e7fe      	b.n	800d758 <pvPortMalloc+0x174>
	return pvReturn;
 800d75a:	69fb      	ldr	r3, [r7, #28]
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3728      	adds	r7, #40	; 0x28
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}
 800d764:	20007ee4 	.word	0x20007ee4
 800d768:	20007ef0 	.word	0x20007ef0
 800d76c:	20007ee8 	.word	0x20007ee8
 800d770:	20007edc 	.word	0x20007edc
 800d774:	20007eec 	.word	0x20007eec

0800d778 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b086      	sub	sp, #24
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d04c      	beq.n	800d824 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d78a:	2308      	movs	r3, #8
 800d78c:	425b      	negs	r3, r3
 800d78e:	697a      	ldr	r2, [r7, #20]
 800d790:	4413      	add	r3, r2
 800d792:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d798:	693b      	ldr	r3, [r7, #16]
 800d79a:	685a      	ldr	r2, [r3, #4]
 800d79c:	4b23      	ldr	r3, [pc, #140]	; (800d82c <vPortFree+0xb4>)
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	4013      	ands	r3, r2
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d10c      	bne.n	800d7c0 <vPortFree+0x48>
	__asm volatile
 800d7a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7aa:	b672      	cpsid	i
 800d7ac:	f383 8811 	msr	BASEPRI, r3
 800d7b0:	f3bf 8f6f 	isb	sy
 800d7b4:	f3bf 8f4f 	dsb	sy
 800d7b8:	b662      	cpsie	i
 800d7ba:	60fb      	str	r3, [r7, #12]
}
 800d7bc:	bf00      	nop
 800d7be:	e7fe      	b.n	800d7be <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d00c      	beq.n	800d7e2 <vPortFree+0x6a>
	__asm volatile
 800d7c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7cc:	b672      	cpsid	i
 800d7ce:	f383 8811 	msr	BASEPRI, r3
 800d7d2:	f3bf 8f6f 	isb	sy
 800d7d6:	f3bf 8f4f 	dsb	sy
 800d7da:	b662      	cpsie	i
 800d7dc:	60bb      	str	r3, [r7, #8]
}
 800d7de:	bf00      	nop
 800d7e0:	e7fe      	b.n	800d7e0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d7e2:	693b      	ldr	r3, [r7, #16]
 800d7e4:	685a      	ldr	r2, [r3, #4]
 800d7e6:	4b11      	ldr	r3, [pc, #68]	; (800d82c <vPortFree+0xb4>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	4013      	ands	r3, r2
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d019      	beq.n	800d824 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d7f0:	693b      	ldr	r3, [r7, #16]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d115      	bne.n	800d824 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d7f8:	693b      	ldr	r3, [r7, #16]
 800d7fa:	685a      	ldr	r2, [r3, #4]
 800d7fc:	4b0b      	ldr	r3, [pc, #44]	; (800d82c <vPortFree+0xb4>)
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	43db      	mvns	r3, r3
 800d802:	401a      	ands	r2, r3
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d808:	f7fe feba 	bl	800c580 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d80c:	693b      	ldr	r3, [r7, #16]
 800d80e:	685a      	ldr	r2, [r3, #4]
 800d810:	4b07      	ldr	r3, [pc, #28]	; (800d830 <vPortFree+0xb8>)
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	4413      	add	r3, r2
 800d816:	4a06      	ldr	r2, [pc, #24]	; (800d830 <vPortFree+0xb8>)
 800d818:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d81a:	6938      	ldr	r0, [r7, #16]
 800d81c:	f000 f86c 	bl	800d8f8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d820:	f7fe febc 	bl	800c59c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d824:	bf00      	nop
 800d826:	3718      	adds	r7, #24
 800d828:	46bd      	mov	sp, r7
 800d82a:	bd80      	pop	{r7, pc}
 800d82c:	20007ef0 	.word	0x20007ef0
 800d830:	20007ee8 	.word	0x20007ee8

0800d834 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d834:	b480      	push	{r7}
 800d836:	b085      	sub	sp, #20
 800d838:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d83a:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800d83e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d840:	4b27      	ldr	r3, [pc, #156]	; (800d8e0 <prvHeapInit+0xac>)
 800d842:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f003 0307 	and.w	r3, r3, #7
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d00c      	beq.n	800d868 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	3307      	adds	r3, #7
 800d852:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	f023 0307 	bic.w	r3, r3, #7
 800d85a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d85c:	68ba      	ldr	r2, [r7, #8]
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	1ad3      	subs	r3, r2, r3
 800d862:	4a1f      	ldr	r2, [pc, #124]	; (800d8e0 <prvHeapInit+0xac>)
 800d864:	4413      	add	r3, r2
 800d866:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d86c:	4a1d      	ldr	r2, [pc, #116]	; (800d8e4 <prvHeapInit+0xb0>)
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d872:	4b1c      	ldr	r3, [pc, #112]	; (800d8e4 <prvHeapInit+0xb0>)
 800d874:	2200      	movs	r2, #0
 800d876:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	68ba      	ldr	r2, [r7, #8]
 800d87c:	4413      	add	r3, r2
 800d87e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d880:	2208      	movs	r2, #8
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	1a9b      	subs	r3, r3, r2
 800d886:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	f023 0307 	bic.w	r3, r3, #7
 800d88e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	4a15      	ldr	r2, [pc, #84]	; (800d8e8 <prvHeapInit+0xb4>)
 800d894:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d896:	4b14      	ldr	r3, [pc, #80]	; (800d8e8 <prvHeapInit+0xb4>)
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	2200      	movs	r2, #0
 800d89c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d89e:	4b12      	ldr	r3, [pc, #72]	; (800d8e8 <prvHeapInit+0xb4>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	68fa      	ldr	r2, [r7, #12]
 800d8ae:	1ad2      	subs	r2, r2, r3
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d8b4:	4b0c      	ldr	r3, [pc, #48]	; (800d8e8 <prvHeapInit+0xb4>)
 800d8b6:	681a      	ldr	r2, [r3, #0]
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	685b      	ldr	r3, [r3, #4]
 800d8c0:	4a0a      	ldr	r2, [pc, #40]	; (800d8ec <prvHeapInit+0xb8>)
 800d8c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	685b      	ldr	r3, [r3, #4]
 800d8c8:	4a09      	ldr	r2, [pc, #36]	; (800d8f0 <prvHeapInit+0xbc>)
 800d8ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d8cc:	4b09      	ldr	r3, [pc, #36]	; (800d8f4 <prvHeapInit+0xc0>)
 800d8ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d8d2:	601a      	str	r2, [r3, #0]
}
 800d8d4:	bf00      	nop
 800d8d6:	3714      	adds	r7, #20
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8de:	4770      	bx	lr
 800d8e0:	200006dc 	.word	0x200006dc
 800d8e4:	20007edc 	.word	0x20007edc
 800d8e8:	20007ee4 	.word	0x20007ee4
 800d8ec:	20007eec 	.word	0x20007eec
 800d8f0:	20007ee8 	.word	0x20007ee8
 800d8f4:	20007ef0 	.word	0x20007ef0

0800d8f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d8f8:	b480      	push	{r7}
 800d8fa:	b085      	sub	sp, #20
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d900:	4b28      	ldr	r3, [pc, #160]	; (800d9a4 <prvInsertBlockIntoFreeList+0xac>)
 800d902:	60fb      	str	r3, [r7, #12]
 800d904:	e002      	b.n	800d90c <prvInsertBlockIntoFreeList+0x14>
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	60fb      	str	r3, [r7, #12]
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	687a      	ldr	r2, [r7, #4]
 800d912:	429a      	cmp	r2, r3
 800d914:	d8f7      	bhi.n	800d906 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	685b      	ldr	r3, [r3, #4]
 800d91e:	68ba      	ldr	r2, [r7, #8]
 800d920:	4413      	add	r3, r2
 800d922:	687a      	ldr	r2, [r7, #4]
 800d924:	429a      	cmp	r2, r3
 800d926:	d108      	bne.n	800d93a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	685a      	ldr	r2, [r3, #4]
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	685b      	ldr	r3, [r3, #4]
 800d930:	441a      	add	r2, r3
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	685b      	ldr	r3, [r3, #4]
 800d942:	68ba      	ldr	r2, [r7, #8]
 800d944:	441a      	add	r2, r3
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	429a      	cmp	r2, r3
 800d94c:	d118      	bne.n	800d980 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	681a      	ldr	r2, [r3, #0]
 800d952:	4b15      	ldr	r3, [pc, #84]	; (800d9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	429a      	cmp	r2, r3
 800d958:	d00d      	beq.n	800d976 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	685a      	ldr	r2, [r3, #4]
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	685b      	ldr	r3, [r3, #4]
 800d964:	441a      	add	r2, r3
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	681a      	ldr	r2, [r3, #0]
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	601a      	str	r2, [r3, #0]
 800d974:	e008      	b.n	800d988 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d976:	4b0c      	ldr	r3, [pc, #48]	; (800d9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800d978:	681a      	ldr	r2, [r3, #0]
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	601a      	str	r2, [r3, #0]
 800d97e:	e003      	b.n	800d988 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	681a      	ldr	r2, [r3, #0]
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d988:	68fa      	ldr	r2, [r7, #12]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	429a      	cmp	r2, r3
 800d98e:	d002      	beq.n	800d996 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	687a      	ldr	r2, [r7, #4]
 800d994:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d996:	bf00      	nop
 800d998:	3714      	adds	r7, #20
 800d99a:	46bd      	mov	sp, r7
 800d99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a0:	4770      	bx	lr
 800d9a2:	bf00      	nop
 800d9a4:	20007edc 	.word	0x20007edc
 800d9a8:	20007ee4 	.word	0x20007ee4

0800d9ac <__libc_init_array>:
 800d9ac:	b570      	push	{r4, r5, r6, lr}
 800d9ae:	4d0d      	ldr	r5, [pc, #52]	; (800d9e4 <__libc_init_array+0x38>)
 800d9b0:	4c0d      	ldr	r4, [pc, #52]	; (800d9e8 <__libc_init_array+0x3c>)
 800d9b2:	1b64      	subs	r4, r4, r5
 800d9b4:	10a4      	asrs	r4, r4, #2
 800d9b6:	2600      	movs	r6, #0
 800d9b8:	42a6      	cmp	r6, r4
 800d9ba:	d109      	bne.n	800d9d0 <__libc_init_array+0x24>
 800d9bc:	4d0b      	ldr	r5, [pc, #44]	; (800d9ec <__libc_init_array+0x40>)
 800d9be:	4c0c      	ldr	r4, [pc, #48]	; (800d9f0 <__libc_init_array+0x44>)
 800d9c0:	f000 f8f6 	bl	800dbb0 <_init>
 800d9c4:	1b64      	subs	r4, r4, r5
 800d9c6:	10a4      	asrs	r4, r4, #2
 800d9c8:	2600      	movs	r6, #0
 800d9ca:	42a6      	cmp	r6, r4
 800d9cc:	d105      	bne.n	800d9da <__libc_init_array+0x2e>
 800d9ce:	bd70      	pop	{r4, r5, r6, pc}
 800d9d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9d4:	4798      	blx	r3
 800d9d6:	3601      	adds	r6, #1
 800d9d8:	e7ee      	b.n	800d9b8 <__libc_init_array+0xc>
 800d9da:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9de:	4798      	blx	r3
 800d9e0:	3601      	adds	r6, #1
 800d9e2:	e7f2      	b.n	800d9ca <__libc_init_array+0x1e>
 800d9e4:	08033e90 	.word	0x08033e90
 800d9e8:	08033e90 	.word	0x08033e90
 800d9ec:	08033e90 	.word	0x08033e90
 800d9f0:	08033e94 	.word	0x08033e94

0800d9f4 <__retarget_lock_acquire_recursive>:
 800d9f4:	4770      	bx	lr

0800d9f6 <__retarget_lock_release_recursive>:
 800d9f6:	4770      	bx	lr

0800d9f8 <memcpy>:
 800d9f8:	440a      	add	r2, r1
 800d9fa:	4291      	cmp	r1, r2
 800d9fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800da00:	d100      	bne.n	800da04 <memcpy+0xc>
 800da02:	4770      	bx	lr
 800da04:	b510      	push	{r4, lr}
 800da06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da0e:	4291      	cmp	r1, r2
 800da10:	d1f9      	bne.n	800da06 <memcpy+0xe>
 800da12:	bd10      	pop	{r4, pc}

0800da14 <memset>:
 800da14:	4402      	add	r2, r0
 800da16:	4603      	mov	r3, r0
 800da18:	4293      	cmp	r3, r2
 800da1a:	d100      	bne.n	800da1e <memset+0xa>
 800da1c:	4770      	bx	lr
 800da1e:	f803 1b01 	strb.w	r1, [r3], #1
 800da22:	e7f9      	b.n	800da18 <memset+0x4>

0800da24 <cleanup_glue>:
 800da24:	b538      	push	{r3, r4, r5, lr}
 800da26:	460c      	mov	r4, r1
 800da28:	6809      	ldr	r1, [r1, #0]
 800da2a:	4605      	mov	r5, r0
 800da2c:	b109      	cbz	r1, 800da32 <cleanup_glue+0xe>
 800da2e:	f7ff fff9 	bl	800da24 <cleanup_glue>
 800da32:	4621      	mov	r1, r4
 800da34:	4628      	mov	r0, r5
 800da36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da3a:	f000 b869 	b.w	800db10 <_free_r>
	...

0800da40 <_reclaim_reent>:
 800da40:	4b2c      	ldr	r3, [pc, #176]	; (800daf4 <_reclaim_reent+0xb4>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	4283      	cmp	r3, r0
 800da46:	b570      	push	{r4, r5, r6, lr}
 800da48:	4604      	mov	r4, r0
 800da4a:	d051      	beq.n	800daf0 <_reclaim_reent+0xb0>
 800da4c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800da4e:	b143      	cbz	r3, 800da62 <_reclaim_reent+0x22>
 800da50:	68db      	ldr	r3, [r3, #12]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d14a      	bne.n	800daec <_reclaim_reent+0xac>
 800da56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da58:	6819      	ldr	r1, [r3, #0]
 800da5a:	b111      	cbz	r1, 800da62 <_reclaim_reent+0x22>
 800da5c:	4620      	mov	r0, r4
 800da5e:	f000 f857 	bl	800db10 <_free_r>
 800da62:	6961      	ldr	r1, [r4, #20]
 800da64:	b111      	cbz	r1, 800da6c <_reclaim_reent+0x2c>
 800da66:	4620      	mov	r0, r4
 800da68:	f000 f852 	bl	800db10 <_free_r>
 800da6c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800da6e:	b111      	cbz	r1, 800da76 <_reclaim_reent+0x36>
 800da70:	4620      	mov	r0, r4
 800da72:	f000 f84d 	bl	800db10 <_free_r>
 800da76:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800da78:	b111      	cbz	r1, 800da80 <_reclaim_reent+0x40>
 800da7a:	4620      	mov	r0, r4
 800da7c:	f000 f848 	bl	800db10 <_free_r>
 800da80:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800da82:	b111      	cbz	r1, 800da8a <_reclaim_reent+0x4a>
 800da84:	4620      	mov	r0, r4
 800da86:	f000 f843 	bl	800db10 <_free_r>
 800da8a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800da8c:	b111      	cbz	r1, 800da94 <_reclaim_reent+0x54>
 800da8e:	4620      	mov	r0, r4
 800da90:	f000 f83e 	bl	800db10 <_free_r>
 800da94:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800da96:	b111      	cbz	r1, 800da9e <_reclaim_reent+0x5e>
 800da98:	4620      	mov	r0, r4
 800da9a:	f000 f839 	bl	800db10 <_free_r>
 800da9e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800daa0:	b111      	cbz	r1, 800daa8 <_reclaim_reent+0x68>
 800daa2:	4620      	mov	r0, r4
 800daa4:	f000 f834 	bl	800db10 <_free_r>
 800daa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800daaa:	b111      	cbz	r1, 800dab2 <_reclaim_reent+0x72>
 800daac:	4620      	mov	r0, r4
 800daae:	f000 f82f 	bl	800db10 <_free_r>
 800dab2:	69a3      	ldr	r3, [r4, #24]
 800dab4:	b1e3      	cbz	r3, 800daf0 <_reclaim_reent+0xb0>
 800dab6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800dab8:	4620      	mov	r0, r4
 800daba:	4798      	blx	r3
 800dabc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800dabe:	b1b9      	cbz	r1, 800daf0 <_reclaim_reent+0xb0>
 800dac0:	4620      	mov	r0, r4
 800dac2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dac6:	f7ff bfad 	b.w	800da24 <cleanup_glue>
 800daca:	5949      	ldr	r1, [r1, r5]
 800dacc:	b941      	cbnz	r1, 800dae0 <_reclaim_reent+0xa0>
 800dace:	3504      	adds	r5, #4
 800dad0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dad2:	2d80      	cmp	r5, #128	; 0x80
 800dad4:	68d9      	ldr	r1, [r3, #12]
 800dad6:	d1f8      	bne.n	800daca <_reclaim_reent+0x8a>
 800dad8:	4620      	mov	r0, r4
 800dada:	f000 f819 	bl	800db10 <_free_r>
 800dade:	e7ba      	b.n	800da56 <_reclaim_reent+0x16>
 800dae0:	680e      	ldr	r6, [r1, #0]
 800dae2:	4620      	mov	r0, r4
 800dae4:	f000 f814 	bl	800db10 <_free_r>
 800dae8:	4631      	mov	r1, r6
 800daea:	e7ef      	b.n	800dacc <_reclaim_reent+0x8c>
 800daec:	2500      	movs	r5, #0
 800daee:	e7ef      	b.n	800dad0 <_reclaim_reent+0x90>
 800daf0:	bd70      	pop	{r4, r5, r6, pc}
 800daf2:	bf00      	nop
 800daf4:	20000050 	.word	0x20000050

0800daf8 <__malloc_lock>:
 800daf8:	4801      	ldr	r0, [pc, #4]	; (800db00 <__malloc_lock+0x8>)
 800dafa:	f7ff bf7b 	b.w	800d9f4 <__retarget_lock_acquire_recursive>
 800dafe:	bf00      	nop
 800db00:	20008828 	.word	0x20008828

0800db04 <__malloc_unlock>:
 800db04:	4801      	ldr	r0, [pc, #4]	; (800db0c <__malloc_unlock+0x8>)
 800db06:	f7ff bf76 	b.w	800d9f6 <__retarget_lock_release_recursive>
 800db0a:	bf00      	nop
 800db0c:	20008828 	.word	0x20008828

0800db10 <_free_r>:
 800db10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db12:	2900      	cmp	r1, #0
 800db14:	d048      	beq.n	800dba8 <_free_r+0x98>
 800db16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db1a:	9001      	str	r0, [sp, #4]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	f1a1 0404 	sub.w	r4, r1, #4
 800db22:	bfb8      	it	lt
 800db24:	18e4      	addlt	r4, r4, r3
 800db26:	f7ff ffe7 	bl	800daf8 <__malloc_lock>
 800db2a:	4a20      	ldr	r2, [pc, #128]	; (800dbac <_free_r+0x9c>)
 800db2c:	9801      	ldr	r0, [sp, #4]
 800db2e:	6813      	ldr	r3, [r2, #0]
 800db30:	4615      	mov	r5, r2
 800db32:	b933      	cbnz	r3, 800db42 <_free_r+0x32>
 800db34:	6063      	str	r3, [r4, #4]
 800db36:	6014      	str	r4, [r2, #0]
 800db38:	b003      	add	sp, #12
 800db3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800db3e:	f7ff bfe1 	b.w	800db04 <__malloc_unlock>
 800db42:	42a3      	cmp	r3, r4
 800db44:	d90b      	bls.n	800db5e <_free_r+0x4e>
 800db46:	6821      	ldr	r1, [r4, #0]
 800db48:	1862      	adds	r2, r4, r1
 800db4a:	4293      	cmp	r3, r2
 800db4c:	bf04      	itt	eq
 800db4e:	681a      	ldreq	r2, [r3, #0]
 800db50:	685b      	ldreq	r3, [r3, #4]
 800db52:	6063      	str	r3, [r4, #4]
 800db54:	bf04      	itt	eq
 800db56:	1852      	addeq	r2, r2, r1
 800db58:	6022      	streq	r2, [r4, #0]
 800db5a:	602c      	str	r4, [r5, #0]
 800db5c:	e7ec      	b.n	800db38 <_free_r+0x28>
 800db5e:	461a      	mov	r2, r3
 800db60:	685b      	ldr	r3, [r3, #4]
 800db62:	b10b      	cbz	r3, 800db68 <_free_r+0x58>
 800db64:	42a3      	cmp	r3, r4
 800db66:	d9fa      	bls.n	800db5e <_free_r+0x4e>
 800db68:	6811      	ldr	r1, [r2, #0]
 800db6a:	1855      	adds	r5, r2, r1
 800db6c:	42a5      	cmp	r5, r4
 800db6e:	d10b      	bne.n	800db88 <_free_r+0x78>
 800db70:	6824      	ldr	r4, [r4, #0]
 800db72:	4421      	add	r1, r4
 800db74:	1854      	adds	r4, r2, r1
 800db76:	42a3      	cmp	r3, r4
 800db78:	6011      	str	r1, [r2, #0]
 800db7a:	d1dd      	bne.n	800db38 <_free_r+0x28>
 800db7c:	681c      	ldr	r4, [r3, #0]
 800db7e:	685b      	ldr	r3, [r3, #4]
 800db80:	6053      	str	r3, [r2, #4]
 800db82:	4421      	add	r1, r4
 800db84:	6011      	str	r1, [r2, #0]
 800db86:	e7d7      	b.n	800db38 <_free_r+0x28>
 800db88:	d902      	bls.n	800db90 <_free_r+0x80>
 800db8a:	230c      	movs	r3, #12
 800db8c:	6003      	str	r3, [r0, #0]
 800db8e:	e7d3      	b.n	800db38 <_free_r+0x28>
 800db90:	6825      	ldr	r5, [r4, #0]
 800db92:	1961      	adds	r1, r4, r5
 800db94:	428b      	cmp	r3, r1
 800db96:	bf04      	itt	eq
 800db98:	6819      	ldreq	r1, [r3, #0]
 800db9a:	685b      	ldreq	r3, [r3, #4]
 800db9c:	6063      	str	r3, [r4, #4]
 800db9e:	bf04      	itt	eq
 800dba0:	1949      	addeq	r1, r1, r5
 800dba2:	6021      	streq	r1, [r4, #0]
 800dba4:	6054      	str	r4, [r2, #4]
 800dba6:	e7c7      	b.n	800db38 <_free_r+0x28>
 800dba8:	b003      	add	sp, #12
 800dbaa:	bd30      	pop	{r4, r5, pc}
 800dbac:	20007ef4 	.word	0x20007ef4

0800dbb0 <_init>:
 800dbb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbb2:	bf00      	nop
 800dbb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbb6:	bc08      	pop	{r3}
 800dbb8:	469e      	mov	lr, r3
 800dbba:	4770      	bx	lr

0800dbbc <_fini>:
 800dbbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbbe:	bf00      	nop
 800dbc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbc2:	bc08      	pop	{r3}
 800dbc4:	469e      	mov	lr, r3
 800dbc6:	4770      	bx	lr
