Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 23 23:57:28 2019
| Host         : axel-VirtualBox running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file Contador_hexbin_control_sets_placed.rpt
| Design       : Contador_hexbin
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              96 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------+------------------+------------------+----------------+
|   Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+------------------+------------------+------------------+----------------+
|  clk_BUFG       |                  |                  |                1 |              1 |
|  numeracionAct0 |                  |                  |                1 |              1 |
|  clk_BUFG       | numeroD40        | contando0        |                8 |             32 |
|  clk_BUFG       | numeroD30        |                  |                7 |             32 |
|  clk_BUFG       | contando_reg_n_0 |                  |                7 |             32 |
|  clk_BUFG       | numeroD20        |                  |                6 |             32 |
+-----------------+------------------+------------------+------------------+----------------+


