
synpwrap -msg -prj "onebitsdr_project_synplify.tcl" -log "onebitsdr_project.srf"
Copyright (C) 1992-2023 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.13.0.56.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />
###########################################################[
Running in Lattice mode

                               Synplify Pro (R) 

               Version U-2023.03L-SP1 for linux64 - Aug 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/mbin/synbatch
Install:     /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
Hostname:    user-HP-ProBook-450-G5
Date:        Thu Oct 31 11:22:37 2024
Version:     U-2023.03L-SP1

Arguments:   -product synplify_base -batch onebitsdr_project_synplify.tcl
ProductType: synplify_pro




log file: "/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srr"
Running: project in foreground

Running proj_1|project

Running Flow: compile (Compile) on proj_1|project
# Thu Oct 31 11:22:37 2024

Running Flow: compile_flow (Compile Process) on proj_1|project
# Thu Oct 31 11:22:37 2024

Running: compiler (Compile Input) on proj_1|project
# Thu Oct 31 11:22:37 2024
Process ID: 299950
Copied /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/onebitsdr_project_comp.srs to /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srs

compiler completed
# Thu Oct 31 11:22:42 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|project
# Thu Oct 31 11:22:42 2024
Process ID: 300049

multi_srs_gen completed
# Thu Oct 31 11:22:42 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/onebitsdr_project_mult.srs to /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srs
Copied /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srr to /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srf
Complete: Compile Process on proj_1|project

Running: premap (Premap) on proj_1|project
# Thu Oct 31 11:22:42 2024
Process ID: 300064

premap completed with warnings
# Thu Oct 31 11:22:44 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|project

Running Flow: map (Map) on proj_1|project
# Thu Oct 31 11:22:44 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|project
# Thu Oct 31 11:22:44 2024
Process ID: 300091
Copied /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/onebitsdr_project_m.srm to /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srm

fpga_mapper completed with warnings
# Thu Oct 31 11:23:11 2024

Return Code: 1
Run Time:00h:00m:27s
Complete: Map on proj_1|project
Copied /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srr to /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.srf
Complete: Logic Synthesis on proj_1|project
TCL script complete: "onebitsdr_project_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/proj_1.prj
batch mode default:no
Child process exit with 0.

==contents of onebitsdr_project.srf
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: user-HP-ProBook-450-G5

# Thu Oct 31 11:22:37 2024

#Implementation: project


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/NCO.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_generator.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_table.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/quarterwave_generator.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/quarterwave_table.sv" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/verilog/UartRX.v" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/VHI.v" (library work)
@I::"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/VLO.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/VHI.v":28:7:28:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/VLO.v":28:7:28:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
Finished optimization stage 1 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v":8:7:8:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@W: CL168 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v":19:8:19:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_table.sv":2:7:2:20|Synthesizing module sinewave_table in library work.

	LUT_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000001100
   Generated name = sinewave_table_8s_12s
Running optimization stage 1 on sinewave_table_8s_12s .......
Finished optimization stage 1 on sinewave_table_8s_12s (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 127MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_generator.sv":2:7:2:24|Synthesizing module sinewave_generator in library work.

	DATA_WIDTH=32'b00000000000000000000000000001100
	LUT_DEPTH=32'b00000000000000000000000000001000
	PHASE_WIDTH=32'b00000000000000000000000001000000
   Generated name = sinewave_generator_12s_8s_64s
@W: CS263 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/sinewave_generator.sv":29:14:29:107|Port-width mismatch for port address. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on sinewave_generator_12s_8s_64s .......
Finished optimization stage 1 on sinewave_generator_12s_8s_64s (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 127MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":22:7:22:11|Synthesizing module Mixer in library work.

	DATA_WIDTH=32'b00000000000000000000000000001100
   Generated name = Mixer_12s
Running optimization stage 1 on Mixer_12s .......
Finished optimization stage 1 on Mixer_12s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 128MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":42:7:42:9|Synthesizing module CIC in library work.

	DATA_WIDTH=32'b00000000000000000000000000001100
	REGISTER_WIDTH=32'b00000000000000000000000001001000
	DECIMATION_RATIO=32'b00000000000000000001000000000000
	GAIN_WIDTH=32'b00000000000000000000000000000010
	COUNT_WIDTH=32'b00000000000000000000000000010000
   Generated name = CIC_12s_72s_4096s_2s_16s
Running optimization stage 1 on CIC_12s_72s_4096s_2s_16s .......
Finished optimization stage 1 on CIC_12s_72s_4096s_2s_16s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv":22:7:22:19|Synthesizing module AMDemodulator in library work.

	DATA_WIDTH=32'b00000000000000000000000000001100
	N=32'b00000000000000000000000000011010
   Generated name = AMDemodulator_12s_26s
Running optimization stage 1 on AMDemodulator_12s_26s .......
@W: CL169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv":91:2:91:10|Pruning unused register i_dataB[11:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv":91:2:91:10|Pruning unused register q_dataB[11:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on AMDemodulator_12s_26s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv":32:7:32:9|Synthesizing module PWM in library work.

	DATA_WIDTH=32'b00000000000000000000000000001101
	COUNT_WIDTH=32'b00000000000000000000000000001010
	OFFSET=32'b00000000000000000000001000000000
   Generated name = PWM_13s_10s_512s
Running optimization stage 1 on PWM_13s_10s_512s .......
@W: CL271 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv":45:2:45:10|Pruning unused bits 12 to 10 of data_in_reg[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on PWM_13s_10s_512s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/verilog/UartRX.v":18:7:18:13|Synthesizing module uart_rx in library work.

	CLKS_PER_BIT=32'b00000000000000000000001010110110
	s_IDLE=3'b000
	s_RX_START_BIT=3'b001
	s_RX_DATA_BITS=3'b010
	s_RX_STOP_BIT=3'b011
	s_CLEANUP=3'b100
   Generated name = uart_rx_694s_0_1_2_3_4
Running optimization stage 1 on uart_rx_694s_0_1_2_3_4 .......
Finished optimization stage 1 on uart_rx_694s_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv":36:7:36:9|Synthesizing module top in library work.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 2 on uart_rx_694s_0_1_2_3_4 .......
@N: CL201 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/verilog/UartRX.v":64:2:64:7|Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on uart_rx_694s_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 2 on PWM_13s_10s_512s .......
@W: CL246 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv":38:35:38:41|Input port bits 12 to 10 of data_in[12:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on PWM_13s_10s_512s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
Running optimization stage 2 on AMDemodulator_12s_26s .......
Finished optimization stage 2 on AMDemodulator_12s_26s (CPU Time 0h:00m:01s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on CIC_12s_72s_4096s_2s_16s .......
Finished optimization stage 2 on CIC_12s_72s_4096s_2s_16s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on Mixer_12s .......
Finished optimization stage 2 on Mixer_12s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on sinewave_generator_12s_8s_64s .......
Finished optimization stage 2 on sinewave_generator_12s_8s_64s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on sinewave_table_8s_12s .......
Finished optimization stage 2 on sinewave_table_8s_12s (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on EHXPLLL .......
Finished optimization stage 2 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 144MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Thu Oct 31 11:22:41 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 31 11:22:41 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/onebitsdr_project_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 33MB peak: 33MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Thu Oct 31 11:22:41 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 31 11:22:42 2024

###########################################################]
Premap Report

# Thu Oct 31 11:22:42 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)

@A: MF827 |No constraint file specified.
@L: /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project_scck.rpt 
See clock summary report "/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 240MB peak: 240MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "11" on instance rf_in_d[1:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "1" on instance r_Rx_Data.
@N: FX493 |Applying initial value "1" on instance r_Rx_Data_R.
@N: FX493 |Applying initial value "00000000" on instance r_Rx_Byte[7:0].
@N: FX493 |Applying initial value "000" on instance r_SM_Main[2:0].
@N: FX493 |Applying initial value "0" on instance r_Rx_DV.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)

@N: BN115 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v":21:8:21:21|Removing instance scuba_vlo_inst (in view: work.PLL(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance data_clk (in view: work.CIC_12s_72s_4096s_2s_16s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":72:2:72:10|Removing sequential instance decimation_clk (in view: work.CIC_12s_72s_4096s_2s_16s_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 296MB peak: 296MB)


mixed edge conversion for GCC is OFF
@W: BZ240 :|GCC encountered Inferred Clock constraint on net GCC considers to be data cic_sine_inst.data_clk; this will likely lead to failure to convert

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 296MB peak: 296MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=208 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)



Clock Summary
******************

          Start                                                   Requested     Requested     Clock                                       Clock          Clock
Level     Clock                                                   Frequency     Period        Type                                        Group          Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       PLL|CLKOP_inferred_clock                                200.0 MHz     5.000         inferred                                    (multiple)     2560 
1 .         CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     200.0 MHz     5.000         derived (from PLL|CLKOP_inferred_clock)     (multiple)     123  
==============================================================================================================================================================



Clock Load Summary
***********************

                                                      Clock     Source                                Clock Pin                              Non-clock Pin     Non-clock Pin
Clock                                                 Load      Pin                                   Seq Example                            Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|CLKOP_inferred_clock                              2560      PLL_inst.PLLInst_0.CLKOP(EHXPLLL)     cic_gain[1:0].C                        -                 -            
CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     123       cic_sine_inst.data_clk.Q[0](dff)      AMDemodulator_inst.i_dataA[11:0].C     -                 -            
============================================================================================================================================================================

@W: MT529 :|Found inferred clock PLL|CLKOP_inferred_clock which controls 2560 sequential elements including nco_inst.phase_accumulator[63:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2560 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 123 clock pin(s) of sequential element(s)
0 instances converted, 123 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element              Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------------
@KP:ckid0_0       PLL_inst.PLLInst_0.CLKOP     EHXPLLL                2560       phase_increment[63:0]
======================================================================================================
============================================================================= Gated/Generated Clocks ==============================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Unconverted Fanout     Sample Instance                          Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       cic_sine_inst.data_clk.Q[0]     dff                    123                    AMDemodulator_inst.amdemod_out[12:0]     Derived clock on input (not legal for GCC)
===================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 31 11:22:44 2024

###########################################################]
Map & Optimize Report

# Thu Oct 31 11:22:44 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47101
max stack size: 8388608 (bytes)


Implementation : project
Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 229MB peak: 229MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 239MB peak: 239MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)

@N: MO231 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv":45:2:45:10|Found counter in view:work.top(verilog) instance pwm_inst.count[9:0] 
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv":282:2:282:10|Removing sequential instance phase_increment[63] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv":282:2:282:10|Removing sequential instance phase_increment[62] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv":282:2:282:10|Removing sequential instance phase_increment[61] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv":282:2:282:10|Removing sequential instance phase_increment[60] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv":282:2:282:10|Removing sequential instance phase_increment[58] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv":282:2:282:10|Removing sequential instance phase_increment[57] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_sine_inst.comb10[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Removing sequential instance cic_cosine_inst.comb10[18] (in view: work.top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synlog/onebitsdr_project_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: FX493 |Applying initial value "0" on instance r_Bit_Index[0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_Bit_Index[1].
@N: FX493 |Applying initial value "0" on instance r_Bit_Index[2].

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 305MB peak: 305MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 305MB peak: 305MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 305MB peak: 305MB)

@N: FA113 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv":72:8:72:9|Pipelining module un1_square_sum[14:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv":91:2:91:10|Pushed in register amdemod_out_d[12:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/AMDemod.sv":91:2:91:10|Pushed in register amdemod_out[12:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/PWM.sv":45:2:45:10|Pushed in register data_in_reg[9:0].
@N: FA113 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":115:27:115:42|Pipelining module comb10_1[71:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register comb10[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register comb9[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register comb_d9[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/top.sv":282:2:282:10|Pushed in register cic_gain[1:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register comb8[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register comb_d8[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register comb7[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register comb_d7[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register comb6[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register comb_d6[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":72:2:72:10|Pushed in register integrator_tmp[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":102:2:102:10|Pushed in register integrator_d_tmp[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":72:2:72:10|Pushed in register integrator5[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":72:2:72:10|Pushed in register integrator4[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":72:2:72:10|Pushed in register integrator3[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":72:2:72:10|Pushed in register integrator2[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/CIC.sv":72:2:72:10|Pushed in register integrator1[71:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Pushed in register cosinewave_out[11:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":38:2:38:10|Pushed in register rf_in_d[1:0].
@N: MF169 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Pushed in register sinewave_out[11:0].
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.cosinewave_out[7] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.cosinewave_out[8] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.cosinewave_out[9] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.cosinewave_out[11] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.sinewave_out[7] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.sinewave_out[8] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.sinewave_out[9] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.sinewave_out[11] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 320MB peak: 320MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 322MB peak: 322MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 323MB peak: 323MB)

@N: FX211 |Packed ROM nco_inst.sinewave_inst.value_1_0[13:0] (8 input, 14 output) to Block SelectRAM 

Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 323MB peak: 323MB)


Finished technology mapping (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 335MB peak: 335MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		    -3.75ns		 390 /      2540
   2		0h:00m:16s		    -3.75ns		 387 /      2540
@N: FX271 :|Replicating instance AMDemodulator_inst.amdemod_out_d_pipe_101 (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:17s		    -3.61ns		 388 /      2541
   4		0h:00m:17s		    -3.87ns		 394 /      2541
   5		0h:00m:17s		    -3.86ns		 395 /      2541
   6		0h:00m:17s		    -3.86ns		 396 /      2541


   7		0h:00m:17s		    -3.12ns		 405 /      2541
   8		0h:00m:17s		    -3.45ns		 406 /      2541
   9		0h:00m:17s		    -3.34ns		 407 /      2541
  10		0h:00m:17s		    -3.31ns		 405 /      2541

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 335MB peak: 335MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 335MB peak: 335MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 335MB peak: 335MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 335MB peak: 335MB)


Start Writing Netlists (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 335MB peak: 335MB)

Writing Analyst data base /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/synwork/onebitsdr_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 335MB peak: 335MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 339MB peak: 339MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 339MB peak: 339MB)


Start final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 339MB peak: 339MB)

@W: MT246 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v":55:12:55:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock PLL|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_inst.clk_80mhz.
@N: MT615 |Found clock CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock with period 5.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Thu Oct 31 11:23:11 2024
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.549

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                                                      Requested     Estimated     Requested     Estimated                Clock                                       Clock          
Starting Clock                                        Frequency     Frequency     Period        Period        Slack      Type                                        Group          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     200.0 MHz     137.5 MHz     5.000         7.275         -4.549     derived (from PLL|CLKOP_inferred_clock)     (multiple)     
PLL|CLKOP_inferred_clock                              200.0 MHz     158.8 MHz     5.000         6.295         -1.296     inferred                                    (multiple)     
System                                                200.0 MHz     202.4 MHz     5.000         4.941         0.059      system                                      system_clkgroup
====================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                           Ending                                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                             System                                             |  5.000       5.000   |  No paths    -      |  No paths    -      |  No paths    -    
System                                             PLL|CLKOP_inferred_clock                           |  5.000       2.894   |  No paths    -      |  No paths    -      |  No paths    -    
System                                             CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock  |  5.000       0.060   |  No paths    -      |  No paths    -      |  No paths    -    
PLL|CLKOP_inferred_clock                           System                                             |  5.000       3.059   |  No paths    -      |  No paths    -      |  No paths    -    
PLL|CLKOP_inferred_clock                           PLL|CLKOP_inferred_clock                           |  5.000       -1.296  |  No paths    -      |  No paths    -      |  No paths    -    
CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock  PLL|CLKOP_inferred_clock                           |  5.000       1.950   |  No paths    -      |  No paths    -      |  No paths    -    
CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock  CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock  |  5.000       -4.549  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                                                  Arrival           
Instance                                           Reference                                             Type        Pin     Net                             Time        Slack 
                                                   Clock                                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un26_rf[6]                      0.955       -4.549
AMDemodulator_inst.amdemod_out_d_pipe_389          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un24_rf[6]                      0.955       -4.549
AMDemodulator_inst.amdemod_out_d_pipe_101_fast     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       amdemod_out_d_pipe_101_fast     0.907       -4.501
AMDemodulator_inst.amdemod_out_d_pipe_330          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un36_r                          0.907       -3.945
AMDemodulator_inst.amdemod_out_d_pipe_102          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un1_rf[4]                       1.039       -3.780
AMDemodulator_inst.amdemod_out_d_pipe_103          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       CO2_if                          1.039       -3.780
AMDemodulator_inst.amdemod_out_d_pipe_25           CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un1_r_if[4]                     1.027       -3.768
AMDemodulator_inst.amdemod_out_d_pipe_26           CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       CO2f                            1.027       -3.768
AMDemodulator_inst.amdemod_out_d_pipe_355          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un36_r_axb_1_i                  0.907       -3.730
AMDemodulator_inst.amdemod_out_d_pipe_356          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     Q       un36_r_axb_2                    0.907       -3.730
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                                                          Required           
Instance                                   Reference                                             Type        Pin     Net                     Time         Slack 
                                           Clock                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_pipe_1      CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_square_sum1[14]     9.946        -4.549
AMDemodulator_inst.amdemod_out[1]          CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_i[14]             9.946        -3.312
AMDemodulator_inst.amdemod_out_pipe_2      CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r[14]               9.946        -3.312
AMDemodulator_inst.amdemod_out_pipe_16     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[11]           9.946        -3.066
AMDemodulator_inst.amdemod_out_pipe_14     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[9]            9.946        -2.952
AMDemodulator_inst.amdemod_out_pipe_15     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[10]           9.946        -2.952
AMDemodulator_inst.amdemod_out_pipe_17     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[12]           9.946        -2.850
AMDemodulator_inst.amdemod_out_pipe_12     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[7]            9.946        -2.647
AMDemodulator_inst.amdemod_out_pipe_13     CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[8]            9.946        -2.647
AMDemodulator_inst.amdemod_out_pipe_7      CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock     FD1S3AX     D       un1_r_9_0[2]            9.946        -2.482
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_388 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388        FD1S3AX      Q        Out     0.955     0.955 r      -         
un26_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     C        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un36_r_cry_5_0_RNO            ORCALUT4     A        In      0.000     1.809 r      -         
AMDemodulator_inst.un36_r_cry_5_0_RNO            ORCALUT4     Z        Out     0.606     2.415 r      -         
un36_r_axb_5                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        A0       In      0.000     2.415 r      -         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un36_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un36_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     C        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_am[4]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[4]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A1       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_389 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_389        FD1S3AX      Q        Out     0.955     0.955 r      -         
un24_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     B        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un36_r_cry_5_0_RNO            ORCALUT4     A        In      0.000     1.809 r      -         
AMDemodulator_inst.un36_r_cry_5_0_RNO            ORCALUT4     Z        Out     0.606     2.415 r      -         
un36_r_axb_5                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        A0       In      0.000     2.415 r      -         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un36_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un36_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     C        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_am[4]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[4]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A1       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_388 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388        FD1S3AX      Q        Out     0.955     0.955 r      -         
un26_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     C        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un38_r_cry_5_0_RNO_0          ORCALUT4     B        In      0.000     1.809 r      -         
AMDemodulator_inst.un38_r_cry_5_0_RNO_0          ORCALUT4     Z        Out     0.606     2.415 r      -         
un38_r_axb_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un38_r_cry_5_0                CCU2C        A1       In      0.000     2.415 r      -         
AMDemodulator_inst.un38_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un38_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un38_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un38_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un38_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_x0[3]                 ORCALUT4     B        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_x0[3]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_x0[3]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[3]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[3]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[3]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A0       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_388 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388        FD1S3AX      Q        Out     0.955     0.955 r      -         
un26_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     C        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un36_r_cry_5_0_RNO_0          ORCALUT4     B        In      0.000     1.809 r      -         
AMDemodulator_inst.un36_r_cry_5_0_RNO_0          ORCALUT4     Z        Out     0.606     2.415 r      -         
un36_r_axb_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        A1       In      0.000     2.415 r      -         
AMDemodulator_inst.un36_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un36_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un36_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un36_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     C        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_am[4]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_am[4]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[4]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[4]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A1       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.946

    - Propagation time:                      14.495
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.549

    Number of logic level(s):                18
    Starting point:                          AMDemodulator_inst.amdemod_out_d_pipe_388 / Q
    Ending point:                            AMDemodulator_inst.amdemod_out_pipe_1 / D
    The start point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock to c:CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock)

Instance / Net                                                Pin      Pin               Arrival      No. of    
Name                                             Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_388        FD1S3AX      Q        Out     0.955     0.955 r      -         
un26_rf[6]                                       Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     C        In      0.000     0.955 r      -         
AMDemodulator_inst.un1_r_2[6]                    ORCALUT4     Z        Out     0.854     1.809 r      -         
un1_r_2[6]                                       Net          -        -       -         -            26        
AMDemodulator_inst.un38_r_cry_5_0_RNO            ORCALUT4     A        In      0.000     1.809 r      -         
AMDemodulator_inst.un38_r_cry_5_0_RNO            ORCALUT4     Z        Out     0.606     2.415 r      -         
un38_r_axb_5                                     Net          -        -       -         -            1         
AMDemodulator_inst.un38_r_cry_5_0                CCU2C        A0       In      0.000     2.415 r      -         
AMDemodulator_inst.un38_r_cry_5_0                CCU2C        COUT     Out     0.900     3.315 r      -         
un38_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un38_r_cry_7_0                CCU2C        CIN      In      0.000     3.315 r      -         
AMDemodulator_inst.un38_r_cry_7_0                CCU2C        S1       Out     0.883     4.198 r      -         
un38_r[8]                                        Net          -        -       -         -            8         
AMDemodulator_inst.un1_r_5_x0[3]                 ORCALUT4     B        In      0.000     4.198 r      -         
AMDemodulator_inst.un1_r_5_x0[3]                 ORCALUT4     Z        Out     0.606     4.804 r      -         
un1_r_5_x0[3]                                    Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_5[3]                    PFUMX        BLUT     In      0.000     4.804 r      -         
AMDemodulator_inst.un1_r_5[3]                    PFUMX        Z        Out     0.457     5.261 r      -         
un1_r_5[3]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        A0       In      0.000     5.261 r      -         
AMDemodulator_inst.un48_r_cry_5_0                CCU2C        COUT     Out     0.900     6.161 r      -         
un48_r_cry_6                                     Net          -        -       -         -            1         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        CIN      In      0.000     6.161 r      -         
AMDemodulator_inst.un48_r_cry_7_0                CCU2C        S1       Out     0.698     6.859 r      -         
un48_r[8]                                        Net          -        -       -         -            1         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     B        In      0.000     6.859 r      -         
AMDemodulator_inst.un1_r_6[8]                    ORCALUT4     Z        Out     0.660     7.519 r      -         
un1_r_6[8]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        A1       In      0.000     7.519 r      -         
AMDemodulator_inst.un54_r_cry_9_0                CCU2C        COUT     Out     0.900     8.419 r      -         
un54_r_cry_10                                    Net          -        -       -         -            1         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        CIN      In      0.000     8.419 r      -         
AMDemodulator_inst.un54_r_s_11_0                 CCU2C        S0       Out     0.854     9.272 r      -         
un54_r[11]                                       Net          -        -       -         -            5         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     B        In      0.000     9.272 r      -         
AMDemodulator_inst.un56_r_s_11_0_RNI8E202_0      ORCALUT4     Z        Out     0.708     9.980 f      -         
un1_r_7_i[11]                                    Net          -        -       -         -            3         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     A        In      0.000     9.980 f      -         
AMDemodulator_inst.un1_r_8_mb[5]                 ORCALUT4     Z        Out     0.660     10.640 r     -         
un1_r_8[5]                                       Net          -        -       -         -            2         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        A0       In      0.000     10.640 r     -         
AMDemodulator_inst.un66_r_cry_7_0                CCU2C        COUT     Out     0.900     11.540 r     -         
un66_r_cry_8                                     Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        CIN      In      0.000     11.540 r     -         
AMDemodulator_inst.un66_r_cry_9_0                CCU2C        S1       Out     0.698     12.238 r     -         
un66_r[10]                                       Net          -        -       -         -            1         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     B        In      0.000     12.238 r     -         
AMDemodulator_inst.un66_r_cry_9_0_RNI68DG3_0     ORCALUT4     Z        Out     0.660     12.898 r     -         
un1_r_9_0[10]                                    Net          -        -       -         -            2         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        B1       In      0.000     12.898 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_11_0     CCU2C        COUT     Out     0.900     13.798 r     -         
un1_square_sum_1_cry_12                          Net          -        -       -         -            1         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        CIN      In      0.000     13.798 r     -         
AMDemodulator_inst.un1_square_sum_1_cry_13_0     CCU2C        S1       Out     0.698     14.495 r     -         
un1_square_sum1[14]                              Net          -        -       -         -            1         
AMDemodulator_inst.amdemod_out_pipe_1            FD1S3AX      D        In      0.000     14.495 r     -         
================================================================================================================




====================================
Detailed Report for Clock: PLL|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                  Arrival           
Instance                          Reference                    Type        Pin     Net                      Time        Slack 
                                  Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------
phase_increment[0]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[0]       0.955       -1.296
nco_inst.phase_accumulator[0]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[0]     0.907       -1.248
nco_inst.phase_accumulator[1]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[1]     0.853       -1.133
nco_inst.phase_accumulator[2]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[2]     0.853       -1.133
phase_increment[1]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[1]       0.853       -1.133
phase_increment[2]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[2]       0.853       -1.133
nco_inst.phase_accumulator[3]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[3]     0.853       -1.071
nco_inst.phase_accumulator[4]     PLL|CLKOP_inferred_clock     FD1S3AX     Q       phase_accumulator[4]     0.853       -1.071
phase_increment[3]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[3]       0.853       -1.071
phase_increment[4]                PLL|CLKOP_inferred_clock     FD1P3AX     Q       phase_increment[4]       0.853       -1.071
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                 Required           
Instance                               Reference                    Type        Pin       Net                                   Time         Slack 
                                       Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA11     un2_phase_accumulator_s_63_0_S0       3.202        -1.296
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA9      un2_phase_accumulator_cry_61_0_S0     3.202        -1.234
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA10     un2_phase_accumulator_cry_61_0_S1     3.202        -1.234
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA7      un2_phase_accumulator_cry_59_0_S0     3.202        -1.173
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA8      un2_phase_accumulator_cry_59_0_S1     3.202        -1.173
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA5      un2_phase_accumulator_cry_57_0_S0     3.202        -1.113
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA6      un2_phase_accumulator_cry_57_0_S1     3.202        -1.113
nco_inst.sinewave_inst.value_1_0_0     PLL|CLKOP_inferred_clock     DP16KD      ADA4      un2_phase_accumulator_cry_55_0_S1     3.202        -1.052
mixer_inst.cosinewave_out[10]          PLL|CLKOP_inferred_clock     FD1S3IX     D         cosinewave_out_3_1_c7_i               4.946        -0.805
mixer_inst.cosinewave_out_pipe_13      PLL|CLKOP_inferred_clock     FD1S3AX     D         cosinewave_out_3_1[4]                 4.946        -0.805
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.295

    Number of logic level(s):                33
    Starting point:                          phase_increment[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA11
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin       Pin               Arrival     No. of    
Name                                        Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
phase_increment[0]                          FD1P3AX     Q         Out     0.955     0.955 r     -         
phase_increment[0]                          Net         -         -       -         -           3         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       A1        In      0.000     0.955 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT      Out     0.900     1.855 r     -         
un2_phase_accumulator_cry_0                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN       In      0.000     1.855 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT      Out     0.061     1.916 r     -         
un2_phase_accumulator_cry_2                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN       In      0.000     1.916 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT      Out     0.061     1.977 r     -         
un2_phase_accumulator_cry_4                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN       In      0.000     1.977 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT      Out     0.061     2.038 r     -         
un2_phase_accumulator_cry_6                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN       In      0.000     2.038 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT      Out     0.061     2.099 r     -         
un2_phase_accumulator_cry_8                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN       In      0.000     2.099 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT      Out     0.061     2.160 r     -         
un2_phase_accumulator_cry_10                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN       In      0.000     2.160 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT      Out     0.061     2.221 r     -         
un2_phase_accumulator_cry_12                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN       In      0.000     2.221 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT      Out     0.061     2.282 r     -         
un2_phase_accumulator_cry_14                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN       In      0.000     2.282 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT      Out     0.061     2.343 r     -         
un2_phase_accumulator_cry_16                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN       In      0.000     2.343 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT      Out     0.061     2.404 r     -         
un2_phase_accumulator_cry_18                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN       In      0.000     2.404 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT      Out     0.061     2.465 r     -         
un2_phase_accumulator_cry_20                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN       In      0.000     2.465 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT      Out     0.061     2.526 r     -         
un2_phase_accumulator_cry_22                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN       In      0.000     2.526 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT      Out     0.061     2.587 r     -         
un2_phase_accumulator_cry_24                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN       In      0.000     2.587 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT      Out     0.061     2.648 r     -         
un2_phase_accumulator_cry_26                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN       In      0.000     2.648 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT      Out     0.061     2.709 r     -         
un2_phase_accumulator_cry_28                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN       In      0.000     2.709 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT      Out     0.061     2.770 r     -         
un2_phase_accumulator_cry_30                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN       In      0.000     2.770 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT      Out     0.061     2.831 r     -         
un2_phase_accumulator_cry_32                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN       In      0.000     2.831 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT      Out     0.061     2.892 r     -         
un2_phase_accumulator_cry_34                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN       In      0.000     2.892 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT      Out     0.061     2.953 r     -         
un2_phase_accumulator_cry_36                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN       In      0.000     2.953 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT      Out     0.061     3.014 r     -         
un2_phase_accumulator_cry_38                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN       In      0.000     3.014 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT      Out     0.061     3.075 r     -         
un2_phase_accumulator_cry_40                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN       In      0.000     3.075 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT      Out     0.061     3.136 r     -         
un2_phase_accumulator_cry_42                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN       In      0.000     3.136 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT      Out     0.061     3.197 r     -         
un2_phase_accumulator_cry_44                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN       In      0.000     3.197 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT      Out     0.061     3.258 r     -         
un2_phase_accumulator_cry_46                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN       In      0.000     3.258 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT      Out     0.061     3.319 r     -         
un2_phase_accumulator_cry_48                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN       In      0.000     3.319 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT      Out     0.061     3.380 r     -         
un2_phase_accumulator_cry_50                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN       In      0.000     3.380 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT      Out     0.061     3.441 r     -         
un2_phase_accumulator_cry_52                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN       In      0.000     3.441 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT      Out     0.061     3.502 r     -         
un2_phase_accumulator_cry_54                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN       In      0.000     3.502 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT      Out     0.061     3.563 r     -         
un2_phase_accumulator_cry_56                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN       In      0.000     3.563 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT      Out     0.061     3.624 r     -         
un2_phase_accumulator_cry_58                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN       In      0.000     3.624 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT      Out     0.061     3.685 r     -         
un2_phase_accumulator_cry_60                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN       In      0.000     3.685 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       COUT      Out     0.061     3.746 r     -         
un2_phase_accumulator_cry_62                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_s_63_0       CCU2C       CIN       In      0.000     3.746 r     -         
nco_inst.un2_phase_accumulator_s_63_0       CCU2C       S0        Out     0.751     4.497 r     -         
un2_phase_accumulator_s_63_0_S0             Net         -         -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA11     In      0.000     4.497 r     -         
==========================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.449
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.247

    Number of logic level(s):                33
    Starting point:                          nco_inst.phase_accumulator[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA11
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin       Pin               Arrival     No. of    
Name                                        Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
nco_inst.phase_accumulator[0]               FD1S3AX     Q         Out     0.907     0.907 r     -         
phase_accumulator[0]                        Net         -         -       -         -           2         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       B1        In      0.000     0.907 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT      Out     0.900     1.807 r     -         
un2_phase_accumulator_cry_0                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN       In      0.000     1.807 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT      Out     0.061     1.868 r     -         
un2_phase_accumulator_cry_2                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN       In      0.000     1.868 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT      Out     0.061     1.929 r     -         
un2_phase_accumulator_cry_4                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN       In      0.000     1.929 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT      Out     0.061     1.990 r     -         
un2_phase_accumulator_cry_6                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN       In      0.000     1.990 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT      Out     0.061     2.051 r     -         
un2_phase_accumulator_cry_8                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN       In      0.000     2.051 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT      Out     0.061     2.112 r     -         
un2_phase_accumulator_cry_10                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN       In      0.000     2.112 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT      Out     0.061     2.173 r     -         
un2_phase_accumulator_cry_12                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN       In      0.000     2.173 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT      Out     0.061     2.234 r     -         
un2_phase_accumulator_cry_14                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN       In      0.000     2.234 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT      Out     0.061     2.295 r     -         
un2_phase_accumulator_cry_16                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN       In      0.000     2.295 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT      Out     0.061     2.356 r     -         
un2_phase_accumulator_cry_18                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN       In      0.000     2.356 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT      Out     0.061     2.417 r     -         
un2_phase_accumulator_cry_20                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN       In      0.000     2.417 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT      Out     0.061     2.478 r     -         
un2_phase_accumulator_cry_22                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN       In      0.000     2.478 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT      Out     0.061     2.539 r     -         
un2_phase_accumulator_cry_24                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN       In      0.000     2.539 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT      Out     0.061     2.600 r     -         
un2_phase_accumulator_cry_26                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN       In      0.000     2.600 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT      Out     0.061     2.661 r     -         
un2_phase_accumulator_cry_28                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN       In      0.000     2.661 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT      Out     0.061     2.722 r     -         
un2_phase_accumulator_cry_30                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN       In      0.000     2.722 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT      Out     0.061     2.783 r     -         
un2_phase_accumulator_cry_32                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN       In      0.000     2.783 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT      Out     0.061     2.844 r     -         
un2_phase_accumulator_cry_34                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN       In      0.000     2.844 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT      Out     0.061     2.905 r     -         
un2_phase_accumulator_cry_36                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN       In      0.000     2.905 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT      Out     0.061     2.966 r     -         
un2_phase_accumulator_cry_38                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN       In      0.000     2.966 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT      Out     0.061     3.027 r     -         
un2_phase_accumulator_cry_40                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN       In      0.000     3.027 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT      Out     0.061     3.088 r     -         
un2_phase_accumulator_cry_42                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN       In      0.000     3.088 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT      Out     0.061     3.149 r     -         
un2_phase_accumulator_cry_44                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN       In      0.000     3.149 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT      Out     0.061     3.210 r     -         
un2_phase_accumulator_cry_46                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN       In      0.000     3.210 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT      Out     0.061     3.271 r     -         
un2_phase_accumulator_cry_48                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN       In      0.000     3.271 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT      Out     0.061     3.332 r     -         
un2_phase_accumulator_cry_50                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN       In      0.000     3.332 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT      Out     0.061     3.393 r     -         
un2_phase_accumulator_cry_52                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN       In      0.000     3.393 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT      Out     0.061     3.454 r     -         
un2_phase_accumulator_cry_54                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN       In      0.000     3.454 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT      Out     0.061     3.515 r     -         
un2_phase_accumulator_cry_56                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN       In      0.000     3.515 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT      Out     0.061     3.576 r     -         
un2_phase_accumulator_cry_58                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN       In      0.000     3.576 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT      Out     0.061     3.637 r     -         
un2_phase_accumulator_cry_60                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN       In      0.000     3.637 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       COUT      Out     0.061     3.698 r     -         
un2_phase_accumulator_cry_62                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_s_63_0       CCU2C       CIN       In      0.000     3.698 r     -         
nco_inst.un2_phase_accumulator_s_63_0       CCU2C       S0        Out     0.751     4.449 r     -         
un2_phase_accumulator_s_63_0_S0             Net         -         -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA11     In      0.000     4.449 r     -         
==========================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                32
    Starting point:                          phase_increment[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA9
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
phase_increment[0]                          FD1P3AX     Q        Out     0.955     0.955 r     -         
phase_increment[0]                          Net         -        -       -         -           3         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       A1       In      0.000     0.955 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT     Out     0.900     1.855 r     -         
un2_phase_accumulator_cry_0                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN      In      0.000     1.855 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT     Out     0.061     1.916 r     -         
un2_phase_accumulator_cry_2                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN      In      0.000     1.916 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT     Out     0.061     1.977 r     -         
un2_phase_accumulator_cry_4                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN      In      0.000     1.977 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT     Out     0.061     2.038 r     -         
un2_phase_accumulator_cry_6                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN      In      0.000     2.038 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT     Out     0.061     2.099 r     -         
un2_phase_accumulator_cry_8                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN      In      0.000     2.099 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT     Out     0.061     2.160 r     -         
un2_phase_accumulator_cry_10                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN      In      0.000     2.160 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT     Out     0.061     2.221 r     -         
un2_phase_accumulator_cry_12                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN      In      0.000     2.221 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT     Out     0.061     2.282 r     -         
un2_phase_accumulator_cry_14                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN      In      0.000     2.282 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT     Out     0.061     2.343 r     -         
un2_phase_accumulator_cry_16                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN      In      0.000     2.343 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT     Out     0.061     2.404 r     -         
un2_phase_accumulator_cry_18                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN      In      0.000     2.404 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT     Out     0.061     2.465 r     -         
un2_phase_accumulator_cry_20                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN      In      0.000     2.465 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT     Out     0.061     2.526 r     -         
un2_phase_accumulator_cry_22                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN      In      0.000     2.526 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT     Out     0.061     2.587 r     -         
un2_phase_accumulator_cry_24                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN      In      0.000     2.587 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT     Out     0.061     2.648 r     -         
un2_phase_accumulator_cry_26                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN      In      0.000     2.648 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT     Out     0.061     2.709 r     -         
un2_phase_accumulator_cry_28                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN      In      0.000     2.709 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT     Out     0.061     2.770 r     -         
un2_phase_accumulator_cry_30                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN      In      0.000     2.770 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT     Out     0.061     2.831 r     -         
un2_phase_accumulator_cry_32                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN      In      0.000     2.831 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT     Out     0.061     2.892 r     -         
un2_phase_accumulator_cry_34                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN      In      0.000     2.892 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT     Out     0.061     2.953 r     -         
un2_phase_accumulator_cry_36                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN      In      0.000     2.953 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT     Out     0.061     3.014 r     -         
un2_phase_accumulator_cry_38                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN      In      0.000     3.014 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT     Out     0.061     3.075 r     -         
un2_phase_accumulator_cry_40                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN      In      0.000     3.075 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT     Out     0.061     3.136 r     -         
un2_phase_accumulator_cry_42                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN      In      0.000     3.136 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT     Out     0.061     3.197 r     -         
un2_phase_accumulator_cry_44                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN      In      0.000     3.197 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT     Out     0.061     3.258 r     -         
un2_phase_accumulator_cry_46                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN      In      0.000     3.258 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT     Out     0.061     3.319 r     -         
un2_phase_accumulator_cry_48                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN      In      0.000     3.319 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT     Out     0.061     3.380 r     -         
un2_phase_accumulator_cry_50                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN      In      0.000     3.380 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT     Out     0.061     3.441 r     -         
un2_phase_accumulator_cry_52                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN      In      0.000     3.441 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT     Out     0.061     3.502 r     -         
un2_phase_accumulator_cry_54                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN      In      0.000     3.502 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT     Out     0.061     3.563 r     -         
un2_phase_accumulator_cry_56                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN      In      0.000     3.563 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT     Out     0.061     3.624 r     -         
un2_phase_accumulator_cry_58                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN      In      0.000     3.624 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT     Out     0.061     3.685 r     -         
un2_phase_accumulator_cry_60                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN      In      0.000     3.685 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       S0       Out     0.751     4.436 r     -         
un2_phase_accumulator_cry_61_0_S0           Net         -        -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA9     In      0.000     4.436 r     -         
=========================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.234

    Number of logic level(s):                32
    Starting point:                          phase_increment[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA10
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin       Pin               Arrival     No. of    
Name                                        Type        Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
phase_increment[0]                          FD1P3AX     Q         Out     0.955     0.955 r     -         
phase_increment[0]                          Net         -         -       -         -           3         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       A1        In      0.000     0.955 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT      Out     0.900     1.855 r     -         
un2_phase_accumulator_cry_0                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN       In      0.000     1.855 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT      Out     0.061     1.916 r     -         
un2_phase_accumulator_cry_2                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN       In      0.000     1.916 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT      Out     0.061     1.977 r     -         
un2_phase_accumulator_cry_4                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN       In      0.000     1.977 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT      Out     0.061     2.038 r     -         
un2_phase_accumulator_cry_6                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN       In      0.000     2.038 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT      Out     0.061     2.099 r     -         
un2_phase_accumulator_cry_8                 Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN       In      0.000     2.099 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT      Out     0.061     2.160 r     -         
un2_phase_accumulator_cry_10                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN       In      0.000     2.160 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT      Out     0.061     2.221 r     -         
un2_phase_accumulator_cry_12                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN       In      0.000     2.221 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT      Out     0.061     2.282 r     -         
un2_phase_accumulator_cry_14                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN       In      0.000     2.282 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT      Out     0.061     2.343 r     -         
un2_phase_accumulator_cry_16                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN       In      0.000     2.343 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT      Out     0.061     2.404 r     -         
un2_phase_accumulator_cry_18                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN       In      0.000     2.404 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT      Out     0.061     2.465 r     -         
un2_phase_accumulator_cry_20                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN       In      0.000     2.465 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT      Out     0.061     2.526 r     -         
un2_phase_accumulator_cry_22                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN       In      0.000     2.526 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT      Out     0.061     2.587 r     -         
un2_phase_accumulator_cry_24                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN       In      0.000     2.587 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT      Out     0.061     2.648 r     -         
un2_phase_accumulator_cry_26                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN       In      0.000     2.648 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT      Out     0.061     2.709 r     -         
un2_phase_accumulator_cry_28                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN       In      0.000     2.709 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT      Out     0.061     2.770 r     -         
un2_phase_accumulator_cry_30                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN       In      0.000     2.770 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT      Out     0.061     2.831 r     -         
un2_phase_accumulator_cry_32                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN       In      0.000     2.831 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT      Out     0.061     2.892 r     -         
un2_phase_accumulator_cry_34                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN       In      0.000     2.892 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT      Out     0.061     2.953 r     -         
un2_phase_accumulator_cry_36                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN       In      0.000     2.953 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT      Out     0.061     3.014 r     -         
un2_phase_accumulator_cry_38                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN       In      0.000     3.014 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT      Out     0.061     3.075 r     -         
un2_phase_accumulator_cry_40                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN       In      0.000     3.075 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT      Out     0.061     3.136 r     -         
un2_phase_accumulator_cry_42                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN       In      0.000     3.136 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT      Out     0.061     3.197 r     -         
un2_phase_accumulator_cry_44                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN       In      0.000     3.197 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT      Out     0.061     3.258 r     -         
un2_phase_accumulator_cry_46                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN       In      0.000     3.258 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT      Out     0.061     3.319 r     -         
un2_phase_accumulator_cry_48                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN       In      0.000     3.319 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT      Out     0.061     3.380 r     -         
un2_phase_accumulator_cry_50                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN       In      0.000     3.380 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT      Out     0.061     3.441 r     -         
un2_phase_accumulator_cry_52                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN       In      0.000     3.441 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT      Out     0.061     3.502 r     -         
un2_phase_accumulator_cry_54                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN       In      0.000     3.502 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT      Out     0.061     3.563 r     -         
un2_phase_accumulator_cry_56                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN       In      0.000     3.563 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT      Out     0.061     3.624 r     -         
un2_phase_accumulator_cry_58                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN       In      0.000     3.624 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT      Out     0.061     3.685 r     -         
un2_phase_accumulator_cry_60                Net         -         -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN       In      0.000     3.685 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       S1        Out     0.751     4.436 r     -         
un2_phase_accumulator_cry_61_0_S1           Net         -         -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA10     In      0.000     4.436 r     -         
==========================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            1.798
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.202

    - Propagation time:                      4.388
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.186

    Number of logic level(s):                32
    Starting point:                          nco_inst.phase_accumulator[0] / Q
    Ending point:                            nco_inst.sinewave_inst.value_1_0_0 / ADA9
    The start point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CLKA

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
nco_inst.phase_accumulator[0]               FD1S3AX     Q        Out     0.907     0.907 r     -         
phase_accumulator[0]                        Net         -        -       -         -           2         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       B1       In      0.000     0.907 r     -         
nco_inst.un2_phase_accumulator_cry_0_0      CCU2C       COUT     Out     0.900     1.807 r     -         
un2_phase_accumulator_cry_0                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       CIN      In      0.000     1.807 r     -         
nco_inst.un2_phase_accumulator_cry_1_0      CCU2C       COUT     Out     0.061     1.868 r     -         
un2_phase_accumulator_cry_2                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       CIN      In      0.000     1.868 r     -         
nco_inst.un2_phase_accumulator_cry_3_0      CCU2C       COUT     Out     0.061     1.929 r     -         
un2_phase_accumulator_cry_4                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       CIN      In      0.000     1.929 r     -         
nco_inst.un2_phase_accumulator_cry_5_0      CCU2C       COUT     Out     0.061     1.990 r     -         
un2_phase_accumulator_cry_6                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       CIN      In      0.000     1.990 r     -         
nco_inst.un2_phase_accumulator_cry_7_0      CCU2C       COUT     Out     0.061     2.051 r     -         
un2_phase_accumulator_cry_8                 Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       CIN      In      0.000     2.051 r     -         
nco_inst.un2_phase_accumulator_cry_9_0      CCU2C       COUT     Out     0.061     2.112 r     -         
un2_phase_accumulator_cry_10                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       CIN      In      0.000     2.112 r     -         
nco_inst.un2_phase_accumulator_cry_11_0     CCU2C       COUT     Out     0.061     2.173 r     -         
un2_phase_accumulator_cry_12                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       CIN      In      0.000     2.173 r     -         
nco_inst.un2_phase_accumulator_cry_13_0     CCU2C       COUT     Out     0.061     2.234 r     -         
un2_phase_accumulator_cry_14                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       CIN      In      0.000     2.234 r     -         
nco_inst.un2_phase_accumulator_cry_15_0     CCU2C       COUT     Out     0.061     2.295 r     -         
un2_phase_accumulator_cry_16                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       CIN      In      0.000     2.295 r     -         
nco_inst.un2_phase_accumulator_cry_17_0     CCU2C       COUT     Out     0.061     2.356 r     -         
un2_phase_accumulator_cry_18                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       CIN      In      0.000     2.356 r     -         
nco_inst.un2_phase_accumulator_cry_19_0     CCU2C       COUT     Out     0.061     2.417 r     -         
un2_phase_accumulator_cry_20                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       CIN      In      0.000     2.417 r     -         
nco_inst.un2_phase_accumulator_cry_21_0     CCU2C       COUT     Out     0.061     2.478 r     -         
un2_phase_accumulator_cry_22                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       CIN      In      0.000     2.478 r     -         
nco_inst.un2_phase_accumulator_cry_23_0     CCU2C       COUT     Out     0.061     2.539 r     -         
un2_phase_accumulator_cry_24                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       CIN      In      0.000     2.539 r     -         
nco_inst.un2_phase_accumulator_cry_25_0     CCU2C       COUT     Out     0.061     2.600 r     -         
un2_phase_accumulator_cry_26                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       CIN      In      0.000     2.600 r     -         
nco_inst.un2_phase_accumulator_cry_27_0     CCU2C       COUT     Out     0.061     2.661 r     -         
un2_phase_accumulator_cry_28                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       CIN      In      0.000     2.661 r     -         
nco_inst.un2_phase_accumulator_cry_29_0     CCU2C       COUT     Out     0.061     2.722 r     -         
un2_phase_accumulator_cry_30                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       CIN      In      0.000     2.722 r     -         
nco_inst.un2_phase_accumulator_cry_31_0     CCU2C       COUT     Out     0.061     2.783 r     -         
un2_phase_accumulator_cry_32                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       CIN      In      0.000     2.783 r     -         
nco_inst.un2_phase_accumulator_cry_33_0     CCU2C       COUT     Out     0.061     2.844 r     -         
un2_phase_accumulator_cry_34                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       CIN      In      0.000     2.844 r     -         
nco_inst.un2_phase_accumulator_cry_35_0     CCU2C       COUT     Out     0.061     2.905 r     -         
un2_phase_accumulator_cry_36                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       CIN      In      0.000     2.905 r     -         
nco_inst.un2_phase_accumulator_cry_37_0     CCU2C       COUT     Out     0.061     2.966 r     -         
un2_phase_accumulator_cry_38                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       CIN      In      0.000     2.966 r     -         
nco_inst.un2_phase_accumulator_cry_39_0     CCU2C       COUT     Out     0.061     3.027 r     -         
un2_phase_accumulator_cry_40                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       CIN      In      0.000     3.027 r     -         
nco_inst.un2_phase_accumulator_cry_41_0     CCU2C       COUT     Out     0.061     3.088 r     -         
un2_phase_accumulator_cry_42                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       CIN      In      0.000     3.088 r     -         
nco_inst.un2_phase_accumulator_cry_43_0     CCU2C       COUT     Out     0.061     3.149 r     -         
un2_phase_accumulator_cry_44                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       CIN      In      0.000     3.149 r     -         
nco_inst.un2_phase_accumulator_cry_45_0     CCU2C       COUT     Out     0.061     3.210 r     -         
un2_phase_accumulator_cry_46                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       CIN      In      0.000     3.210 r     -         
nco_inst.un2_phase_accumulator_cry_47_0     CCU2C       COUT     Out     0.061     3.271 r     -         
un2_phase_accumulator_cry_48                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       CIN      In      0.000     3.271 r     -         
nco_inst.un2_phase_accumulator_cry_49_0     CCU2C       COUT     Out     0.061     3.332 r     -         
un2_phase_accumulator_cry_50                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       CIN      In      0.000     3.332 r     -         
nco_inst.un2_phase_accumulator_cry_51_0     CCU2C       COUT     Out     0.061     3.393 r     -         
un2_phase_accumulator_cry_52                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       CIN      In      0.000     3.393 r     -         
nco_inst.un2_phase_accumulator_cry_53_0     CCU2C       COUT     Out     0.061     3.454 r     -         
un2_phase_accumulator_cry_54                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       CIN      In      0.000     3.454 r     -         
nco_inst.un2_phase_accumulator_cry_55_0     CCU2C       COUT     Out     0.061     3.515 r     -         
un2_phase_accumulator_cry_56                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       CIN      In      0.000     3.515 r     -         
nco_inst.un2_phase_accumulator_cry_57_0     CCU2C       COUT     Out     0.061     3.576 r     -         
un2_phase_accumulator_cry_58                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       CIN      In      0.000     3.576 r     -         
nco_inst.un2_phase_accumulator_cry_59_0     CCU2C       COUT     Out     0.061     3.637 r     -         
un2_phase_accumulator_cry_60                Net         -        -       -         -           1         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       CIN      In      0.000     3.637 r     -         
nco_inst.un2_phase_accumulator_cry_61_0     CCU2C       S0       Out     0.751     4.388 r     -         
un2_phase_accumulator_cry_61_0_S0           Net         -        -       -         -           2         
nco_inst.sinewave_inst.value_1_0_0          DP16KD      ADA9     In      0.000     4.388 r     -         
=========================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                          Arrival          
Instance                                  Reference     Type       Pin     Net              Time        Slack
                                          Clock                                                              
-------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R22     CO0              0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R22     CO0              0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R23     ANB1             0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R23     ANB1             0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R24     N_1_i            0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R24     N_1_i            0.000       0.059
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R18     un18_r_c1        0.000       0.066
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R18     un18_r_c1        0.000       0.066
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R19     un18_r_ac0_2     0.000       0.066
AMDemodulator_inst.square_sum_1[24:0]     System        ALU54B     R19     un18_r_ac0_2     0.000       0.066
=============================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                        Required          
Instance                                      Reference     Type        Pin     Net           Time         Slack
                                              Clock                                                             
----------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.amdemod_out_d_pipe_352     System        FD1S3AX     D       un32_r[7]     4.946        0.059
AMDemodulator_inst.amdemod_out_d_pipe_353     System        FD1S3AX     D       un30_r[7]     4.946        0.059
AMDemodulator_inst.amdemod_out_d_pipe_350     System        FD1S3AX     D       un32_r[6]     4.946        0.720
AMDemodulator_inst.amdemod_out_d_pipe_381     System        FD1S3AX     D       un30_r[6]     4.946        0.720
AMDemodulator_inst.amdemod_out_d_pipe_382     System        FD1S3AX     D       un32_r[5]     4.946        0.720
AMDemodulator_inst.amdemod_out_d_pipe_383     System        FD1S3AX     D       un30_r[5]     4.946        0.720
AMDemodulator_inst.amdemod_out_d_pipe_384     System        FD1S3AX     D       un32_r[4]     4.946        1.540
AMDemodulator_inst.amdemod_out_d_pipe_385     System        FD1S3AX     D       un30_r[4]     4.946        1.540
AMDemodulator_inst.amdemod_out_d_pipe_386     System        FD1S3AX     D       un32_r[3]     4.946        1.540
AMDemodulator_inst.amdemod_out_d_pipe_387     System        FD1S3AX     D       un30_r[3]     4.946        1.540
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      4.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.059

    Number of logic level(s):                7
    Starting point:                          AMDemodulator_inst.square_sum_1[24:0] / R22
    Ending point:                            AMDemodulator_inst.amdemod_out_d_pipe_353 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            CIC_12s_72s_4096s_2s_16s_1|data_clk_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
AMDemodulator_inst.square_sum_1[24:0]         ALU54B       R22      Out     0.000     0.000 r     -         
CO0                                           Net          -        -       -         -           7         
AMDemodulator_inst.ANC2                       ORCALUT4     B        In      0.000     0.000 r     -         
AMDemodulator_inst.ANC2                       ORCALUT4     Z        Out     0.768     0.768 r     -         
CO2                                           Net          -        -       -         -           6         
AMDemodulator_inst.un18_r_c4                  ORCALUT4     A        In      0.000     0.768 r     -         
AMDemodulator_inst.un18_r_c4                  ORCALUT4     Z        Out     0.660     1.428 r     -         
un18_r_c4                                     Net          -        -       -         -           2         
AMDemodulator_inst.un1_r_1_bm[5]              ORCALUT4     D        In      0.000     1.428 r     -         
AMDemodulator_inst.un1_r_1_bm[5]              ORCALUT4     Z        Out     0.606     2.034 r     -         
un1_r_1_bm[5]                                 Net          -        -       -         -           1         
AMDemodulator_inst.un1_r_1[5]                 PFUMX        ALUT     In      0.000     2.034 r     -         
AMDemodulator_inst.un1_r_1[5]                 PFUMX        Z        Out     0.595     2.629 r     -         
un1_r_1[5]                                    Net          -        -       -         -           9         
AMDemodulator_inst.un1_r_2[3]                 ORCALUT4     A        In      0.000     2.629 r     -         
AMDemodulator_inst.un1_r_2[3]                 ORCALUT4     Z        Out     0.660     3.289 r     -         
un1_r_2[3]                                    Net          -        -       -         -           2         
AMDemodulator_inst.un30_r_cry_5_0             CCU2C        C0       In      0.000     3.289 r     -         
AMDemodulator_inst.un30_r_cry_5_0             CCU2C        COUT     Out     0.900     4.189 r     -         
un30_r_cry_6                                  Net          -        -       -         -           1         
AMDemodulator_inst.un30_r_s_7_0               CCU2C        CIN      In      0.000     4.189 r     -         
AMDemodulator_inst.un30_r_s_7_0               CCU2C        S0       Out     0.698     4.886 r     -         
un30_r[7]                                     Net          -        -       -         -           1         
AMDemodulator_inst.amdemod_out_d_pipe_353     FD1S3AX      D        In      0.000     4.886 r     -         
============================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 339MB peak: 339MB)


Finished timing report (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 339MB peak: 339MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_85f-6

Register bits: 2541 of 83640 (3%)
PIC Latch:       0
I/O cells:       21
Block Rams : 1 of 208 (0%)

DSP primitives:       6 of 234 (2%)

Details:
ALU54B:         2
CCU2C:          924
DP16KD:         1
EHXPLLL:        1
FD1P3AX:        1557
FD1S3AX:        975
FD1S3AY:        2
FD1S3IX:        5
GSR:            1
IB:             3
IFS1P3BX:       2
INV:            16
MULT18X18D:     4
OB:             18
ORCALUT4:       388
PFUMX:          12
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 339MB peak: 339MB)

Process took 0h:00m:26s realtime, 0h:00m:26s cputime
# Thu Oct 31 11:23:11 2024

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "ECP5U" -d LFE5U-85F -path "/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project" -path "/home/user/SDR-HLS/1.RTLImplementation/3.build/build"   "/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project.edi" "onebitsdr_project.ngo"   
edif2ngd:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
WARNING - edif2ngd: Unsupported property LUT_DEPTH found - ignoring...
WARNING - edif2ngd: Unsupported property CLKS_PER_BIT found - ignoring...
WARNING - edif2ngd: Unsupported property OFFSET found - ignoring...
WARNING - edif2ngd: Unsupported property COUNT_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property GAIN_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property DECIMATION_RATIO found - ignoring...
WARNING - edif2ngd: Unsupported property REGISTER_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property GAIN_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property DECIMATION_RATIO found - ignoring...
WARNING - edif2ngd: Unsupported property REGISTER_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property LUT_DEPTH found - ignoring...
WARNING - edif2ngd: Unsupported property PHASE_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property LUT_DEPTH found - ignoring...
WARNING - edif2ngd: Unsupported property tech_bind found - ignoring...
WARNING - edif2ngd: Unsupported property tech_bind found - ignoring...
WARNING - edif2ngd: Unsupported property tech_bind found - ignoring...
WARNING - edif2ngd: Unsupported property LUT_DEPTH found - ignoring...
WARNING - edif2ngd: Unsupported property PHASE_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property REGISTER_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property DECIMATION_RATIO found - ignoring...
WARNING - edif2ngd: Unsupported property GAIN_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property REGISTER_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property DECIMATION_RATIO found - ignoring...
WARNING - edif2ngd: Unsupported property GAIN_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property COUNT_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property OFFSET found - ignoring...
WARNING - edif2ngd: Unsupported property CLKS_PER_BIT found - ignoring...
WARNING - edif2ngd: Unsupported property PWM_OFFSET found - ignoring...
WARNING - edif2ngd: Unsupported property PWM_COUNT_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property CIC_GAIN_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property CIC_DECIMATION_RATIO found - ignoring...
WARNING - edif2ngd: Unsupported property CIC_REGISTER_WIDTH found - ignoring...
WARNING - edif2ngd: Unsupported property LUT_DEPTH found - ignoring...
WARNING - edif2ngd: Unsupported property PHASE_WIDTH found - ignoring...
Writing the design to onebitsdr_project.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 47 MB


ngdbuild  -a "ECP5U" -d LFE5U-85F  -p "/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data"  -p "/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project" -p "/home/user/SDR-HLS/1.RTLImplementation/3.build/build"  "onebitsdr_project.ngo" "onebitsdr_project.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'onebitsdr_project.ngo' ...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOA14' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOA15' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOA16' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOA17' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB0' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB1' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB2' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB3' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB4' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB5' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB6' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB7' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB8' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB9' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB10' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB11' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB12' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB13' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB14' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB15' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB16' has no load.
WARNING - ngdbuild: logical net 'nco_inst/sinewave_inst/value_1_0_0_DOB17' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_SIGNEDR' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R53' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R52' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R51' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R50' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R49' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R48' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R47' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R46' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R45' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R44' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R43' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R42' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R41' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R40' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R39' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R38' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R37' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R36' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R35' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R34' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R33' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R32' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R31' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R30' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R29' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R28' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R27' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R26' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_R25' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO53' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO52' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO51' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO50' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO49' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO48' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO47' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO46' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO45' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO44' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO43' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO42' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO41' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO40' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO39' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO38' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO37' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO36' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO35' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO34' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO33' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO32' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO31' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO30' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO29' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO28' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO27' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO26' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO25' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO24' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO23' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO22' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO21' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO20' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO19' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO18' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO17' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO16' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO15' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO14' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO13' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO12' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO11' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO10' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO9' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO8' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO7' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO6' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO5' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO4' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO3' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO2' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO1' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_CO0' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_EQZ' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_EQZM' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_EQOM' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_EQPAT' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_EQPATB' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_OVER' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_UNDER' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/square_sum_1_OVERUNDER' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA17' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA16' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA15' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA14' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA13' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA12' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA11' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA10' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA9' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA8' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA7' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA6' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA5' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA4' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA3' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA2' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA1' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROA0' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB17' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB16' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB15' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB14' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB13' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB12' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB11' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB10' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB9' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB8' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB7' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB6' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB5' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB4' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB3' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB2' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB1' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_SROB0' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC17' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC16' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC15' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC14' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC13' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC12' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC11' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC10' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC9' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC8' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC7' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC6' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC5' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC4' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC3' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC2' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC1' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/i_squared_2_ROC0' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA17' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA16' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA15' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA14' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA13' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA12' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA11' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA10' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA9' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA8' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA7' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA6' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA5' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA4' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA3' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA2' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA1' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROA0' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB17' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB16' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB15' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB14' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB13' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB12' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB11' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB10' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB9' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB8' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB7' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB6' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB5' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB4' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB3' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB2' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB1' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_SROB0' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC17' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC16' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC15' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC14' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC13' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC12' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC11' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC10' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC9' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC8' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC7' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC6' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC5' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC4' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC3' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC2' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC1' has no load.
WARNING - ngdbuild: logical net 'AMDemodulator_inst/q_squared_2_ROC0' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA17' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA16' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA15' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA14' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA13' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA12' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA11' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA10' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA9' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA8' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA7' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA6' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA5' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA4' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA3' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA2' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA1' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROA0' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB17' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB16' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB15' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB14' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB13' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB12' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB11' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB10' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB9' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB8' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB7' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB6' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB5' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB4' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB3' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB2' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB1' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_SROB0' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC17' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC16' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC15' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC14' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC13' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC12' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC11' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC10' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC9' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC8' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC7' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC6' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC5' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC4' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC3' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC2' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC1' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_1_ROC0' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA17' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA16' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA15' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA14' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA13' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA12' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA11' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA10' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA9' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA8' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA7' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA6' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA5' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA4' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA3' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA2' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA1' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROA0' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB17' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB16' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB15' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB14' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB13' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB12' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB11' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB10' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB9' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB8' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB7' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB6' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB5' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB4' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB3' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB2' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB1' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_SROB0' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC17' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC16' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC15' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC14' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC13' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC12' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC11' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC10' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC9' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC8' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC7' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC6' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC5' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC4' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC3' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC2' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC1' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_pt_2_ROC0' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_SIGNEDR' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_R53' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO53' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO52' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO51' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO50' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO49' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO48' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO47' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO46' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO45' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO44' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO43' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO42' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO41' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO40' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO39' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO38' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO37' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO36' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO35' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO34' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO33' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO32' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO31' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO30' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO29' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO28' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO27' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO26' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO25' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO24' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO23' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO22' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO21' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO20' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO19' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO18' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO17' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO16' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO15' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO14' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO13' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO12' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO11' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO10' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO9' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO8' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO7' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO6' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO5' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO4' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO3' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO2' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO1' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_CO0' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_EQZ' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_EQZM' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_EQOM' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_EQPAT' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_EQPATB' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_OVER' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_UNDER' has no load.
WARNING - ngdbuild: logical net 'un1_phase_increment_OVERUNDER' has no load.
WARNING - ngdbuild: DRC complete with 394 warnings.

Design Results:
   3931 blocks expanded
Complete the first expansion.
Writing 'onebitsdr_project.ngd' ...
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 90 MB


map -a "ECP5U" -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial   "onebitsdr_project.ngd" -o "onebitsdr_project_map.ncd" -pr "onebitsdr_project.prf" -mp "onebitsdr_project.mrp" -lpf "/home/user/SDR-HLS/1.RTLImplementation/3.build/build/project/onebitsdr_project_synplify.lpf" -lpf "/home/user/SDR-HLS/1.RTLImplementation/1.hw/constraints/OneBitSDR.lpf"             
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: onebitsdr_project.ngd
   Picdevice="LFE5U-85F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-85FCABGA381, Performance used: 6.

WARNING - map: /home/user/SDR-HLS/1.RTLImplementation/1.hw/constraints/OneBitSDR.lpf(74): Semantic error in "IOBUF PORT "rf_in" IO_TYPE=LVDS33 HYSTERESIS=NA DIFFRESISTOR=OFF PULLMODE=NONE OPENDRAIN=OFF ;": Key IO_TYPE=LVDS33 is not supported for this device. Default value LVCMOS25 will be used. 
 This preference has been disabled.
WARNING - map: /home/user/SDR-HLS/1.RTLImplementation/1.hw/constraints/OneBitSDR.lpf(14): Semantic error in "LOCATE COMP "rx_serial" SITE "M1" ;": COMP "rx_serial" cannot be found in design. This preference has been disabled.
WARNING - map: /home/user/SDR-HLS/1.RTLImplementation/1.hw/constraints/OneBitSDR.lpf(15): Semantic error in "IOBUF PORT "rx_serial" PULLMODE=UP IO_TYPE=LVCMOS33 ;": Port "rx_serial" does not exist in the design. This preference has been disabled.
Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.

Running general design DRC...

Removing unused logic...

WARNING - map: un1_phase_increment[52:0] : removed the input signal of SIGNEDCIN pin because it's not legal.

WARNING - map: AMDemodulator_inst/square_sum_1[24:0] : removed the input signal of SIGNEDCIN pin because it's not legal.

Optimizing...

WARNING - map: un1_phase_increment[52:0] : R52 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R51 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R50 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R49 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R48 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R47 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R46 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R45 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R44 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R43 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R42 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R41 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R40 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R39 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R38 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R37 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: un1_phase_increment[52:0] : R36 pin may contain garbage data if ternary 36 bit operation.

WARNING - map: AMDemodulator_inst/square_sum_1[24:0] : OUTPUT0 & OUTPUT1 register should use the same controls as OUTPUT register of multiplier driving ALU.

WARNING - map: AMDemodulator_inst/square_sum_1[24:0] : OUTPUT0 & OUTPUT1 register should use the same controls as OUTPUT register of multiplier driving ALU.

WARNING - map: AMDemodulator_inst/square_sum_1[24:0] : A/B data pipe not consistent with non-pipelined OPCODEOP0 control.

WARNING - map: AMDemodulator_inst/square_sum_1[24:0] : A/B data pipe not consistent with non-pipelined OPCODEOP1 control.

WARNING - map: AMDemodulator_inst/square_sum_1[24:0] : A/B data pipe not consistent with non-pipelined OPCODEIN control.




Design Summary:
   Number of registers:   2541 out of 84255 (3%)
      PFU registers:         2539 out of 83640 (3%)
      PIO registers:            2 out of   615 (0%)
   Number of SLICEs:      1642 out of 41820 (4%)
      SLICEs as Logic/ROM:   1642 out of 41820 (4%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:        924 out of 41820 (2%)
   Number of LUT4s:        2251 out of 83640 (3%)
      Number used as logic LUTs:        403
      Number used as distributed RAM:     0
      Number used as ripple logic:      1848
      Number used as shift registers:     0
   Number of PIO sites used: 21 out of 205 (10%)
   Number of block RAMs:  1 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          4
   MULT9X9D            0
   ALU54B              2
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  8 out of 312 (2 %)
   Number of Used DSP ALU Sites:  4 out of 156 (2 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  3
     Net clk_25mhz_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk_25mhz )
     Net clk_80mhz: 1271 loads, 1271 rising, 0 falling (Driver: PLL_inst/PLLInst_0 )
     Net cic_sine_clk: 63 loads, 63 rising, 0 falling (Driver: cic_sine_inst/data_clk )
   Number of Clock Enables:  16
     Net uart_rx_data_valid: 30 loads, 30 LSLICEs
     Net uart_rx_inst/o_Rx_Byte_1_sqmuxa: 4 loads, 4 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[0]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[1]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[2]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[3]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[4]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[5]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[6]: 1 loads, 1 LSLICEs
     Net uart_rx_inst/r_Rx_Bytece[7]: 1 loads, 1 LSLICEs
     Net pwm_inst/data_in_reg10: 6 loads, 6 LSLICEs
     Net cic_cosine_inst/valid_comb: 336 loads, 336 LSLICEs
     Net cic_cosine_inst/count10: 37 loads, 37 LSLICEs
     Net cic_sine_inst/valid_comb: 336 loads, 336 LSLICEs
     Net cic_sine_inst/count10: 37 loads, 37 LSLICEs
     Net cic_sine_inst/decimation_clk_eena: 1 loads, 1 LSLICEs
   Number of LSRs:  4
     Net uart_rx_inst/r_Rx_DV_last: 1 loads, 1 LSLICEs
     Net cic_cosine_inst/valid_combc_i: 1 loads, 1 LSLICEs
     Net cic_sine_inst/count[13]: 1 loads, 1 LSLICEs
     Net mixer_inst/rf_in_d[1]: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cic_cosine_inst/valid_comb: 336 loads
     Net cic_sine_inst/valid_comb: 336 loads
     Net cic_cosine_inst/mix_cosinewavef[7]: 65 loads
     Net cic_sine_inst/mix_sinewavef[7]: 65 loads
     Net uart_rx_inst/un1_led_27: 56 loads
     Net cic_sine_inst/count10: 40 loads
     Net cic_cosine_inst/count10: 38 loads
     Net uart_rx_data_valid: 30 loads
     Net AMDemodulator_inst/un1_r_3[7]: 29 loads
     Net cic_gain[0]: 28 loads
 

   Number of warnings:  27
   Number of errors:    0


. ALU54B  un1_phase_increment[52:0]:

54-Bit ALU
	Opcode  0		0
	Opcode  1		1
	Opcode  2		0
	Opcode  3		1
	Opcode  4		0
	Opcode  5		0
	Opcode  6		0
	Opcode  7		0
	Opcode  8		0
	Opcode  9		1
	Opcode 10		0

	OpcodeOP0 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	OpcodeOP1 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	--	--
		Pipeline	    	--	--

	OpcodeIN Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST
	--------------------------------------------
		C0		    	   	    
		C1		    	   	    
		CFB		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output0		    	   	    
		Output1		    	   	    

	Flag Register		CLK	CE	RST
	--------------------------------------------
		Flag		    	   	    
Other
	MCPAT_SOURCE	STATIC
	MASKPAT_SOURCE	STATIC
	MASK01		0x00000000000000
	MCPAT		0x00000000000000
	MASKPAT		0x00000000000000
	RNDPAT		0x00000000000000
	PSE17		0b00000000000000000
	PSE44		0b00000000000000000000000000
	PSE53		0b00000000
	GSR		DISABLED
	RESETMODE	ASYNC
	MULT9_MODE	DISABLED

	LEGACY  	DISABLED

	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED

. MULT18X18D  un1_phase_increment_pt_1:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	ENABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. ALU54B  AMDemodulator_inst/square_sum_1[24:0]:

54-Bit ALU
	Opcode  0		1
	Opcode  1		0
	Opcode  2		1
	Opcode  3		0
	Opcode  4		0
	Opcode  5		0
	Opcode  6		0
	Opcode  7		0
	Opcode  8		0
	Opcode  9		1
	Opcode 10		0

	OpcodeOP0 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	OpcodeOP1 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	--	--
		Pipeline	    	--	--

	OpcodeIN Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST
	--------------------------------------------
		C0		    	   	    
		C1		    	   	    
		CFB		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output0		CLK0	CE0	RST0
		Output1		CLK0	CE0	RST0

	Flag Register		CLK	CE	RST
	--------------------------------------------
		Flag		    	   	    
Other
	MCPAT_SOURCE	STATIC
	MASKPAT_SOURCE	STATIC
	MASK01		0x00000000000000
	MCPAT		0x00000000000000
	MASKPAT		0x00000000000000
	RNDPAT		0x00000000000000
	PSE17		0b00000000000000000
	PSE44		0b00000000000000000000000000
	PSE53		0b00000000
	GSR		DISABLED
	RESETMODE	SYNC
	MULT9_MODE	DISABLED

	LEGACY  	DISABLED

	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED

. MULT18X18D  AMDemodulator_inst/i_squared_2[23:0]:

Multiplier
	Operation A		Signed
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Signed
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  AMDemodulator_inst/q_squared_2[23:0]:

Multiplier
	Operation A		Signed
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Signed
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  un1_phase_increment_pt_2:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	ENABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 4 secs  
Total REAL Time: 5 secs  
Peak Memory Usage: 477 MB

Dumping design to file onebitsdr_project_map.ncd.

mpartrce -p "onebitsdr_project.p2t" -f "onebitsdr_project.p3t" -tf "onebitsdr_project.pt" "onebitsdr_project_map.ncd" "onebitsdr_project.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "onebitsdr_project_map.ncd"
Thu Oct 31 11:23:19 2024

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 onebitsdr_project_map.ncd onebitsdr_project.dir/5_1.ncd onebitsdr_project.prf
Preference file: onebitsdr_project.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file onebitsdr_project_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      21/365           5% used
                     21/205          10% bonded
   IOLOGIC            2/365          <1% used

   SLICE           1642/41820         3% used

   EBR                1/208          <1% used
   PLL                1/4            25% used
   MULT18             4/156           2% used
   ALU54              2/78            2% used


Number of Signals: 5623
Number of Connections: 10637

Pin Constraint Summary:
   20 out of 21 pins locked (95% locked).


The following 7 signals are selected to use the primary clock routing resources:
    clk_80mhz (driver: PLL_inst/PLLInst_0, clk/ce/sr load #: 1271/0/0)
    cic_sine_clk (driver: cic_sine_inst/SLICE_1209, clk/ce/sr load #: 63/0/0)
    cic_cosine_inst/valid_comb (driver: cic_cosine_inst/SLICE_1207, clk/ce/sr load #: 0/336/0)
    cic_sine_inst/valid_comb (driver: cic_sine_inst/SLICE_1443, clk/ce/sr load #: 0/336/0)
    cic_cosine_inst/count10 (driver: cic_cosine_inst/SLICE_1561, clk/ce/sr load #: 0/37/0)
    cic_sine_inst/count10 (driver: cic_sine_inst/SLICE_1360, clk/ce/sr load #: 0/37/0)
    uart_rx_data_valid (driver: uart_rx_inst/SLICE_1502, clk/ce/sr load #: 0/30/0)


No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..............
Finished Placer Phase 0.  REAL time: 19 secs 


Starting Placer Phase 1.
....................
Placer score = 1011725.
Finished Placer Phase 1.  REAL time: 32 secs 

Starting Placer Phase 2.
.
Placer score =  922018
Finished Placer Phase 2.  REAL time: 33 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 1 out of 4 (25%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 410
  PRIMARY "cic_sine_inst/valid_comb" from Q0 on comp "cic_sine_inst/SLICE_1443" on site "R45C46B", CLK/CE/SR load = 226
  PRIMARY "cic_sine_inst/count10" from F0 on comp "cic_sine_inst/SLICE_1360" on site "R45C47A", CLK/CE/SR load = 37

  PRIMARY  : 3 out of 16 (18%)

Quadrant TR Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 486
  PRIMARY "cic_cosine_inst/valid_comb" from Q0 on comp "cic_cosine_inst/SLICE_1207" on site "R35C76B", CLK/CE/SR load = 174
  PRIMARY "cic_sine_inst/valid_comb" from Q0 on comp "cic_sine_inst/SLICE_1443" on site "R45C46B", CLK/CE/SR load = 25
  PRIMARY "cic_cosine_inst/count10" from F0 on comp "cic_cosine_inst/SLICE_1561" on site "R35C77B", CLK/CE/SR load = 37

  PRIMARY  : 4 out of 16 (25%)

Quadrant BL Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 206
  PRIMARY "cic_sine_clk" from Q0 on comp "cic_sine_inst/SLICE_1209" on site "R59C67A", CLK/CE/SR load = 60
  PRIMARY "cic_sine_inst/valid_comb" from Q0 on comp "cic_sine_inst/SLICE_1443" on site "R45C46B", CLK/CE/SR load = 82
  PRIMARY "uart_rx_data_valid" from Q0 on comp "uart_rx_inst/SLICE_1502" on site "R56C57B", CLK/CE/SR load = 29

  PRIMARY  : 4 out of 16 (25%)

Quadrant BR Clocks:
  PRIMARY "clk_80mhz" from CLKOP on comp "PLL_inst/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 169
  PRIMARY "cic_sine_clk" from Q0 on comp "cic_sine_inst/SLICE_1209" on site "R59C67A", CLK/CE/SR load = 3
  PRIMARY "cic_cosine_inst/valid_comb" from Q0 on comp "cic_cosine_inst/SLICE_1207" on site "R35C76B", CLK/CE/SR load = 162
  PRIMARY "cic_sine_inst/valid_comb" from Q0 on comp "cic_sine_inst/SLICE_1443" on site "R45C46B", CLK/CE/SR load = 3
  PRIMARY "uart_rx_data_valid" from Q0 on comp "uart_rx_inst/SLICE_1502" on site "R56C57B", CLK/CE/SR load = 1

  PRIMARY  : 5 out of 16 (31%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   21 out of 365 (5.8%) PIO sites used.
   21 out of 205 (10.2%) bonded PIO sites used.
   Number of PIO comps: 21; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 8 / 27 ( 29%) | 3.3V       | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 1 / 34 (  2%) | 2.5V       | -          | -          |
| 3        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 6        | 2 / 33 (  6%) | 3.3V       | -          | -          |
| 7        | 9 / 32 ( 28%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
# of MULT9                                                                                         
# of MULT18                                                                                        
# of ALU24                                                                                         
# of ALU54                                                                                         
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice #:          53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
# of MULT9                                                                                         
# of MULT18                                       2              2                                 
# of ALU24                                                                                         
# of ALU54                                        1              1                                 
# of PRADD9                                                                                        
# of PRADD18                                                                                       

DSP Slice 62         Component_Type       Physical_Type                   Instance_Name                
 MULT18_R58C44         MULT18X18D             MULT18                un1_phase_increment_pt_1           
 MULT18_R58C45         MULT18X18D             MULT18                un1_phase_increment_pt_2           
  ALU54_R58C47           ALU54B               ALU54                 un1_phase_increment[52:0]          

DSP Slice 67         Component_Type       Physical_Type                   Instance_Name                
 MULT18_R58C69         MULT18X18D             MULT18          AMDemodulator_inst/q_squared_2[23:0]     
 MULT18_R58C70         MULT18X18D             MULT18          AMDemodulator_inst/i_squared_2[23:0]     
  ALU54_R58C72           ALU54B               ALU54           AMDemodulator_inst/square_sum_1[24:0]    

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 32 secs 

Dumping design to file onebitsdr_project.dir/5_1.ncd.

0 connections routed; 10637 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 1 mins 3 secs 

Start NBR router at Thu Oct 31 11:24:22 CET 2024

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Thu Oct 31 11:24:24 CET 2024

Start NBR section for initial routing at Thu Oct 31 11:24:24 CET 2024
Level 1, iteration 1
11(0.00%) conflicts; 5855(55.04%) untouched conns; 299429 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.616ns/-299.430ns; real time: 1 mins 6 secs 
Level 2, iteration 1
12(0.00%) conflicts; 5775(54.29%) untouched conns; 301209 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-301.210ns; real time: 1 mins 7 secs 
Level 3, iteration 1
12(0.00%) conflicts; 5596(52.61%) untouched conns; 301247 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-301.248ns; real time: 1 mins 7 secs 
Level 4, iteration 1
471(0.01%) conflicts; 0(0.00%) untouched conn; 302186 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-302.187ns; real time: 1 mins 10 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Thu Oct 31 11:24:29 CET 2024
Level 4, iteration 1
327(0.01%) conflicts; 0(0.00%) untouched conn; 300825 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-300.826ns; real time: 1 mins 11 secs 
Level 4, iteration 2
216(0.01%) conflicts; 0(0.00%) untouched conn; 301391 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-301.392ns; real time: 1 mins 12 secs 
Level 4, iteration 3
125(0.00%) conflicts; 0(0.00%) untouched conn; 301816 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-301.817ns; real time: 1 mins 13 secs 
Level 4, iteration 4
75(0.00%) conflicts; 0(0.00%) untouched conn; 301816 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-301.817ns; real time: 1 mins 13 secs 
Level 4, iteration 5
41(0.00%) conflicts; 0(0.00%) untouched conn; 302695 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-302.696ns; real time: 1 mins 14 secs 
Level 4, iteration 6
21(0.00%) conflicts; 0(0.00%) untouched conn; 302695 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-302.696ns; real time: 1 mins 14 secs 
Level 4, iteration 7
12(0.00%) conflicts; 0(0.00%) untouched conn; 302851 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-302.852ns; real time: 1 mins 14 secs 
Level 4, iteration 8
9(0.00%) conflicts; 0(0.00%) untouched conn; 302851 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-302.852ns; real time: 1 mins 14 secs 
Level 4, iteration 9
6(0.00%) conflicts; 0(0.00%) untouched conn; 303822 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.823ns; real time: 1 mins 15 secs 
Level 4, iteration 10
3(0.00%) conflicts; 0(0.00%) untouched conn; 303822 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.823ns; real time: 1 mins 15 secs 
Level 4, iteration 11
2(0.00%) conflicts; 0(0.00%) untouched conn; 303782 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.783ns; real time: 1 mins 16 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 303782 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.783ns; real time: 1 mins 16 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 303978 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.979ns; real time: 1 mins 16 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 303978 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.979ns; real time: 1 mins 16 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 303978 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.979ns; real time: 1 mins 17 secs 
Level 4, iteration 16
1(0.00%) conflict; 0(0.00%) untouched conn; 303978 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.979ns; real time: 1 mins 17 secs 
Level 4, iteration 17
1(0.00%) conflict; 0(0.00%) untouched conn; 303978 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.979ns; real time: 1 mins 17 secs 
Level 4, iteration 18
1(0.00%) conflict; 0(0.00%) untouched conn; 303978 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.979ns; real time: 1 mins 17 secs 
Level 4, iteration 19
1(0.00%) conflict; 0(0.00%) untouched conn; 303994 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.995ns; real time: 1 mins 18 secs 
Level 4, iteration 20
1(0.00%) conflict; 0(0.00%) untouched conn; 303994 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.995ns; real time: 1 mins 18 secs 
Level 4, iteration 21
1(0.00%) conflict; 0(0.00%) untouched conn; 303852 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.853ns; real time: 1 mins 18 secs 
Level 4, iteration 22
1(0.00%) conflict; 0(0.00%) untouched conn; 303852 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.853ns; real time: 1 mins 18 secs 
Level 4, iteration 23
1(0.00%) conflict; 0(0.00%) untouched conn; 303851 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.852ns; real time: 1 mins 18 secs 
Level 4, iteration 24
1(0.00%) conflict; 0(0.00%) untouched conn; 303851 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.852ns; real time: 1 mins 18 secs 
Level 4, iteration 25
1(0.00%) conflict; 0(0.00%) untouched conn; 303838 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.839ns; real time: 1 mins 19 secs 
Level 4, iteration 26
1(0.00%) conflict; 0(0.00%) untouched conn; 303838 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.839ns; real time: 1 mins 19 secs 
Level 4, iteration 27
1(0.00%) conflict; 0(0.00%) untouched conn; 303851 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.852ns; real time: 1 mins 19 secs 
Level 4, iteration 28
1(0.00%) conflict; 0(0.00%) untouched conn; 303851 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.852ns; real time: 1 mins 19 secs 
Level 4, iteration 29
1(0.00%) conflict; 0(0.00%) untouched conn; 303838 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.839ns; real time: 1 mins 19 secs 
Level 4, iteration 30
2(0.00%) conflicts; 0(0.00%) untouched conn; 303838 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-303.839ns; real time: 1 mins 19 secs 
Level 4, iteration 31
3(0.00%) conflicts; 0(0.00%) untouched conn; 304332 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-304.333ns; real time: 1 mins 20 secs 
Level 4, iteration 32
1(0.00%) conflict; 0(0.00%) untouched conn; 304332 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-304.333ns; real time: 1 mins 20 secs 
Level 4, iteration 33
1(0.00%) conflict; 0(0.00%) untouched conn; 304332 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-304.333ns; real time: 1 mins 20 secs 
Level 4, iteration 34
0(0.00%) conflict; 0(0.00%) untouched conn; 304332 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-304.333ns; real time: 1 mins 20 secs 

Start NBR section for performance tuning (iteration 1) at Thu Oct 31 11:24:39 CET 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 304332 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-304.333ns; real time: 1 mins 20 secs 

Start NBR section for re-routing at Thu Oct 31 11:24:39 CET 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 304332 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -8.640ns/-304.333ns; real time: 1 mins 20 secs 

Start NBR section for post-routing at Thu Oct 31 11:24:39 CET 2024

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 47 (0.44%)
  Estimated worst slack<setup> : -8.640ns
  Timing score<setup> : 221388
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 32 secs 
Total REAL time: 1 mins 34 secs 
Completely routed.
End of route.  10637 routed (100.00%); 0 unrouted.

Hold time timing score: 43, hold timing errors: 255

Timing score: 221388 

Dumping design to file onebitsdr_project.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -8.640
PAR_SUMMARY::Timing score<setup/<ns>> = 221.388
PAR_SUMMARY::Worst  slack<hold /<ns>> = -0.511
PAR_SUMMARY::Timing score<hold /<ns>> = 43.434
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 34 secs 
Total REAL time to completion: 1 mins 36 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "onebitsdr_project.pt" -o "onebitsdr_project.twr" "onebitsdr_project.ncd" "onebitsdr_project.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file onebitsdr_project.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Thu Oct 31 11:24:59 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o onebitsdr_project.twr onebitsdr_project.ncd onebitsdr_project.prf 
Design file:     onebitsdr_project.ncd
Preference file: onebitsdr_project.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 37  Score: 221388
Cumulative negative slack: 221388

Constraints cover 27137421 paths, 3 nets, and 10616 connections (99.80% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Thu Oct 31 11:25:00 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o onebitsdr_project.twr onebitsdr_project.ncd onebitsdr_project.prf 
Design file:     onebitsdr_project.ncd
Preference file: onebitsdr_project.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 255  Score: 43434
Cumulative negative slack: 43434

Constraints cover 27137421 paths, 3 nets, and 10616 connections (99.80% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 37 (setup), 255 (hold)
Score: 221388 (setup), 43434 (hold)
Cumulative negative slack: 264822 (221388+43434)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 505 MB


tmcheck -par "onebitsdr_project.par" 

bitgen -w "onebitsdr_project.ncd" -f "onebitsdr_project.t2b" -e -s "/home/user/SDR-HLS/1.RTLImplementation/3.build/build/onebitsdr.sec" -k "/home/user/SDR-HLS/1.RTLImplementation/3.build/build/onebitsdr.bek" "onebitsdr_project.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file onebitsdr_project.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from onebitsdr_project.prf.
INFO -  SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###
INFO -  SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                             62  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                             ON  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "onebitsdr_project.bit".
Total CPU Time: 22 secs 
Total REAL Time: 23 secs 
Peak Memory Usage: 812 MB
