Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 81638f075e5a47f6a80059a429634a01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4_tb_behav xil_defaultlib.mul4_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'carryin' [D:/Array_multiplier/Array_multiplier.srcs/sources_1/new/Mul.sv:6]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'carryin' [D:/Array_multiplier/Array_multiplier.srcs/sources_1/new/Mul.sv:9]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'carryin' [D:/Array_multiplier/Array_multiplier.srcs/sources_1/new/Mul.sv:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.mul4
Compiling module xil_defaultlib.mul4_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul4_tb_behav
