// Seed: 3782016302
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd37,
    parameter id_4  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  output reg id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_7 = -1;
  module_0 modCall_1 ();
  assign id_6 = (id_2);
  logic [1 : -1 'b0] id_8;
  ;
  always @(1 or posedge 1) id_5 = "" - -1'h0;
  id_9 :
  assert property (@(posedge 1'h0 & 1) -1)
  else $clog2(99);
  ;
  always_comb @(posedge "");
  assign id_5 = id_8;
  wire [id_4 : -1] _id_10 = id_6[1 : (-1)];
  assign id_4 = id_8;
  if (-1) begin : LABEL_0
    logic id_11 = id_6;
  end
  wire [1 'b0 : id_10] id_12 = id_9;
  wire id_13 = id_9;
endmodule
