// Seed: 3837104414
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
    , id_6,
    input id_3,
    output id_4,
    output logic id_5
);
  always @(posedge id_6[1]);
  assign id_5 = 1;
  assign id_4[1] = 1 | id_0;
endmodule
