Classic Timing Analyzer report for DE2_70_D5M_XVGA
Fri Oct 27 16:00:58 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'sdram_pll:u7|altpll:altpll_component|_clk0'
  7. Clock Setup: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
  8. Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'
  9. Clock Setup: 'GPIO_CLKIN_N1'
 10. Clock Setup: 'iCLK_50'
 11. Clock Setup: 'iCLK_50_4'
 12. Clock Setup: 'altera_internal_jtag~TCKUTAP'
 13. Clock Setup: 'altera_internal_jtag~UPDATEUSER'
 14. Clock Setup: 'altera_internal_jtag~CLKDRUSER'
 15. Clock Hold: 'sdram_pll:u7|altpll:altpll_component|_clk0'
 16. Clock Hold: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
 17. Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'
 18. Clock Hold: 'GPIO_CLKIN_N1'
 19. Clock Hold: 'iCLK_50'
 20. Clock Hold: 'iCLK_50_4'
 21. tsu
 22. tco
 23. tpd
 24. th
 25. Minimum Pulse Width Requirement (High)
 26. Minimum Pulse Width Requirement (Low)
 27. Ignored Timing Assignments
 28. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+
; Type                                                                  ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                          ; To                                                                                                                                                                             ; From Clock                                             ; To Clock                                               ; Failed Paths ;
+-----------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+
; Worst-case tsu                                                        ; -0.395 ns ; 1.000 ns                          ; 1.395 ns                                       ; DRAM_DQ[31]                                                                                                                                                   ; Sdram_Control_4Port:u9|mDATAOUT[15]                                                                                                                                            ; --                                                     ; iCLK_50                                                ; 32           ;
; Worst-case tco                                                        ; -5.022 ns ; 1.000 ns                          ; 6.022 ns                                       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11]                                                                                                                                                                    ; iCLK_50                                                ; --                                                     ; 161          ;
; Worst-case tpd                                                        ; N/A       ; None                              ; 10.590 ns                                      ; iSW[3]                                                                                                                                                        ; oLEDR[3]                                                                                                                                                                       ; --                                                     ; --                                                     ; 0            ;
; Worst-case th                                                         ; N/A       ; None                              ; 3.193 ns                                       ; altera_internal_jtag~TDIUTAP                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                            ; --                                                     ; altera_internal_jtag~CLKDRUSER                         ; 0            ;
; Worst-case Minimum Pulse Width Requirement (Low)                      ; -1.477 ns ; 2.380 ns                          ; 0.903 ns                                       ; sdram_pll:u7|altpll:altpll_component|_clk0                                                                                                                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg ; --                                                     ; --                                                     ; 1151         ;
; Worst-case Minimum Pulse Width Requirement (High)                     ; -1.476 ns ; 2.380 ns                          ; 0.904 ns                                       ; sdram_pll:u7|altpll:altpll_component|_clk0                                                                                                                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg ; --                                                     ; --                                                     ; 1151         ;
; Clock Setup: 'sdram_pll:u7|altpll:altpll_component|_clk0'             ; -3.392 ns ; 553.40 MHz ( period = 1.807 ns )  ; N/A                                            ; Reset_Delay:u2|oRST_0                                                                                                                                         ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                                                               ; iCLK_50                                                ; sdram_pll:u7|altpll:altpll_component|_clk0             ; 13600        ;
; Clock Setup: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0' ; -0.334 ns ; 100.00 MHz ( period = 10.000 ns ) ; 93.74 MHz ( period = 10.668 ns )               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]                                                                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 127          ;
; Clock Setup: 'iCLK_50_4'                                              ; 1.281 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                                            ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request                             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4                                              ; 0            ;
; Clock Setup: 'iCLK_50'                                                ; 1.791 ns  ; 166.00 MHz ( period = 6.024 ns )  ; 236.24 MHz ( period = 4.233 ns )               ; Reset_Delay:u2|Cont[11]                                                                                                                                       ; Reset_Delay:u2|Cont[3]                                                                                                                                                         ; iCLK_50                                                ; iCLK_50                                                ; 0            ;
; Clock Setup: 'GPIO_CLKIN_N1'                                          ; 1.907 ns  ; 110.01 MHz ( period = 9.090 ns )  ; 139.22 MHz ( period = 7.183 ns )               ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                     ; RAW2RGB:u4|rGreen[8]                                                                                                                                                           ; GPIO_CLKIN_N1                                          ; GPIO_CLKIN_N1                                          ; 0            ;
; Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'               ; 3.035 ns  ; 108.00 MHz ( period = 9.259 ns )  ; 160.67 MHz ( period = 6.224 ns )               ; Test_Module:u0|oRed[9]                                                                                                                                        ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                    ; vga_pll:u6|altpll:altpll_component|_clk0               ; vga_pll:u6|altpll:altpll_component|_clk0               ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                           ; N/A       ; None                              ; 110.86 MHz ( period = 9.020 ns )               ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP                           ; altera_internal_jtag~TCKUTAP                           ; 0            ;
; Clock Setup: 'altera_internal_jtag~CLKDRUSER'                         ; N/A       ; None                              ; 378.50 MHz ( period = 2.642 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                       ; altera_internal_jtag~CLKDRUSER                         ; altera_internal_jtag~CLKDRUSER                         ; 0            ;
; Clock Setup: 'altera_internal_jtag~UPDATEUSER'                        ; N/A       ; None                              ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                         ; altera_internal_jtag~UPDATEUSER                        ; altera_internal_jtag~UPDATEUSER                        ; 0            ;
; Clock Hold: 'iCLK_50'                                                 ; -2.789 ns ; 166.00 MHz ( period = 6.024 ns )  ; N/A                                            ; I2C_CCD_Config:u10|senosr_exposure[6]                                                                                                                         ; I2C_CCD_Config:u10|mI2C_DATA[6]                                                                                                                                                ; iCLK_50                                                ; iCLK_50                                                ; 189          ;
; Clock Hold: 'sdram_pll:u7|altpll:altpll_component|_clk0'              ; 0.391 ns  ; 553.40 MHz ( period = 1.807 ns )  ; N/A                                            ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0             ; sdram_pll:u7|altpll:altpll_component|_clk0             ; 0            ;
; Clock Hold: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'  ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]                                                                              ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0            ;
; Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'                ; 0.391 ns  ; 108.00 MHz ( period = 9.259 ns )  ; N/A                                            ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                  ; vga_pll:u6|altpll:altpll_component|_clk0               ; vga_pll:u6|altpll:altpll_component|_clk0               ; 0            ;
; Clock Hold: 'GPIO_CLKIN_N1'                                           ; 0.391 ns  ; 110.01 MHz ( period = 9.090 ns )  ; N/A                                            ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                       ; GPIO_CLKIN_N1                                          ; GPIO_CLKIN_N1                                          ; 0            ;
; Clock Hold: 'iCLK_50_4'                                               ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                                            ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                                                               ; iCLK_50_4                                              ; iCLK_50_4                                              ; 0            ;
; Other violations (see messages)                                       ;           ;                                   ;                                                ;                                                                                                                                                               ;                                                                                                                                                                                ;                                                        ;                                                        ; 2            ;
; Total number of failed paths                                          ;           ;                                   ;                                                ;                                                                                                                                                               ;                                                                                                                                                                                ;                                                        ;                                                        ; 16413        ;
+-----------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                   ;
+---------------------------------------------------------------------+--------------------+-------------------------------+---------------------------+---------------------+
; Option                                                              ; Setting            ; From                          ; To                        ; Entity Name         ;
+---------------------------------------------------------------------+--------------------+-------------------------------+---------------------------+---------------------+
; Device Name                                                         ; EP2C70F896C6       ;                               ;                           ;                     ;
; Timing Models                                                       ; Final              ;                               ;                           ;                     ;
; Default hold multicycle                                             ; Same as Multicycle ;                               ;                           ;                     ;
; Cut paths between unrelated clock domains                           ; On                 ;                               ;                           ;                     ;
; Cut off read during write signal paths                              ; On                 ;                               ;                           ;                     ;
; Cut off feedback from I/O pins                                      ; On                 ;                               ;                           ;                     ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                               ;                           ;                     ;
; Ignore Clock Settings                                               ; Off                ;                               ;                           ;                     ;
; Analyze latches as synchronous elements                             ; On                 ;                               ;                           ;                     ;
; Enable Recovery/Removal analysis                                    ; Off                ;                               ;                           ;                     ;
; Enable Clock Latency                                                ; Off                ;                               ;                           ;                     ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                               ;                           ;                     ;
; Number of source nodes to report per destination node               ; 10                 ;                               ;                           ;                     ;
; Number of destination nodes to report                               ; 10                 ;                               ;                           ;                     ;
; Number of paths to report                                           ; 200                ;                               ;                           ;                     ;
; Report Minimum Timing Checks                                        ; Off                ;                               ;                           ;                     ;
; Use Fast Timing Models                                              ; Off                ;                               ;                           ;                     ;
; Report IO Paths Separately                                          ; Off                ;                               ;                           ;                     ;
; Perform Multicorner Analysis                                        ; On                 ;                               ;                           ;                     ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                               ;                           ;                     ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                               ;                           ;                     ;
; Output I/O Timing Endpoint                                          ; Near End           ;                               ;                           ;                     ;
; tsu Requirement                                                     ; 1 ns               ; *                             ; rCCD_DATA                 ;                     ;
; tsu Requirement                                                     ; 1 ns               ; *                             ; rCCD_FVAL                 ;                     ;
; tsu Requirement                                                     ; 1 ns               ; *                             ; rCCD_LVAL                 ;                     ;
; tsu Requirement                                                     ; 1 ns               ; DRAM_DQ                       ; *                         ;                     ;
; tsu Requirement                                                     ; 1 ns               ; Reset_Delay:u2|oRST_0         ; *                         ;                     ;
; tco Requirement                                                     ; 1 ns               ; *                             ; CCD_Capture:u3|Pre_FVAL   ;                     ;
; tco Requirement                                                     ; 1 ns               ; *                             ; CCD_Capture:u3|mCCD_DATA  ;                     ;
; tco Requirement                                                     ; 1 ns               ; *                             ; CCD_Capture:u3|mCCD_LVAL  ;                     ;
; tco Requirement                                                     ; 1 ns               ; *                             ; DRAM_DQ                   ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_B      ; oVGA_B                    ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_BLANK  ; oVGA_BLANK_N              ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_G      ; oVGA_G                    ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_H_SYNC ; oVGA_HS                   ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_R      ; oVGA_R                    ;                     ;
; tco Requirement                                                     ; 1 ns               ; VGA_Controller:u1|oVGA_V_SYNC ; oVGA_VS                   ;                     ;
; Clock Settings                                                      ; CCD_PIXCLK         ;                               ; GPIO_CLKIN_N1             ;                     ;
; Clock Settings                                                      ; CCD_MCLK           ;                               ; GPIO_CLKOUT_N1            ;                     ;
; Clock Settings                                                      ; CLK50              ;                               ; iCLK_50                   ;                     ;
; Clock Settings                                                      ; CLK27              ;                               ; iTD1_CLK27                ;                     ;
; Clock Settings                                                      ; DRAM0_CLK          ;                               ; oDRAM0_CLK                ;                     ;
; Cut Timing Path                                                     ; On                 ; *                             ; slave_readdata[0]         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                             ; slave_readdata[0]~reg0    ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                             ; slave_readdata[1]         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                             ; slave_readdata[1]~reg0    ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]           ; *                         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]           ; *                         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]         ; *                         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]         ; *                         ; DE2_70_SOPC_clock_0 ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_0                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_1                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_2                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_3                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_4                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_5                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_6                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; EPEO2888_7                ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; lcell:LJMV0916_0          ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ;                               ; lcell:WCRO7487_0          ; MDCK2395            ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g               ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_m2o1         ;
; Cut Timing Path                                                     ; On                 ; rdptr_g                       ; ws_dgrp|dffpipe13|dffe14a ; dcfifo_m2o1         ;
+---------------------------------------------------------------------+--------------------+-------------------------------+---------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                             ;
+--------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                        ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; sdram_pll:u7|altpll:altpll_component|_clk0             ;                    ; PLL output    ; 553.4 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK50     ; 10                    ; 3                   ; -2.618 ns ;              ;
; sdram_pll:u7|altpll:altpll_component|_clk1             ;                    ; PLL output    ; 553.4 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK50     ; 10                    ; 3                   ; -3.069 ns ;              ;
; sdram_pll:u7|altpll:altpll_component|_clk2             ;                    ; PLL output    ; 553.4 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK50     ; 10                    ; 3                   ; -3.069 ns ;              ;
; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ;                    ; PLL output    ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iCLK_50_4 ; 2                     ; 1                   ; -2.595 ns ;              ;
; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk1 ;                    ; PLL output    ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iCLK_50_4 ; 2                     ; 1                   ; -4.400 ns ;              ;
; vga_pll:u6|altpll:altpll_component|_clk0               ;                    ; PLL output    ; 108.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK27     ; 4                     ; 1                   ; -2.628 ns ;              ;
; GPIO_CLKIN_N1                                          ; CCD_PIXCLK         ; User Pin      ; 110.01 MHz       ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; iCLK_50                                                ; CLK50              ; User Pin      ; 166.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; iTD1_CLK27                                             ; CLK27              ; User Pin      ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_CLKOUT_N1                                         ; CCD_MCLK           ; User Pin      ; 96.01 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; oDRAM0_CLK                                             ; DRAM0_CLK          ; Internal Node ; 166.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; iCLK_50_4                                              ;                    ; User Pin      ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                           ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~UPDATEUSER                        ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~CLKDRUSER                         ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sdram_pll:u7|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                          ; To                                                                                                                                          ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -3.392 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 3.126 ns                ;
; -3.392 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 3.126 ns                ;
; -3.392 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 3.126 ns                ;
; -3.392 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 3.126 ns                ;
; -3.392 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 3.126 ns                ;
; -3.392 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 3.126 ns                ;
; -3.392 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 3.126 ns                ;
; -3.163 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[21]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.897 ns                ;
; -3.163 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[22]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.897 ns                ;
; -3.163 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[18]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.897 ns                ;
; -3.163 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[17]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.897 ns                ;
; -3.163 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[15]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.897 ns                ;
; -3.163 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[13]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.897 ns                ;
; -3.163 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[10]                                                                                                            ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.897 ns                ;
; -3.163 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mADDR[8]                                                                                                             ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.897 ns                ;
; -3.153 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.887 ns                ;
; -3.153 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.887 ns                ;
; -3.153 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.266 ns                 ; 2.887 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[10]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[11]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[9]                                                                                                         ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[16]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[12]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[19]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[18]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[13]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[15]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[17]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[14]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[20]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[21]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.131 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[8]                                                                                                         ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.864 ns                ;
; -3.044 ns                               ; 206.14 MHz ( period = 4.851 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.640 ns                ;
; -3.044 ns                               ; 206.14 MHz ( period = 4.851 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.640 ns                ;
; -3.044 ns                               ; 206.14 MHz ( period = 4.851 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.640 ns                ;
; -3.044 ns                               ; 206.14 MHz ( period = 4.851 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.640 ns                ;
; -3.044 ns                               ; 206.14 MHz ( period = 4.851 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.640 ns                ;
; -3.044 ns                               ; 206.14 MHz ( period = 4.851 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.640 ns                ;
; -3.044 ns                               ; 206.14 MHz ( period = 4.851 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.640 ns                ;
; -3.025 ns                               ; 206.95 MHz ( period = 4.832 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.621 ns                ;
; -3.025 ns                               ; 206.95 MHz ( period = 4.832 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.621 ns                ;
; -3.025 ns                               ; 206.95 MHz ( period = 4.832 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.621 ns                ;
; -3.025 ns                               ; 206.95 MHz ( period = 4.832 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.621 ns                ;
; -3.025 ns                               ; 206.95 MHz ( period = 4.832 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.621 ns                ;
; -3.025 ns                               ; 206.95 MHz ( period = 4.832 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.621 ns                ;
; -3.025 ns                               ; 206.95 MHz ( period = 4.832 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.621 ns                ;
; -3.009 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.605 ns                ;
; -3.009 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.605 ns                ;
; -3.009 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.605 ns                ;
; -3.009 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.605 ns                ;
; -3.009 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.605 ns                ;
; -3.009 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.605 ns                ;
; -3.009 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.605 ns                ;
; -2.972 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.568 ns                ;
; -2.972 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.568 ns                ;
; -2.972 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.568 ns                ;
; -2.972 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.568 ns                ;
; -2.972 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.568 ns                ;
; -2.972 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.568 ns                ;
; -2.972 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.568 ns                ;
; -2.949 ns                               ; 210.26 MHz ( period = 4.756 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.545 ns                ;
; -2.949 ns                               ; 210.26 MHz ( period = 4.756 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.545 ns                ;
; -2.949 ns                               ; 210.26 MHz ( period = 4.756 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.545 ns                ;
; -2.937 ns                               ; 210.79 MHz ( period = 4.744 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.533 ns                ;
; -2.937 ns                               ; 210.79 MHz ( period = 4.744 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.533 ns                ;
; -2.937 ns                               ; 210.79 MHz ( period = 4.744 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.533 ns                ;
; -2.937 ns                               ; 210.79 MHz ( period = 4.744 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.533 ns                ;
; -2.937 ns                               ; 210.79 MHz ( period = 4.744 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.533 ns                ;
; -2.937 ns                               ; 210.79 MHz ( period = 4.744 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.533 ns                ;
; -2.937 ns                               ; 210.79 MHz ( period = 4.744 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.533 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[10]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[9]                                                                                                         ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[11]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[12]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[16]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[17]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[15]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[13]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[14]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[19]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[18]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[20]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[21]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.937 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.672 ns                ;
; -2.930 ns                               ; 211.10 MHz ( period = 4.737 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.526 ns                ;
; -2.930 ns                               ; 211.10 MHz ( period = 4.737 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.526 ns                ;
; -2.930 ns                               ; 211.10 MHz ( period = 4.737 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.526 ns                ;
; -2.914 ns                               ; 211.82 MHz ( period = 4.721 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.510 ns                ;
; -2.914 ns                               ; 211.82 MHz ( period = 4.721 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.510 ns                ;
; -2.914 ns                               ; 211.82 MHz ( period = 4.721 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.510 ns                ;
; -2.898 ns                               ; 212.54 MHz ( period = 4.705 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.494 ns                ;
; -2.898 ns                               ; 212.54 MHz ( period = 4.705 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.494 ns                ;
; -2.898 ns                               ; 212.54 MHz ( period = 4.705 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.494 ns                ;
; -2.898 ns                               ; 212.54 MHz ( period = 4.705 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.494 ns                ;
; -2.898 ns                               ; 212.54 MHz ( period = 4.705 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.494 ns                ;
; -2.898 ns                               ; 212.54 MHz ( period = 4.705 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.494 ns                ;
; -2.898 ns                               ; 212.54 MHz ( period = 4.705 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.494 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[11]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[9]                                                                                                         ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[10]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[17]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[14]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[13]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[15]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[18]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[19]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[16]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[12]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[20]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.888 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD2_ADDR[21]                                                                                                        ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.273 ns                 ; 2.615 ns                ;
; -2.877 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.473 ns                ;
; -2.877 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.473 ns                ;
; -2.877 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.473 ns                ;
; -2.865 ns                               ; 214.04 MHz ( period = 4.672 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.461 ns                ;
; -2.865 ns                               ; 214.04 MHz ( period = 4.672 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.461 ns                ;
; -2.865 ns                               ; 214.04 MHz ( period = 4.672 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.461 ns                ;
; -2.865 ns                               ; 214.04 MHz ( period = 4.672 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.461 ns                ;
; -2.865 ns                               ; 214.04 MHz ( period = 4.672 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.461 ns                ;
; -2.865 ns                               ; 214.04 MHz ( period = 4.672 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.461 ns                ;
; -2.865 ns                               ; 214.04 MHz ( period = 4.672 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.461 ns                ;
; -2.852 ns                               ; 214.64 MHz ( period = 4.659 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.578 ns                  ; 4.430 ns                ;
; -2.852 ns                               ; 214.64 MHz ( period = 4.659 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.578 ns                  ; 4.430 ns                ;
; -2.852 ns                               ; 214.64 MHz ( period = 4.659 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.578 ns                  ; 4.430 ns                ;
; -2.842 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.438 ns                ;
; -2.842 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.438 ns                ;
; -2.842 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.438 ns                ;
; -2.815 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[21]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.411 ns                ;
; -2.815 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[22]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.411 ns                ;
; -2.815 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[18]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.411 ns                ;
; -2.815 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[17]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.411 ns                ;
; -2.815 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[15]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.411 ns                ;
; -2.815 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[13]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.411 ns                ;
; -2.815 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[10]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.411 ns                ;
; -2.815 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[8]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.411 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.803 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.399 ns                ;
; -2.796 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[21]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.392 ns                ;
; -2.796 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[22]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.392 ns                ;
; -2.796 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[18]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.392 ns                ;
; -2.796 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[17]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.392 ns                ;
; -2.796 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[15]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.392 ns                ;
; -2.796 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[13]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.392 ns                ;
; -2.796 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[10]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.392 ns                ;
; -2.796 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[8]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.392 ns                ;
; -2.790 ns                               ; 217.53 MHz ( period = 4.597 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.616 ns                  ; 4.406 ns                ;
; -2.789 ns                               ; 217.58 MHz ( period = 4.596 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.385 ns                ;
; -2.789 ns                               ; 217.58 MHz ( period = 4.596 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.385 ns                ;
; -2.789 ns                               ; 217.58 MHz ( period = 4.596 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.385 ns                ;
; -2.789 ns                               ; 217.58 MHz ( period = 4.596 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.385 ns                ;
; -2.789 ns                               ; 217.58 MHz ( period = 4.596 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.385 ns                ;
; -2.789 ns                               ; 217.58 MHz ( period = 4.596 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.385 ns                ;
; -2.789 ns                               ; 217.58 MHz ( period = 4.596 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.385 ns                ;
; -2.780 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[21]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.376 ns                ;
; -2.780 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[22]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.376 ns                ;
; -2.780 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[18]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.376 ns                ;
; -2.780 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[17]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.376 ns                ;
; -2.780 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[15]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.376 ns                ;
; -2.780 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[13]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.376 ns                ;
; -2.780 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[10]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.376 ns                ;
; -2.780 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u9|mADDR[8]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.376 ns                ;
; -2.770 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.605 ns                  ; 4.375 ns                ;
; -2.770 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|mRD                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.366 ns                ;
; -2.770 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.605 ns                  ; 4.375 ns                ;
; -2.770 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|RD_MASK[0]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.366 ns                ;
; -2.770 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.605 ns                  ; 4.375 ns                ;
; -2.770 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u9|RD_MASK[1]                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.366 ns                ;
; -2.768 ns                               ; 218.58 MHz ( period = 4.575 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[17]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.616 ns                  ; 4.384 ns                ;
; -2.768 ns                               ; 218.58 MHz ( period = 4.575 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.616 ns                  ; 4.384 ns                ;
; -2.768 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|mWR                                                                                                                  ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.267 ns                 ; 2.501 ns                ;
; -2.766 ns                               ; 218.67 MHz ( period = 4.573 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.610 ns                  ; 4.376 ns                ;
; -2.766 ns                               ; 218.67 MHz ( period = 4.573 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.610 ns                  ; 4.376 ns                ;
; -2.766 ns                               ; 218.67 MHz ( period = 4.573 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.610 ns                  ; 4.376 ns                ;
; -2.766 ns                               ; 218.67 MHz ( period = 4.573 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[18]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.610 ns                  ; 4.376 ns                ;
; -2.766 ns                               ; 218.67 MHz ( period = 4.573 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.610 ns                  ; 4.376 ns                ;
; -2.759 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.611 ns                  ; 4.370 ns                ;
; -2.759 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.611 ns                  ; 4.370 ns                ;
; -2.759 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.611 ns                  ; 4.370 ns                ;
; -2.759 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.611 ns                  ; 4.370 ns                ;
; -2.759 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.611 ns                  ; 4.370 ns                ;
; -2.759 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.611 ns                  ; 4.370 ns                ;
; -2.759 ns                               ; 219.01 MHz ( period = 4.566 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u8|mADDR[8]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.611 ns                  ; 4.370 ns                ;
; -2.758 ns                               ; 219.06 MHz ( period = 4.565 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.616 ns                  ; 4.374 ns                ;
; -2.757 ns                               ; 219.11 MHz ( period = 4.564 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u9|mADDR[20]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.353 ns                ;
; -2.757 ns                               ; 219.11 MHz ( period = 4.564 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u9|mADDR[19]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.353 ns                ;
; -2.757 ns                               ; 219.11 MHz ( period = 4.564 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u9|mADDR[16]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.353 ns                ;
; -2.757 ns                               ; 219.11 MHz ( period = 4.564 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u9|mADDR[14]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.353 ns                ;
; -2.757 ns                               ; 219.11 MHz ( period = 4.564 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u9|mADDR[12]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.353 ns                ;
; -2.757 ns                               ; 219.11 MHz ( period = 4.564 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u9|mADDR[11]                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.353 ns                ;
; -2.757 ns                               ; 219.11 MHz ( period = 4.564 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u9|mADDR[9]                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 1.807 ns                    ; 1.596 ns                  ; 4.353 ns                ;
; -2.757 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[8]                                                                                                         ; iCLK_50                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.392 ns                    ; -0.265 ns                 ; 2.492 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                               ;                                                                                                                                             ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                            ; To                                                                                                                                                                                   ; From Clock                                             ; To Clock                                               ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.334 ns                               ; 93.74 MHz ( period = 10.668 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 5.098 ns                ;
; -0.301 ns                               ; 94.32 MHz ( period = 10.602 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.066 ns                ;
; -0.263 ns                               ; 95.00 MHz ( period = 10.526 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 5.027 ns                ;
; -0.260 ns                               ; 95.06 MHz ( period = 10.520 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 5.025 ns                ;
; -0.244 ns                               ; 95.35 MHz ( period = 10.488 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 5.008 ns                ;
; -0.230 ns                               ; 95.60 MHz ( period = 10.460 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.995 ns                ;
; -0.192 ns                               ; 96.30 MHz ( period = 10.384 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.956 ns                ;
; -0.189 ns                               ; 96.36 MHz ( period = 10.378 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.954 ns                ;
; -0.177 ns                               ; 96.58 MHz ( period = 10.354 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 4.957 ns                ;
; -0.173 ns                               ; 96.66 MHz ( period = 10.346 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.937 ns                ;
; -0.170 ns                               ; 96.71 MHz ( period = 10.340 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.935 ns                ;
; -0.159 ns                               ; 96.92 MHz ( period = 10.318 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.924 ns                ;
; -0.144 ns                               ; 97.20 MHz ( period = 10.288 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.781 ns                  ; 4.925 ns                ;
; -0.142 ns                               ; 97.24 MHz ( period = 10.284 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.907 ns                ;
; -0.126 ns                               ; 97.54 MHz ( period = 10.252 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 4.900 ns                ;
; -0.123 ns                               ; 97.60 MHz ( period = 10.246 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 4.897 ns                ;
; -0.121 ns                               ; 97.64 MHz ( period = 10.242 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.885 ns                ;
; -0.118 ns                               ; 97.69 MHz ( period = 10.236 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.883 ns                ;
; -0.106 ns                               ; 97.92 MHz ( period = 10.212 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 4.886 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.842 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.842 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.842 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.842 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.842 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.842 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.842 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.842 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.842 ns                ;
; -0.103 ns                               ; 97.98 MHz ( period = 10.206 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.781 ns                  ; 4.884 ns                ;
; -0.102 ns                               ; 98.00 MHz ( period = 10.204 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.866 ns                ;
; -0.099 ns                               ; 98.06 MHz ( period = 10.198 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.864 ns                ;
; -0.093 ns                               ; 98.17 MHz ( period = 10.186 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 4.864 ns                ;
; -0.088 ns                               ; 98.27 MHz ( period = 10.176 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.853 ns                ;
; -0.087 ns                               ; 98.29 MHz ( period = 10.174 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 4.867 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.800 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.800 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.800 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.800 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.800 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.800 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.800 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.800 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.800 ns                ;
; -0.078 ns                               ; 98.46 MHz ( period = 10.156 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 4.846 ns                ;
; -0.074 ns                               ; 98.54 MHz ( period = 10.148 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 4.842 ns                ;
; -0.073 ns                               ; 98.56 MHz ( period = 10.146 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.781 ns                  ; 4.854 ns                ;
; -0.072 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.810 ns                ;
; -0.072 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.810 ns                ;
; -0.072 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.810 ns                ;
; -0.072 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.810 ns                ;
; -0.072 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.810 ns                ;
; -0.072 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.810 ns                ;
; -0.072 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.810 ns                ;
; -0.072 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.810 ns                ;
; -0.072 ns                               ; 98.58 MHz ( period = 10.144 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.810 ns                ;
; -0.071 ns                               ; 98.60 MHz ( period = 10.142 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.836 ns                ;
; -0.065 ns                               ; 98.72 MHz ( period = 10.130 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.829 ns                ;
; -0.065 ns                               ; 98.72 MHz ( period = 10.130 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0               ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.772 ns                  ; 4.837 ns                ;
; -0.055 ns                               ; 98.91 MHz ( period = 10.110 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 4.829 ns                ;
; -0.052 ns                               ; 98.97 MHz ( period = 10.104 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 4.826 ns                ;
; -0.050 ns                               ; 99.01 MHz ( period = 10.100 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.814 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.768 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.768 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.768 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.768 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.768 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.768 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.768 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.768 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.768 ns                ;
; -0.047 ns                               ; 99.07 MHz ( period = 10.094 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.812 ns                ;
; -0.046 ns                               ; 99.09 MHz ( period = 10.092 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.811 ns                ;
; -0.044 ns                               ; 99.13 MHz ( period = 10.088 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 4.815 ns                ;
; -0.035 ns                               ; 99.30 MHz ( period = 10.070 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 4.815 ns                ;
; -0.032 ns                               ; 99.36 MHz ( period = 10.064 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.781 ns                  ; 4.813 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.795 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.769 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.769 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.769 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.769 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.769 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.769 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.769 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.769 ns                ;
; -0.031 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.769 ns                ;
; -0.028 ns                               ; 99.44 MHz ( period = 10.056 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.793 ns                ;
; -0.027 ns                               ; 99.46 MHz ( period = 10.054 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.711 ns                  ; 4.738 ns                ;
; -0.027 ns                               ; 99.46 MHz ( period = 10.054 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.711 ns                  ; 4.738 ns                ;
; -0.027 ns                               ; 99.46 MHz ( period = 10.054 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.711 ns                  ; 4.738 ns                ;
; -0.027 ns                               ; 99.46 MHz ( period = 10.054 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.711 ns                  ; 4.738 ns                ;
; -0.027 ns                               ; 99.46 MHz ( period = 10.054 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.711 ns                  ; 4.738 ns                ;
; -0.027 ns                               ; 99.46 MHz ( period = 10.054 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.711 ns                  ; 4.738 ns                ;
; -0.027 ns                               ; 99.46 MHz ( period = 10.054 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.711 ns                  ; 4.738 ns                ;
; -0.022 ns                               ; 99.56 MHz ( period = 10.044 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 4.793 ns                ;
; -0.017 ns                               ; 99.66 MHz ( period = 10.034 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.782 ns                ;
; -0.016 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 4.796 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.752 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.752 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.752 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.752 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.752 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.752 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.752 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.752 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.737 ns                  ; 4.752 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.781 ns                  ; 4.794 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.692 ns                  ; 4.705 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.692 ns                  ; 4.705 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.692 ns                  ; 4.705 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.692 ns                  ; 4.705 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.692 ns                  ; 4.705 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.692 ns                  ; 4.705 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.692 ns                  ; 4.705 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.692 ns                  ; 4.705 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.692 ns                  ; 4.705 ns                ;
; -0.008 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.727 ns                ;
; -0.008 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.727 ns                ;
; -0.008 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.727 ns                ;
; -0.008 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.727 ns                ;
; -0.008 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.727 ns                ;
; -0.008 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.727 ns                ;
; -0.008 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.727 ns                ;
; -0.008 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.727 ns                ;
; -0.008 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.719 ns                  ; 4.727 ns                ;
; -0.007 ns                               ; 99.86 MHz ( period = 10.014 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 4.775 ns                ;
; -0.003 ns                               ; 99.94 MHz ( period = 10.006 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[5]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 4.771 ns                ;
; -0.002 ns                               ; 99.96 MHz ( period = 10.004 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.781 ns                  ; 4.783 ns                ;
; 0.000 ns                                ; 100.00 MHz ( period = 10.000 ns )                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.765 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[8]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.758 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0               ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.772 ns                  ; 4.766 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.706 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.706 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.706 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.706 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.706 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.706 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.706 ns                ;
; 0.008 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.710 ns                ;
; 0.008 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.710 ns                ;
; 0.008 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.710 ns                ;
; 0.008 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.710 ns                ;
; 0.008 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.710 ns                ;
; 0.008 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.710 ns                ;
; 0.008 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.710 ns                ;
; 0.008 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.710 ns                ;
; 0.008 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.718 ns                  ; 4.710 ns                ;
; 0.012 ns                                ; 100.24 MHz ( period = 9.976 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0              ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 4.762 ns                ;
; 0.015 ns                                ; 100.30 MHz ( period = 9.970 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[4]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.781 ns                  ; 4.766 ns                ;
; 0.016 ns                                ; 100.32 MHz ( period = 9.968 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[2]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 4.758 ns                ;
; 0.019 ns                                ; 100.38 MHz ( period = 9.962 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[11]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 4.748 ns                ;
; 0.019 ns                                ; 100.38 MHz ( period = 9.962 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[1]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.774 ns                  ; 4.755 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.673 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.673 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.673 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.673 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.673 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.673 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.673 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.673 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.673 ns                ;
; 0.021 ns                                ; 100.42 MHz ( period = 9.958 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.743 ns                ;
; 0.023 ns                                ; 100.46 MHz ( period = 9.954 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[3]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.767 ns                  ; 4.744 ns                ;
; 0.024 ns                                ; 100.48 MHz ( period = 9.952 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.741 ns                ;
; 0.025 ns                                ; 100.50 MHz ( period = 9.950 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[10]   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.740 ns                ;
; 0.027 ns                                ; 100.54 MHz ( period = 9.946 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 4.744 ns                ;
; 0.031 ns                                ; 100.62 MHz ( period = 9.938 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[2]   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.790 ns                  ; 4.759 ns                ;
; 0.034 ns                                ; 100.68 MHz ( period = 9.932 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[2] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.787 ns                  ; 4.753 ns                ;
; 0.034 ns                                ; 100.68 MHz ( period = 9.932 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_line_field[1]   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.790 ns                  ; 4.756 ns                ;
; 0.036 ns                                ; 100.73 MHz ( period = 9.928 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 4.744 ns                ;
; 0.039 ns                                ; 100.79 MHz ( period = 9.922 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.781 ns                  ; 4.742 ns                ;
; 0.040 ns                                ; 100.81 MHz ( period = 9.920 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.724 ns                ;
; 0.040 ns                                ; 100.81 MHz ( period = 9.920 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.764 ns                  ; 4.724 ns                ;
; 0.043 ns                                ; 100.87 MHz ( period = 9.914 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.722 ns                ;
; 0.047 ns                                ; 100.95 MHz ( period = 9.906 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.665 ns                ;
; 0.047 ns                                ; 100.95 MHz ( period = 9.906 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.665 ns                ;
; 0.047 ns                                ; 100.95 MHz ( period = 9.906 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.665 ns                ;
; 0.047 ns                                ; 100.95 MHz ( period = 9.906 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.665 ns                ;
; 0.047 ns                                ; 100.95 MHz ( period = 9.906 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.665 ns                ;
; 0.047 ns                                ; 100.95 MHz ( period = 9.906 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.665 ns                ;
; 0.047 ns                                ; 100.95 MHz ( period = 9.906 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.712 ns                  ; 4.665 ns                ;
; 0.049 ns                                ; 100.99 MHz ( period = 9.902 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.771 ns                  ; 4.722 ns                ;
; 0.053 ns                                ; 101.07 MHz ( period = 9.894 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.768 ns                  ; 4.715 ns                ;
; 0.054 ns                                ; 101.09 MHz ( period = 9.892 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.765 ns                  ; 4.711 ns                ;
; 0.055 ns                                ; 101.11 MHz ( period = 9.890 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[5]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.780 ns                  ; 4.725 ns                ;
; 0.058 ns                                ; 101.17 MHz ( period = 9.884 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.781 ns                  ; 4.723 ns                ;
; 0.059 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg8 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.679 ns                ;
; 0.059 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg7 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.679 ns                ;
; 0.059 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg6 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.679 ns                ;
; 0.059 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg5 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.679 ns                ;
; 0.059 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg4 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.679 ns                ;
; 0.059 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg3 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.679 ns                ;
; 0.059 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg2 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.679 ns                ;
; 0.059 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg1 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.679 ns                ;
; 0.059 ns                                ; 101.19 MHz ( period = 9.882 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[9]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~porta_address_reg0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.738 ns                  ; 4.679 ns                ;
; 0.061 ns                                ; 101.24 MHz ( period = 9.878 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.632 ns                ;
; 0.061 ns                                ; 101.24 MHz ( period = 9.878 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.632 ns                ;
; 0.061 ns                                ; 101.24 MHz ( period = 9.878 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.632 ns                ;
; 0.061 ns                                ; 101.24 MHz ( period = 9.878 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.632 ns                ;
; 0.061 ns                                ; 101.24 MHz ( period = 9.878 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.632 ns                ;
; 0.061 ns                                ; 101.24 MHz ( period = 9.878 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 5.000 ns                    ; 4.693 ns                  ; 4.632 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                 ;                                                                                                                                                                                      ;                                                        ;                                                        ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                         ; To                                                                                                                                                                                   ; From Clock                               ; To Clock                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.035 ns                                ; 160.67 MHz ( period = 6.224 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.004 ns                  ; 5.969 ns                ;
; 3.065 ns                                ; 161.45 MHz ( period = 6.194 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.979 ns                ;
; 3.128 ns                                ; 163.11 MHz ( period = 6.131 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 5.888 ns                ;
; 3.128 ns                                ; 163.11 MHz ( period = 6.131 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 5.888 ns                ;
; 3.140 ns                                ; 163.43 MHz ( period = 6.119 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 5.880 ns                ;
; 3.283 ns                                ; 167.34 MHz ( period = 5.976 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.761 ns                ;
; 3.334 ns                                ; 168.78 MHz ( period = 5.925 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.027 ns                  ; 5.693 ns                ;
; 3.334 ns                                ; 168.78 MHz ( period = 5.925 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.027 ns                  ; 5.693 ns                ;
; 3.396 ns                                ; 170.56 MHz ( period = 5.863 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.042 ns                  ; 5.646 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.538 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.538 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.538 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.538 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.538 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.538 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.538 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.538 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.538 ns                ;
; 3.433 ns                                ; 171.64 MHz ( period = 5.826 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.527 ns                ;
; 3.433 ns                                ; 171.64 MHz ( period = 5.826 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.527 ns                ;
; 3.433 ns                                ; 171.64 MHz ( period = 5.826 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.527 ns                ;
; 3.433 ns                                ; 171.64 MHz ( period = 5.826 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.527 ns                ;
; 3.433 ns                                ; 171.64 MHz ( period = 5.826 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.527 ns                ;
; 3.433 ns                                ; 171.64 MHz ( period = 5.826 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.527 ns                ;
; 3.440 ns                                ; 171.85 MHz ( period = 5.819 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 5.599 ns                ;
; 3.472 ns                                ; 172.80 MHz ( period = 5.787 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.937 ns                  ; 5.465 ns                ;
; 3.502 ns                                ; 173.70 MHz ( period = 5.757 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.475 ns                ;
; 3.511 ns                                ; 173.97 MHz ( period = 5.748 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 5.528 ns                ;
; 3.513 ns                                ; 174.03 MHz ( period = 5.746 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 5.478 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.458 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.458 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.458 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.458 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.458 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.458 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.458 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.999 ns                  ; 5.458 ns                ;
; 3.542 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.000 ns                  ; 5.458 ns                ;
; 3.542 ns                                ; 174.92 MHz ( period = 5.717 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.000 ns                  ; 5.458 ns                ;
; 3.554 ns                                ; 175.28 MHz ( period = 5.705 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.996 ns                  ; 5.442 ns                ;
; 3.554 ns                                ; 175.28 MHz ( period = 5.705 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.996 ns                  ; 5.442 ns                ;
; 3.563 ns                                ; 175.56 MHz ( period = 5.696 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.937 ns                  ; 5.374 ns                ;
; 3.565 ns                                ; 175.62 MHz ( period = 5.694 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.384 ns                ;
; 3.565 ns                                ; 175.62 MHz ( period = 5.694 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.384 ns                ;
; 3.577 ns                                ; 175.99 MHz ( period = 5.682 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.376 ns                ;
; 3.582 ns                                ; 176.15 MHz ( period = 5.677 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 5.457 ns                ;
; 3.584 ns                                ; 176.21 MHz ( period = 5.675 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 5.407 ns                ;
; 3.593 ns                                ; 176.49 MHz ( period = 5.666 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.384 ns                ;
; 3.596 ns                                ; 176.58 MHz ( period = 5.663 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.036 ns                  ; 5.440 ns                ;
; 3.599 ns                                ; 176.68 MHz ( period = 5.660 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 5.440 ns                ;
; 3.604 ns                                ; 176.83 MHz ( period = 5.655 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.436 ns                ;
; 3.606 ns                                ; 176.90 MHz ( period = 5.653 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.434 ns                ;
; 3.620 ns                                ; 177.34 MHz ( period = 5.639 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.030 ns                  ; 5.410 ns                ;
; 3.622 ns                                ; 177.40 MHz ( period = 5.637 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.023 ns                  ; 5.401 ns                ;
; 3.623 ns                                ; 177.43 MHz ( period = 5.636 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.028 ns                  ; 5.405 ns                ;
; 3.624 ns                                ; 177.46 MHz ( period = 5.635 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.030 ns                  ; 5.406 ns                ;
; 3.630 ns                                ; 177.65 MHz ( period = 5.629 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.037 ns                  ; 5.407 ns                ;
; 3.633 ns                                ; 177.75 MHz ( period = 5.626 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.407 ns                ;
; 3.653 ns                                ; 178.38 MHz ( period = 5.606 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 5.386 ns                ;
; 3.655 ns                                ; 178.44 MHz ( period = 5.604 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 5.336 ns                ;
; 3.656 ns                                ; 178.48 MHz ( period = 5.603 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.293 ns                ;
; 3.656 ns                                ; 178.48 MHz ( period = 5.603 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.293 ns                ;
; 3.661 ns                                ; 178.64 MHz ( period = 5.598 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.937 ns                  ; 5.276 ns                ;
; 3.668 ns                                ; 178.86 MHz ( period = 5.591 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.285 ns                ;
; 3.674 ns                                ; 179.05 MHz ( period = 5.585 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.997 ns                  ; 5.323 ns                ;
; 3.691 ns                                ; 179.60 MHz ( period = 5.568 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.286 ns                ;
; 3.692 ns                                ; 179.63 MHz ( period = 5.567 ns )                    ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.937 ns                  ; 5.245 ns                ;
; 3.720 ns                                ; 180.54 MHz ( period = 5.539 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.257 ns                ;
; 3.722 ns                                ; 180.60 MHz ( period = 5.537 ns )                    ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.255 ns                ;
; 3.726 ns                                ; 180.73 MHz ( period = 5.533 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 5.265 ns                ;
; 3.754 ns                                ; 181.65 MHz ( period = 5.505 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.195 ns                ;
; 3.754 ns                                ; 181.65 MHz ( period = 5.505 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.195 ns                ;
; 3.766 ns                                ; 182.05 MHz ( period = 5.493 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.187 ns                ;
; 3.771 ns                                ; 182.22 MHz ( period = 5.488 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.189 ns                ;
; 3.771 ns                                ; 182.22 MHz ( period = 5.488 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.189 ns                ;
; 3.782 ns                                ; 182.58 MHz ( period = 5.477 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.997 ns                  ; 5.215 ns                ;
; 3.785 ns                                ; 182.68 MHz ( period = 5.474 ns )                    ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.164 ns                ;
; 3.785 ns                                ; 182.68 MHz ( period = 5.474 ns )                    ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.164 ns                ;
; 3.792 ns                                ; 182.92 MHz ( period = 5.467 ns )                    ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.937 ns                  ; 5.145 ns                ;
; 3.797 ns                                ; 183.08 MHz ( period = 5.462 ns )                    ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.156 ns                ;
; 3.797 ns                                ; 183.08 MHz ( period = 5.462 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 5.194 ns                ;
; 3.798 ns                                ; 183.12 MHz ( period = 5.461 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.933 ns                  ; 5.135 ns                ;
; 3.811 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.166 ns                ;
; 3.812 ns                                ; 183.59 MHz ( period = 5.447 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 5.227 ns                ;
; 3.822 ns                                ; 183.92 MHz ( period = 5.437 ns )                    ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.155 ns                ;
; 3.828 ns                                ; 184.13 MHz ( period = 5.431 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 5.145 ns                ;
; 3.833 ns                                ; 184.30 MHz ( period = 5.426 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.975 ns                  ; 5.142 ns                ;
; 3.834 ns                                ; 184.33 MHz ( period = 5.425 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.008 ns                  ; 5.174 ns                ;
; 3.834 ns                                ; 184.33 MHz ( period = 5.425 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.008 ns                  ; 5.174 ns                ;
; 3.847 ns                                ; 184.77 MHz ( period = 5.412 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.997 ns                  ; 5.150 ns                ;
; 3.854 ns                                ; 185.01 MHz ( period = 5.405 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.997 ns                  ; 5.143 ns                ;
; 3.862 ns                                ; 185.29 MHz ( period = 5.397 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.098 ns                ;
; 3.862 ns                                ; 185.29 MHz ( period = 5.397 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.098 ns                ;
; 3.883 ns                                ; 186.01 MHz ( period = 5.376 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 5.156 ns                ;
; 3.885 ns                                ; 186.08 MHz ( period = 5.374 ns )                    ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.064 ns                ;
; 3.885 ns                                ; 186.08 MHz ( period = 5.374 ns )                    ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.064 ns                ;
; 3.886 ns                                ; 186.12 MHz ( period = 5.373 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.997 ns                  ; 5.111 ns                ;
; 3.891 ns                                ; 186.29 MHz ( period = 5.368 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.945 ns                  ; 5.054 ns                ;
; 3.891 ns                                ; 186.29 MHz ( period = 5.368 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.945 ns                  ; 5.054 ns                ;
; 3.897 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 5.056 ns                ;
; 3.903 ns                                ; 186.71 MHz ( period = 5.356 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 5.046 ns                ;
; 3.905 ns                                ; 186.78 MHz ( period = 5.354 ns )                    ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.937 ns                  ; 5.032 ns                ;
; 3.909 ns                                ; 186.92 MHz ( period = 5.350 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.068 ns                ;
; 3.913 ns                                ; 187.06 MHz ( period = 5.346 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.997 ns                  ; 5.084 ns                ;
; 3.924 ns                                ; 187.44 MHz ( period = 5.335 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.975 ns                  ; 5.051 ns                ;
; 3.928 ns                                ; 187.58 MHz ( period = 5.331 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.933 ns                  ; 5.005 ns                ;
; 3.935 ns                                ; 187.83 MHz ( period = 5.324 ns )                    ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.042 ns                ;
; 3.939 ns                                ; 187.97 MHz ( period = 5.320 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.105 ns                ;
; 3.940 ns                                ; 188.01 MHz ( period = 5.319 ns )                    ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 5.037 ns                ;
; 3.946 ns                                ; 188.22 MHz ( period = 5.313 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.997 ns                  ; 5.051 ns                ;
; 3.954 ns                                ; 188.50 MHz ( period = 5.305 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 5.085 ns                ;
; 3.956 ns                                ; 188.57 MHz ( period = 5.303 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 5.035 ns                ;
; 3.958 ns                                ; 188.64 MHz ( period = 5.301 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 5.015 ns                ;
; 3.960 ns                                ; 188.71 MHz ( period = 5.299 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.000 ns                ;
; 3.960 ns                                ; 188.71 MHz ( period = 5.299 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 5.000 ns                ;
; 3.961 ns                                ; 188.75 MHz ( period = 5.298 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_B[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.079 ns                ;
; 3.991 ns                                ; 189.83 MHz ( period = 5.268 ns )                    ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 4.969 ns                ;
; 3.991 ns                                ; 189.83 MHz ( period = 5.268 ns )                    ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 4.969 ns                ;
; 3.991 ns                                ; 189.83 MHz ( period = 5.268 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.929 ns                  ; 4.938 ns                ;
; 3.991 ns                                ; 189.83 MHz ( period = 5.268 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.929 ns                  ; 4.938 ns                ;
; 3.998 ns                                ; 190.08 MHz ( period = 5.261 ns )                    ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 4.951 ns                ;
; 3.998 ns                                ; 190.08 MHz ( period = 5.261 ns )                    ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 4.951 ns                ;
; 4.010 ns                                ; 190.51 MHz ( period = 5.249 ns )                    ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 4.943 ns                ;
; 4.021 ns                                ; 190.91 MHz ( period = 5.238 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.945 ns                  ; 4.924 ns                ;
; 4.021 ns                                ; 190.91 MHz ( period = 5.238 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.945 ns                  ; 4.924 ns                ;
; 4.022 ns                                ; 190.95 MHz ( period = 5.237 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.975 ns                  ; 4.953 ns                ;
; 4.025 ns                                ; 191.06 MHz ( period = 5.234 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 5.014 ns                ;
; 4.027 ns                                ; 191.13 MHz ( period = 5.232 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 4.964 ns                ;
; 4.033 ns                                ; 191.35 MHz ( period = 5.226 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.969 ns                  ; 4.936 ns                ;
; 4.033 ns                                ; 191.35 MHz ( period = 5.226 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 4.916 ns                ;
; 4.036 ns                                ; 191.46 MHz ( period = 5.223 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.972 ns                  ; 4.936 ns                ;
; 4.040 ns                                ; 191.61 MHz ( period = 5.219 ns )                    ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 4.937 ns                ;
; 4.041 ns                                ; 191.64 MHz ( period = 5.218 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 4.932 ns                ;
; 4.043 ns                                ; 191.72 MHz ( period = 5.216 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 4.930 ns                ;
; 4.046 ns                                ; 191.83 MHz ( period = 5.213 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 4.927 ns                ;
; 4.046 ns                                ; 191.83 MHz ( period = 5.213 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.997 ns                  ; 4.951 ns                ;
; 4.053 ns                                ; 192.09 MHz ( period = 5.206 ns )                    ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.975 ns                  ; 4.922 ns                ;
; 4.057 ns                                ; 192.23 MHz ( period = 5.202 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.963 ns                  ; 4.906 ns                ;
; 4.059 ns                                ; 192.31 MHz ( period = 5.200 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.956 ns                  ; 4.897 ns                ;
; 4.060 ns                                ; 192.34 MHz ( period = 5.199 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.961 ns                  ; 4.901 ns                ;
; 4.060 ns                                ; 192.34 MHz ( period = 5.199 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 4.931 ns                ;
; 4.060 ns                                ; 192.34 MHz ( period = 5.199 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 4.931 ns                ;
; 4.060 ns                                ; 192.34 MHz ( period = 5.199 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 4.931 ns                ;
; 4.060 ns                                ; 192.34 MHz ( period = 5.199 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 4.931 ns                ;
; 4.060 ns                                ; 192.34 MHz ( period = 5.199 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 4.931 ns                ;
; 4.060 ns                                ; 192.34 MHz ( period = 5.199 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 4.931 ns                ;
; 4.061 ns                                ; 192.38 MHz ( period = 5.198 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.963 ns                  ; 4.902 ns                ;
; 4.067 ns                                ; 192.60 MHz ( period = 5.192 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.970 ns                  ; 4.903 ns                ;
; 4.070 ns                                ; 192.72 MHz ( period = 5.189 ns )                    ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 4.903 ns                ;
; 4.082 ns                                ; 193.16 MHz ( period = 5.177 ns )                    ; VGA_Controller:u1|V_Cont[7]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.937 ns                  ; 4.855 ns                ;
; 4.082 ns                                ; 193.16 MHz ( period = 5.177 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.929 ns                  ; 4.847 ns                ;
; 4.082 ns                                ; 193.16 MHz ( period = 5.177 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.929 ns                  ; 4.847 ns                ;
; 4.082 ns                                ; 193.16 MHz ( period = 5.177 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.997 ns                  ; 4.915 ns                ;
; 4.091 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 4.869 ns                ;
; 4.091 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.960 ns                  ; 4.869 ns                ;
; 4.095 ns                                ; 193.65 MHz ( period = 5.164 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.045 ns                  ; 4.950 ns                ;
; 4.096 ns                                ; 193.69 MHz ( period = 5.163 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 4.943 ns                ;
; 4.097 ns                                ; 193.72 MHz ( period = 5.162 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.956 ns                  ; 4.859 ns                ;
; 4.097 ns                                ; 193.72 MHz ( period = 5.162 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.956 ns                  ; 4.859 ns                ;
; 4.098 ns                                ; 193.76 MHz ( period = 5.161 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 4.893 ns                ;
; 4.112 ns                                ; 194.29 MHz ( period = 5.147 ns )                    ; VGA_Controller:u1|V_Cont[7]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 4.865 ns                ;
; 4.122 ns                                ; 194.67 MHz ( period = 5.137 ns )                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; Test_Module:u0|oRed[9]                                                                                                                                                               ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 4.922 ns                ;
; 4.124 ns                                ; 194.74 MHz ( period = 5.135 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.969 ns                  ; 4.845 ns                ;
; 4.127 ns                                ; 194.86 MHz ( period = 5.132 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.972 ns                  ; 4.845 ns                ;
; 4.132 ns                                ; 195.05 MHz ( period = 5.127 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 4.841 ns                ;
; 4.134 ns                                ; 195.12 MHz ( period = 5.125 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 4.839 ns                ;
; 4.148 ns                                ; 195.66 MHz ( period = 5.111 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.963 ns                  ; 4.815 ns                ;
; 4.150 ns                                ; 195.73 MHz ( period = 5.109 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.956 ns                  ; 4.806 ns                ;
; 4.151 ns                                ; 195.77 MHz ( period = 5.108 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.961 ns                  ; 4.810 ns                ;
; 4.152 ns                                ; 195.81 MHz ( period = 5.107 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.963 ns                  ; 4.811 ns                ;
; 4.153 ns                                ; 195.85 MHz ( period = 5.106 ns )                    ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.977 ns                  ; 4.824 ns                ;
; 4.153 ns                                ; 195.85 MHz ( period = 5.106 ns )                    ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.975 ns                  ; 4.822 ns                ;
; 4.157 ns                                ; 196.00 MHz ( period = 5.102 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg8 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.986 ns                  ; 4.829 ns                ;
; 4.157 ns                                ; 196.00 MHz ( period = 5.102 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg7 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.986 ns                  ; 4.829 ns                ;
; 4.157 ns                                ; 196.00 MHz ( period = 5.102 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg6 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.986 ns                  ; 4.829 ns                ;
; 4.157 ns                                ; 196.00 MHz ( period = 5.102 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg5 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.986 ns                  ; 4.829 ns                ;
; 4.157 ns                                ; 196.00 MHz ( period = 5.102 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg4 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.986 ns                  ; 4.829 ns                ;
; 4.157 ns                                ; 196.00 MHz ( period = 5.102 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg3 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.986 ns                  ; 4.829 ns                ;
; 4.157 ns                                ; 196.00 MHz ( period = 5.102 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg2 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.986 ns                  ; 4.829 ns                ;
; 4.157 ns                                ; 196.00 MHz ( period = 5.102 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg1 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.986 ns                  ; 4.829 ns                ;
; 4.157 ns                                ; 196.00 MHz ( period = 5.102 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.986 ns                  ; 4.829 ns                ;
; 4.158 ns                                ; 196.04 MHz ( period = 5.101 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.970 ns                  ; 4.812 ns                ;
; 4.159 ns                                ; 196.08 MHz ( period = 5.100 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.971 ns                  ; 4.812 ns                ;
; 4.161 ns                                ; 196.16 MHz ( period = 5.098 ns )                    ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 4.812 ns                ;
; 4.166 ns                                ; 196.35 MHz ( period = 5.093 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.045 ns                  ; 4.879 ns                ;
; 4.167 ns                                ; 196.39 MHz ( period = 5.092 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.039 ns                  ; 4.872 ns                ;
; 4.169 ns                                ; 196.46 MHz ( period = 5.090 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.991 ns                  ; 4.822 ns                ;
; 4.175 ns                                ; 196.70 MHz ( period = 5.084 ns )                    ; VGA_Controller:u1|V_Cont[7]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 4.774 ns                ;
; 4.175 ns                                ; 196.70 MHz ( period = 5.084 ns )                    ; VGA_Controller:u1|V_Cont[7]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.949 ns                  ; 4.774 ns                ;
; 4.176 ns                                ; 196.73 MHz ( period = 5.083 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.973 ns                  ; 4.797 ns                ;
; 4.180 ns                                ; 196.89 MHz ( period = 5.079 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.929 ns                  ; 4.749 ns                ;
; 4.180 ns                                ; 196.89 MHz ( period = 5.079 ns )                    ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.929 ns                  ; 4.749 ns                ;
; 4.181 ns                                ; 196.93 MHz ( period = 5.078 ns )                    ; VGA_Controller:u1|V_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.937 ns                  ; 4.756 ns                ;
; 4.185 ns                                ; 197.08 MHz ( period = 5.074 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.030 ns                  ; 4.845 ns                ;
; 4.185 ns                                ; 197.08 MHz ( period = 5.074 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.030 ns                  ; 4.845 ns                ;
; 4.187 ns                                ; 197.16 MHz ( period = 5.072 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.032 ns                  ; 4.845 ns                ;
; 4.187 ns                                ; 197.16 MHz ( period = 5.072 ns )                    ; Test_Module:u0|oRed[9]                                                                                                                                       ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.032 ns                  ; 4.845 ns                ;
; 4.187 ns                                ; 197.16 MHz ( period = 5.072 ns )                    ; VGA_Controller:u1|V_Cont[7]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.953 ns                  ; 4.766 ns                ;
; 4.189 ns                                ; 197.24 MHz ( period = 5.070 ns )                    ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.045 ns                  ; 4.856 ns                ;
; 4.200 ns                                ; 197.67 MHz ( period = 5.059 ns )                    ; VGA_Controller:u1|H_Cont[4]                                                                                                                                  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 8.933 ns                  ; 4.733 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                              ;                                                                                                                                                                                      ;                                          ;                                          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_CLKIN_N1'                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                    ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; 1.907 ns                                ; 139.22 MHz ( period = 7.183 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.972 ns                ;
; 2.026 ns                                ; 141.56 MHz ( period = 7.064 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.853 ns                ;
; 2.052 ns                                ; 142.09 MHz ( period = 7.038 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.826 ns                ;
; 2.085 ns                                ; 142.76 MHz ( period = 7.005 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.794 ns                ;
; 2.120 ns                                ; 143.47 MHz ( period = 6.970 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.758 ns                ;
; 2.171 ns                                ; 144.53 MHz ( period = 6.919 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.707 ns                ;
; 2.178 ns                                ; 144.68 MHz ( period = 6.912 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.701 ns                ;
; 2.178 ns                                ; 144.68 MHz ( period = 6.912 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.701 ns                ;
; 2.193 ns                                ; 144.99 MHz ( period = 6.897 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.686 ns                ;
; 2.230 ns                                ; 145.77 MHz ( period = 6.860 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.648 ns                ;
; 2.238 ns                                ; 145.94 MHz ( period = 6.852 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.641 ns                ;
; 2.239 ns                                ; 145.96 MHz ( period = 6.851 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.639 ns                ;
; 2.265 ns                                ; 146.52 MHz ( period = 6.825 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.614 ns                ;
; 2.279 ns                                ; 146.82 MHz ( period = 6.811 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.600 ns                ;
; 2.298 ns                                ; 147.23 MHz ( period = 6.792 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.580 ns                ;
; 2.323 ns                                ; 147.78 MHz ( period = 6.767 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.555 ns                ;
; 2.323 ns                                ; 147.78 MHz ( period = 6.767 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.555 ns                ;
; 2.338 ns                                ; 148.10 MHz ( period = 6.752 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.540 ns                ;
; 2.383 ns                                ; 149.10 MHz ( period = 6.707 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.495 ns                ;
; 2.384 ns                                ; 149.12 MHz ( period = 6.706 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.495 ns                ;
; 2.385 ns                                ; 149.14 MHz ( period = 6.705 ns )                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                        ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.494 ns                ;
; 2.391 ns                                ; 149.28 MHz ( period = 6.699 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.487 ns                ;
; 2.391 ns                                ; 149.28 MHz ( period = 6.699 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.487 ns                ;
; 2.398 ns                                ; 149.43 MHz ( period = 6.692 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.481 ns                ;
; 2.404 ns                                ; 149.57 MHz ( period = 6.686 ns )                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                        ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.475 ns                ;
; 2.406 ns                                ; 149.61 MHz ( period = 6.684 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.472 ns                ;
; 2.443 ns                                ; 150.44 MHz ( period = 6.647 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.436 ns                ;
; 2.443 ns                                ; 150.44 MHz ( period = 6.647 ns )                    ; CCD_Capture:u3|Y_Cont[3]                                                                                                         ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.436 ns                ;
; 2.450 ns                                ; 150.60 MHz ( period = 6.640 ns )                    ; CCD_Capture:u3|Y_Cont[13]                                                                                                        ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.429 ns                ;
; 2.451 ns                                ; 150.63 MHz ( period = 6.639 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.427 ns                ;
; 2.452 ns                                ; 150.65 MHz ( period = 6.638 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.426 ns                ;
; 2.457 ns                                ; 150.76 MHz ( period = 6.633 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.422 ns                ;
; 2.489 ns                                ; 151.49 MHz ( period = 6.601 ns )                    ; CCD_Capture:u3|Y_Cont[8]                                                                                                         ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.390 ns                ;
; 2.491 ns                                ; 151.54 MHz ( period = 6.599 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.387 ns                ;
; 2.499 ns                                ; 151.72 MHz ( period = 6.591 ns )                    ; CCD_Capture:u3|X_Cont[13]                                                                                                        ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.393 ns                ;
; 2.525 ns                                ; 152.32 MHz ( period = 6.565 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.354 ns                ;
; 2.530 ns                                ; 152.44 MHz ( period = 6.560 ns )                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                        ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.348 ns                ;
; 2.534 ns                                ; 152.53 MHz ( period = 6.556 ns )                    ; CCD_Capture:u3|Y_Cont[7]                                                                                                         ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.345 ns                ;
; 2.536 ns                                ; 152.58 MHz ( period = 6.554 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.343 ns                ;
; 2.536 ns                                ; 152.58 MHz ( period = 6.554 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.343 ns                ;
; 2.549 ns                                ; 152.88 MHz ( period = 6.541 ns )                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                        ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.329 ns                ;
; 2.550 ns                                ; 152.91 MHz ( period = 6.540 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.329 ns                ;
; 2.550 ns                                ; 152.91 MHz ( period = 6.540 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.329 ns                ;
; 2.551 ns                                ; 152.93 MHz ( period = 6.539 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.328 ns                ;
; 2.553 ns                                ; 152.98 MHz ( period = 6.537 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.325 ns                ;
; 2.561 ns                                ; 153.16 MHz ( period = 6.529 ns )                    ; CCD_Capture:u3|X_Cont[13]                                                                                                        ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.331 ns                ;
; 2.565 ns                                ; 153.26 MHz ( period = 6.525 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.314 ns                ;
; 2.568 ns                                ; 153.33 MHz ( period = 6.522 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.295 ns                ;
; 2.571 ns                                ; 153.40 MHz ( period = 6.519 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.307 ns                ;
; 2.573 ns                                ; 153.44 MHz ( period = 6.517 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 6.302 ns                ;
; 2.576 ns                                ; 153.52 MHz ( period = 6.514 ns )                    ; CCD_Capture:u3|X_Cont[13]                                                                                                        ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.301 ns                ;
; 2.583 ns                                ; 153.68 MHz ( period = 6.507 ns )                    ; CCD_Capture:u3|Y_Cont[14]                                                                                                        ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.296 ns                ;
; 2.588 ns                                ; 153.80 MHz ( period = 6.502 ns )                    ; CCD_Capture:u3|Y_Cont[3]                                                                                                         ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.290 ns                ;
; 2.593 ns                                ; 153.92 MHz ( period = 6.497 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[5]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.285 ns                ;
; 2.594 ns                                ; 153.94 MHz ( period = 6.496 ns )                    ; CCD_Capture:u3|Y_Cont[6]                                                                                                         ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.285 ns                ;
; 2.595 ns                                ; 153.96 MHz ( period = 6.495 ns )                    ; CCD_Capture:u3|Y_Cont[13]                                                                                                        ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.283 ns                ;
; 2.596 ns                                ; 153.99 MHz ( period = 6.494 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.267 ns                ;
; 2.596 ns                                ; 153.99 MHz ( period = 6.494 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.283 ns                ;
; 2.598 ns                                ; 154.04 MHz ( period = 6.492 ns )                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                        ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.280 ns                ;
; 2.604 ns                                ; 154.18 MHz ( period = 6.486 ns )                    ; CCD_Capture:u3|X_Cont[13]                                                                                                        ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.273 ns                ;
; 2.610 ns                                ; 154.32 MHz ( period = 6.480 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.269 ns                ;
; 2.610 ns                                ; 154.32 MHz ( period = 6.480 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.268 ns                ;
; 2.617 ns                                ; 154.49 MHz ( period = 6.473 ns )                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                        ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.261 ns                ;
; 2.630 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.248 ns                ;
; 2.634 ns                                ; 154.89 MHz ( period = 6.456 ns )                    ; CCD_Capture:u3|Y_Cont[8]                                                                                                         ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.244 ns                ;
; 2.639 ns                                ; 155.01 MHz ( period = 6.451 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.253 ns                ;
; 2.644 ns                                ; 155.13 MHz ( period = 6.446 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.235 ns                ;
; 2.656 ns                                ; 155.42 MHz ( period = 6.434 ns )                    ; CCD_Capture:u3|Y_Cont[3]                                                                                                         ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.222 ns                ;
; 2.663 ns                                ; 155.59 MHz ( period = 6.427 ns )                    ; CCD_Capture:u3|Y_Cont[13]                                                                                                        ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.215 ns                ;
; 2.664 ns                                ; 155.62 MHz ( period = 6.426 ns )                    ; CCD_Capture:u3|X_Cont[12]                                                                                                        ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.228 ns                ;
; 2.669 ns                                ; 155.74 MHz ( period = 6.421 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.209 ns                ;
; 2.672 ns                                ; 155.81 MHz ( period = 6.418 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.206 ns                ;
; 2.677 ns                                ; 155.93 MHz ( period = 6.413 ns )                    ; CCD_Capture:u3|X_Cont[13]                                                                                                        ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.893 ns                  ; 6.216 ns                ;
; 2.679 ns                                ; 155.98 MHz ( period = 6.411 ns )                    ; CCD_Capture:u3|Y_Cont[7]                                                                                                         ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.199 ns                ;
; 2.687 ns                                ; 156.18 MHz ( period = 6.403 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.176 ns                ;
; 2.690 ns                                ; 156.25 MHz ( period = 6.400 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.202 ns                ;
; 2.692 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 6.183 ns                ;
; 2.701 ns                                ; 156.52 MHz ( period = 6.389 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.191 ns                ;
; 2.702 ns                                ; 156.54 MHz ( period = 6.388 ns )                    ; CCD_Capture:u3|Y_Cont[8]                                                                                                         ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.176 ns                ;
; 2.703 ns                                ; 156.57 MHz ( period = 6.387 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.176 ns                ;
; 2.712 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[5]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.166 ns                ;
; 2.715 ns                                ; 156.86 MHz ( period = 6.375 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.148 ns                ;
; 2.716 ns                                ; 156.89 MHz ( period = 6.374 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.161 ns                ;
; 2.723 ns                                ; 157.06 MHz ( period = 6.367 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.155 ns                ;
; 2.723 ns                                ; 157.06 MHz ( period = 6.367 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.155 ns                ;
; 2.726 ns                                ; 157.13 MHz ( period = 6.364 ns )                    ; CCD_Capture:u3|X_Cont[12]                                                                                                        ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.166 ns                ;
; 2.728 ns                                ; 157.18 MHz ( period = 6.362 ns )                    ; CCD_Capture:u3|Y_Cont[14]                                                                                                        ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.150 ns                ;
; 2.731 ns                                ; 157.26 MHz ( period = 6.359 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.147 ns                ;
; 2.738 ns                                ; 157.43 MHz ( period = 6.352 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.140 ns                ;
; 2.739 ns                                ; 157.46 MHz ( period = 6.351 ns )                    ; CCD_Capture:u3|Y_Cont[6]                                                                                                         ; RAW2RGB:u4|rGreen[11] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.139 ns                ;
; 2.740 ns                                ; 157.48 MHz ( period = 6.350 ns )                    ; CCD_Capture:u3|X_Cont[13]                                                                                                        ; RAW2RGB:u4|rBlue[2]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.906 ns                  ; 6.166 ns                ;
; 2.741 ns                                ; 157.51 MHz ( period = 6.349 ns )                    ; CCD_Capture:u3|X_Cont[12]                                                                                                        ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.136 ns                ;
; 2.743 ns                                ; 157.55 MHz ( period = 6.347 ns )                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                        ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.136 ns                ;
; 2.744 ns                                ; 157.58 MHz ( period = 6.346 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.133 ns                ;
; 2.746 ns                                ; 157.63 MHz ( period = 6.344 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.117 ns                ;
; 2.747 ns                                ; 157.65 MHz ( period = 6.343 ns )                    ; CCD_Capture:u3|Y_Cont[7]                                                                                                         ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.131 ns                ;
; 2.751 ns                                ; 157.75 MHz ( period = 6.339 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 6.124 ns                ;
; 2.752 ns                                ; 157.78 MHz ( period = 6.338 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.140 ns                ;
; 2.757 ns                                ; 157.90 MHz ( period = 6.333 ns )                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                        ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.122 ns                ;
; 2.757 ns                                ; 157.90 MHz ( period = 6.333 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rGreen[3]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 6.118 ns                ;
; 2.762 ns                                ; 158.03 MHz ( period = 6.328 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.116 ns                ;
; 2.762 ns                                ; 158.03 MHz ( period = 6.328 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.116 ns                ;
; 2.762 ns                                ; 158.03 MHz ( period = 6.328 ns )                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                        ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.117 ns                ;
; 2.767 ns                                ; 158.15 MHz ( period = 6.323 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.110 ns                ;
; 2.769 ns                                ; 158.20 MHz ( period = 6.321 ns )                    ; CCD_Capture:u3|X_Cont[12]                                                                                                        ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.108 ns                ;
; 2.771 ns                                ; 158.25 MHz ( period = 6.319 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[5]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.107 ns                ;
; 2.773 ns                                ; 158.30 MHz ( period = 6.317 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.119 ns                ;
; 2.774 ns                                ; 158.33 MHz ( period = 6.316 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.089 ns                ;
; 2.776 ns                                ; 158.38 MHz ( period = 6.314 ns )                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                        ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.103 ns                ;
; 2.777 ns                                ; 158.40 MHz ( period = 6.313 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.101 ns                ;
; 2.783 ns                                ; 158.55 MHz ( period = 6.307 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.095 ns                ;
; 2.795 ns                                ; 158.86 MHz ( period = 6.295 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.082 ns                ;
; 2.796 ns                                ; 158.88 MHz ( period = 6.294 ns )                    ; CCD_Capture:u3|Y_Cont[14]                                                                                                        ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.082 ns                ;
; 2.796 ns                                ; 158.88 MHz ( period = 6.294 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.083 ns                ;
; 2.796 ns                                ; 158.88 MHz ( period = 6.294 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.083 ns                ;
; 2.800 ns                                ; 158.98 MHz ( period = 6.290 ns )                    ; CCD_Capture:u3|X_Cont[14]                                                                                                        ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.092 ns                ;
; 2.801 ns                                ; 159.01 MHz ( period = 6.289 ns )                    ; CCD_Capture:u3|Y_Cont[3]                                                                                                         ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.078 ns                ;
; 2.807 ns                                ; 159.16 MHz ( period = 6.283 ns )                    ; CCD_Capture:u3|Y_Cont[6]                                                                                                         ; RAW2RGB:u4|rGreen[12] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.071 ns                ;
; 2.808 ns                                ; 159.18 MHz ( period = 6.282 ns )                    ; CCD_Capture:u3|X_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.084 ns                ;
; 2.808 ns                                ; 159.18 MHz ( period = 6.282 ns )                    ; CCD_Capture:u3|Y_Cont[13]                                                                                                        ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.071 ns                ;
; 2.811 ns                                ; 159.26 MHz ( period = 6.279 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.068 ns                ;
; 2.815 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; CCD_Capture:u3|Y_Cont[3]                                                                                                         ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.064 ns                ;
; 2.817 ns                                ; 159.41 MHz ( period = 6.273 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.893 ns                  ; 6.076 ns                ;
; 2.822 ns                                ; 159.54 MHz ( period = 6.268 ns )                    ; CCD_Capture:u3|Y_Cont[13]                                                                                                        ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.057 ns                ;
; 2.822 ns                                ; 159.54 MHz ( period = 6.268 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.056 ns                ;
; 2.824 ns                                ; 159.59 MHz ( period = 6.266 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.054 ns                ;
; 2.824 ns                                ; 159.59 MHz ( period = 6.266 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.054 ns                ;
; 2.835 ns                                ; 159.87 MHz ( period = 6.255 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.057 ns                ;
; 2.839 ns                                ; 159.97 MHz ( period = 6.251 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.039 ns                ;
; 2.839 ns                                ; 159.97 MHz ( period = 6.251 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.024 ns                ;
; 2.839 ns                                ; 159.97 MHz ( period = 6.251 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.024 ns                ;
; 2.842 ns                                ; 160.05 MHz ( period = 6.248 ns )                    ; CCD_Capture:u3|X_Cont[12]                                                                                                        ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.893 ns                  ; 6.051 ns                ;
; 2.844 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 6.031 ns                ;
; 2.844 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 6.031 ns                ;
; 2.847 ns                                ; 160.18 MHz ( period = 6.243 ns )                    ; CCD_Capture:u3|Y_Cont[8]                                                                                                         ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.032 ns                ;
; 2.850 ns                                ; 160.26 MHz ( period = 6.240 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.027 ns                ;
; 2.854 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 6.009 ns                ;
; 2.856 ns                                ; 160.41 MHz ( period = 6.234 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.023 ns                ;
; 2.859 ns                                ; 160.49 MHz ( period = 6.231 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 6.016 ns                ;
; 2.861 ns                                ; 160.54 MHz ( period = 6.229 ns )                    ; CCD_Capture:u3|Y_Cont[8]                                                                                                         ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 6.018 ns                ;
; 2.862 ns                                ; 160.57 MHz ( period = 6.228 ns )                    ; CCD_Capture:u3|X_Cont[14]                                                                                                        ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.030 ns                ;
; 2.864 ns                                ; 160.62 MHz ( period = 6.226 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rGreen[5]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.014 ns                ;
; 2.864 ns                                ; 160.62 MHz ( period = 6.226 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rGreen[5]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 6.014 ns                ;
; 2.867 ns                                ; 160.69 MHz ( period = 6.223 ns )                    ; CCD_Capture:u3|Y_Cont[1]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 5.996 ns                ;
; 2.867 ns                                ; 160.69 MHz ( period = 6.223 ns )                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                        ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 5.996 ns                ;
; 2.868 ns                                ; 160.72 MHz ( period = 6.222 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.893 ns                  ; 6.025 ns                ;
; 2.870 ns                                ; 160.77 MHz ( period = 6.220 ns )                    ; CCD_Capture:u3|X_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.022 ns                ;
; 2.876 ns                                ; 160.93 MHz ( period = 6.214 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rGreen[3]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 5.999 ns                ;
; 2.877 ns                                ; 160.95 MHz ( period = 6.213 ns )                    ; CCD_Capture:u3|X_Cont[14]                                                                                                        ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 6.000 ns                ;
; 2.878 ns                                ; 160.98 MHz ( period = 6.212 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 5.999 ns                ;
; 2.879 ns                                ; 161.00 MHz ( period = 6.211 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rGreen[5]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.999 ns                ;
; 2.880 ns                                ; 161.03 MHz ( period = 6.210 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; RAW2RGB:u4|rBlue[2]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.906 ns                  ; 6.026 ns                ;
; 2.882 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; CCD_Capture:u3|Y_Cont[4]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 5.981 ns                ;
; 2.884 ns                                ; 161.13 MHz ( period = 6.206 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.994 ns                ;
; 2.885 ns                                ; 161.16 MHz ( period = 6.205 ns )                    ; CCD_Capture:u3|X_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 5.992 ns                ;
; 2.890 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 6.002 ns                ;
; 2.892 ns                                ; 161.34 MHz ( period = 6.198 ns )                    ; CCD_Capture:u3|Y_Cont[7]                                                                                                         ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 5.987 ns                ;
; 2.897 ns                                ; 161.47 MHz ( period = 6.193 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[6]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 5.995 ns                ;
; 2.899 ns                                ; 161.52 MHz ( period = 6.191 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 5.964 ns                ;
; 2.904 ns                                ; 161.66 MHz ( period = 6.186 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rGreen[4]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 5.971 ns                ;
; 2.905 ns                                ; 161.68 MHz ( period = 6.185 ns )                    ; CCD_Capture:u3|X_Cont[14]                                                                                                        ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 5.972 ns                ;
; 2.905 ns                                ; 161.68 MHz ( period = 6.185 ns )                    ; CCD_Capture:u3|X_Cont[13]                                                                                                        ; RAW2RGB:u4|rRed[6]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.906 ns                  ; 6.001 ns                ;
; 2.905 ns                                ; 161.68 MHz ( period = 6.185 ns )                    ; CCD_Capture:u3|X_Cont[12]                                                                                                        ; RAW2RGB:u4|rBlue[2]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.906 ns                  ; 6.001 ns                ;
; 2.906 ns                                ; 161.71 MHz ( period = 6.184 ns )                    ; CCD_Capture:u3|Y_Cont[7]                                                                                                         ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 5.973 ns                ;
; 2.909 ns                                ; 161.79 MHz ( period = 6.181 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 5.983 ns                ;
; 2.913 ns                                ; 161.89 MHz ( period = 6.177 ns )                    ; CCD_Capture:u3|X_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 5.964 ns                ;
; 2.924 ns                                ; 162.18 MHz ( period = 6.166 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rGreen[5]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.954 ns                ;
; 2.927 ns                                ; 162.26 MHz ( period = 6.163 ns )                    ; CCD_Capture:u3|Y_Cont[5]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.863 ns                  ; 5.936 ns                ;
; 2.930 ns                                ; 162.34 MHz ( period = 6.160 ns )                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                        ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.948 ns                ;
; 2.931 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; RAW2RGB:u4|rBlue[2]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.906 ns                  ; 5.975 ns                ;
; 2.935 ns                                ; 162.47 MHz ( period = 6.155 ns )                    ; CCD_Capture:u3|Y_Cont[2]                                                                                                         ; RAW2RGB:u4|rGreen[3]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.875 ns                  ; 5.940 ns                ;
; 2.936 ns                                ; 162.50 MHz ( period = 6.154 ns )                    ; CCD_Capture:u3|X_Cont[8]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 5.956 ns                ;
; 2.941 ns                                ; 162.63 MHz ( period = 6.149 ns )                    ; CCD_Capture:u3|Y_Cont[14]                                                                                                        ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 5.938 ns                ;
; 2.949 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                        ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.929 ns                ;
; 2.951 ns                                ; 162.89 MHz ( period = 6.139 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.893 ns                  ; 5.942 ns                ;
; 2.952 ns                                ; 162.92 MHz ( period = 6.138 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 5.940 ns                ;
; 2.952 ns                                ; 162.92 MHz ( period = 6.138 ns )                    ; CCD_Capture:u3|Y_Cont[6]                                                                                                         ; RAW2RGB:u4|rGreen[10] ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 5.927 ns                ;
; 2.955 ns                                ; 163.00 MHz ( period = 6.135 ns )                    ; CCD_Capture:u3|Y_Cont[14]                                                                                                        ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 5.924 ns                ;
; 2.966 ns                                ; 163.29 MHz ( period = 6.124 ns )                    ; CCD_Capture:u3|Y_Cont[6]                                                                                                         ; RAW2RGB:u4|rGreen[6]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 5.913 ns                ;
; 2.967 ns                                ; 163.32 MHz ( period = 6.123 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 5.910 ns                ;
; 2.969 ns                                ; 163.37 MHz ( period = 6.121 ns )                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                        ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.909 ns                ;
; 2.971 ns                                ; 163.43 MHz ( period = 6.119 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 5.921 ns                ;
; 2.978 ns                                ; 163.61 MHz ( period = 6.112 ns )                    ; CCD_Capture:u3|X_Cont[14]                                                                                                        ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.893 ns                  ; 5.915 ns                ;
; 2.986 ns                                ; 163.83 MHz ( period = 6.104 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 5.891 ns                ;
; 2.986 ns                                ; 163.83 MHz ( period = 6.104 ns )                    ; CCD_Capture:u3|X_Cont[11]                                                                                                        ; RAW2RGB:u4|rBlue[5]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.893 ns                  ; 5.907 ns                ;
; 2.988 ns                                ; 163.88 MHz ( period = 6.102 ns )                    ; CCD_Capture:u3|Y_Cont[3]                                                                                                         ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.890 ns                ;
; 2.988 ns                                ; 163.88 MHz ( period = 6.102 ns )                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                        ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.890 ns                ;
; 2.989 ns                                ; 163.91 MHz ( period = 6.101 ns )                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                        ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.889 ns                ;
; 2.995 ns                                ; 164.07 MHz ( period = 6.095 ns )                    ; CCD_Capture:u3|Y_Cont[13]                                                                                                        ; RAW2RGB:u4|rGreen[7]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.878 ns                  ; 5.883 ns                ;
; 2.995 ns                                ; 164.07 MHz ( period = 6.095 ns )                    ; CCD_Capture:u3|X_Cont[1]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 5.882 ns                ;
; 2.997 ns                                ; 164.12 MHz ( period = 6.093 ns )                    ; CCD_Capture:u3|X_Cont[13]                                                                                                        ; RAW2RGB:u4|rRed[8]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 5.895 ns                ;
; 2.998 ns                                ; 164.15 MHz ( period = 6.092 ns )                    ; CCD_Capture:u3|X_Cont[8]                                                                                                         ; RAW2RGB:u4|rRed[11]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 5.894 ns                ;
; 3.002 ns                                ; 164.26 MHz ( period = 6.088 ns )                    ; CCD_Capture:u3|X_Cont[13]                                                                                                        ; RAW2RGB:u4|rBlue[4]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.906 ns                  ; 5.904 ns                ;
; 3.003 ns                                ; 164.28 MHz ( period = 6.087 ns )                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                        ; RAW2RGB:u4|rGreen[9]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.879 ns                  ; 5.876 ns                ;
; 3.006 ns                                ; 164.37 MHz ( period = 6.084 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                         ; RAW2RGB:u4|rRed[4]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 5.886 ns                ;
; 3.013 ns                                ; 164.55 MHz ( period = 6.077 ns )                    ; CCD_Capture:u3|X_Cont[8]                                                                                                         ; RAW2RGB:u4|rRed[7]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 5.864 ns                ;
; 3.014 ns                                ; 164.58 MHz ( period = 6.076 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; RAW2RGB:u4|rRed[9]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.877 ns                  ; 5.863 ns                ;
; 3.014 ns                                ; 164.58 MHz ( period = 6.076 ns )                    ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[5] ; RAW2RGB:u4|rGreen[8]  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.918 ns                  ; 5.904 ns                ;
; 3.014 ns                                ; 164.58 MHz ( period = 6.076 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; RAW2RGB:u4|rBlue[2]   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.906 ns                  ; 5.892 ns                ;
; 3.016 ns                                ; 164.64 MHz ( period = 6.074 ns )                    ; CCD_Capture:u3|Y_Cont[9]                                                                                                         ; RAW2RGB:u4|rRed[6]    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 9.090 ns                    ; 8.892 ns                  ; 5.876 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                       ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iCLK_50'                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                               ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.791 ns                                ; 236.24 MHz ( period = 4.233 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 4.019 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.864 ns                                ; 240.38 MHz ( period = 4.160 ns )                    ; Reset_Delay:u2|Cont[14]                            ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.946 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.866 ns                                ; 240.50 MHz ( period = 4.158 ns )                    ; Reset_Delay:u2|Cont[8]                             ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.944 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.900 ns                                ; 242.48 MHz ( period = 4.124 ns )                    ; Reset_Delay:u2|Cont[10]                            ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.910 ns                ;
; 1.940 ns                                ; 244.86 MHz ( period = 4.084 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|oRST_1                    ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.697 ns                  ; 3.757 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.031 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; Reset_Delay:u2|Cont[6]                             ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.779 ns                ;
; 2.032 ns                                ; 250.50 MHz ( period = 3.992 ns )                    ; Reset_Delay:u2|Cont[16]                            ; Reset_Delay:u2|oRST_2                    ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.390 ns                  ; 3.358 ns                ;
; 2.059 ns                                ; 252.21 MHz ( period = 3.965 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.805 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[15]                            ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.746 ns                ;
; 2.064 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u2|Cont[25]                            ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.456 ns                ;
; 2.079 ns                                ; 253.49 MHz ( period = 3.945 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.805 ns                  ; 3.726 ns                ;
; 2.104 ns                                ; 255.10 MHz ( period = 3.920 ns )                    ; Reset_Delay:u2|Cont[11]                            ; Reset_Delay:u2|oRST_2                    ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.680 ns                  ; 3.576 ns                ;
; 2.105 ns                                ; 255.17 MHz ( period = 3.919 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.805 ns                  ; 3.700 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[1]                             ; Reset_Delay:u2|oRST_1                    ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.697 ns                  ; 3.589 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.108 ns                                ; 255.36 MHz ( period = 3.916 ns )                    ; Reset_Delay:u2|Cont[2]                             ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.702 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.117 ns                                ; 255.95 MHz ( period = 3.907 ns )                    ; Reset_Delay:u2|Cont[19]                            ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.403 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.140 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; Reset_Delay:u2|Cont[22]                            ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.380 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.145 ns                                ; 257.80 MHz ( period = 3.879 ns )                    ; Reset_Delay:u2|Cont[9]                             ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.810 ns                  ; 3.665 ns                ;
; 2.151 ns                                ; 258.20 MHz ( period = 3.873 ns )                    ; Reset_Delay:u2|Cont[17]                            ; Reset_Delay:u2|oRST_2                    ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.390 ns                  ; 3.239 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[11]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[10]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.157 ns                                ; 258.60 MHz ( period = 3.867 ns )                    ; Reset_Delay:u2|Cont[21]                            ; Reset_Delay:u2|Cont[8]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.363 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[3]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[2]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[1]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[4]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[7]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[5]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[6]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[13]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[12]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[15]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[14]                  ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; 2.167 ns                                ; 259.27 MHz ( period = 3.857 ns )                    ; Reset_Delay:u2|Cont[30]                            ; Reset_Delay:u2|Cont[9]                   ; iCLK_50    ; iCLK_50  ; 6.024 ns                    ; 5.520 ns                  ; 3.353 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                    ;                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iCLK_50_4'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                                                                                                           ; To                                                                                                                                             ; From Clock                                             ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+-----------------------------+---------------------------+-------------------------+
; 1.281 ns  ; None                                          ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4 ; 2.595 ns                    ; 2.422 ns                  ; 1.141 ns                ;
; 1.430 ns  ; None                                          ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4 ; 2.595 ns                    ; 2.422 ns                  ; 0.992 ns                ;
; 17.899 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.887 ns                ;
; 17.911 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.785 ns                 ; 1.874 ns                ;
; 17.952 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.785 ns                 ; 1.833 ns                ;
; 18.070 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.716 ns                ;
; 18.372 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.414 ns                ;
; 18.519 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.267 ns                ;
; 18.560 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.226 ns                ;
; 18.647 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.139 ns                ;
; 18.653 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.133 ns                ;
; 18.653 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.133 ns                ;
; 18.762 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 1.024 ns                ;
; 18.789 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.997 ns                ;
; 18.790 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.996 ns                ;
; 18.906 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.785 ns                 ; 0.879 ns                ;
; 18.909 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.785 ns                 ; 0.876 ns                ;
; 18.916 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.870 ns                ;
; 18.923 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.863 ns                ;
; 18.924 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.862 ns                ;
; 18.954 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.832 ns                ;
; 18.955 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.831 ns                ;
; 18.960 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.826 ns                ;
; 18.999 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.787 ns                ;
; 19.006 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.780 ns                ;
; 19.075 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.787 ns                 ; 0.712 ns                ;
; 19.098 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.688 ns                ;
; 19.099 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.687 ns                ;
; 19.103 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.683 ns                ;
; 19.111 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.675 ns                ;
; 19.118 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.789 ns                 ; 0.671 ns                ;
; 19.221 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.565 ns                ;
; 19.221 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.565 ns                ;
; 19.226 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.560 ns                ;
; 19.240 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.546 ns                ;
; 19.246 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.540 ns                ;
; 19.247 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_writedata[0]                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.539 ns                ;
; 19.252 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.534 ns                ;
; 19.252 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_writedata[1]                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.534 ns                ;
; 19.255 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_clk_domain_synch_module:DE2_70_SOPC_reset_clk_domain_synch|data_in_d1                              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_clk_domain_synch_module:DE2_70_SOPC_reset_clk_domain_synch|data_out                                ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.531 ns                ;
; 19.379 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.407 ns                ;
; 19.379 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.407 ns                ;
; 19.379 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.407 ns                ;
; 19.379 ns ; Restricted to 420.17 MHz ( period = 2.38 ns ) ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; iCLK_50_4                                              ; iCLK_50_4 ; 20.000 ns                   ; 19.786 ns                 ; 0.407 ns                ;
+-----------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                                                      ; To                                                                                                                                                                                                       ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 115.13 MHz ( period = 8.686 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.129 ns                ;
; N/A                                     ; 118.54 MHz ( period = 8.436 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.232 ns                ;
; N/A                                     ; 120.88 MHz ( period = 8.273 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.067 ns                ;
; N/A                                     ; 122.68 MHz ( period = 8.151 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.947 ns                ;
; N/A                                     ; 123.37 MHz ( period = 8.106 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 123.85 MHz ( period = 8.074 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.809 ns                ;
; N/A                                     ; 123.89 MHz ( period = 8.072 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.868 ns                ;
; N/A                                     ; 124.63 MHz ( period = 8.024 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 125.19 MHz ( period = 7.988 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 125.36 MHz ( period = 7.977 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 125.90 MHz ( period = 7.943 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.99 MHz ( period = 7.937 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.733 ns                ;
; N/A                                     ; 126.44 MHz ( period = 7.909 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.709 ns                ;
; N/A                                     ; 127.98 MHz ( period = 7.814 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.608 ns                ;
; N/A                                     ; 128.49 MHz ( period = 7.783 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.574 ns                ;
; N/A                                     ; 128.60 MHz ( period = 7.776 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.575 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.568 ns                ;
; N/A                                     ; 129.12 MHz ( period = 7.745 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.544 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.368 ns                ;
; N/A                                     ; 133.37 MHz ( period = 7.498 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 134.17 MHz ( period = 7.453 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 134.43 MHz ( period = 7.439 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.236 ns                ;
; N/A                                     ; 134.73 MHz ( period = 7.422 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.210 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 135.01 MHz ( period = 7.407 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 135.32 MHz ( period = 7.390 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 136.54 MHz ( period = 7.324 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 136.65 MHz ( period = 7.318 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 137.29 MHz ( period = 7.284 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.075 ns                ;
; N/A                                     ; 137.44 MHz ( period = 7.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 137.76 MHz ( period = 7.259 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.054 ns                ;
; N/A                                     ; 137.84 MHz ( period = 7.255 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.051 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.046 ns                ;
; N/A                                     ; 138.05 MHz ( period = 7.244 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.043 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.022 ns                ;
; N/A                                     ; 139.18 MHz ( period = 7.185 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.986 ns                ;
; N/A                                     ; 139.28 MHz ( period = 7.180 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.981 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.950 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 142.41 MHz ( period = 7.022 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 142.51 MHz ( period = 7.017 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.82 MHz ( period = 7.002 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.803 ns                ;
; N/A                                     ; 142.82 MHz ( period = 7.002 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.803 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.784 ns                ;
; N/A                                     ; 144.55 MHz ( period = 6.918 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.710 ns                ;
; N/A                                     ; 146.22 MHz ( period = 6.839 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 146.22 MHz ( period = 6.839 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 146.54 MHz ( period = 6.824 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.621 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.578 ns                ;
; N/A                                     ; 147.73 MHz ( period = 6.769 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.529 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.494 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.494 ns                ;
; N/A                                     ; 150.04 MHz ( period = 6.665 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 150.13 MHz ( period = 6.661 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 150.33 MHz ( period = 6.652 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.449 ns                ;
; N/A                                     ; 151.70 MHz ( period = 6.592 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 152.58 MHz ( period = 6.554 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.351 ns                ;
; N/A                                     ; 153.09 MHz ( period = 6.532 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.329 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.329 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.323 ns                ;
; N/A                                     ; 153.87 MHz ( period = 6.499 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.291 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.284 ns                ;
; N/A                                     ; 156.47 MHz ( period = 6.391 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.186 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 159.26 MHz ( period = 6.279 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.076 ns                ;
; N/A                                     ; 162.05 MHz ( period = 6.171 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 163.51 MHz ( period = 6.116 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.911 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 166.69 MHz ( period = 5.999 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.762 ns                ;
; N/A                                     ; 168.32 MHz ( period = 5.941 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.736 ns                ;
; N/A                                     ; 168.32 MHz ( period = 5.941 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.736 ns                ;
; N/A                                     ; 169.46 MHz ( period = 5.901 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.693 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.647 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.647 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.647 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 172.12 MHz ( period = 5.810 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.607 ns                ;
; N/A                                     ; 173.79 MHz ( period = 5.754 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.653 ns                ;
; N/A                                     ; 177.09 MHz ( period = 5.647 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; 177.12 MHz ( period = 5.646 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.607 ns                ;
; N/A                                     ; 177.62 MHz ( period = 5.630 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.418 ns                ;
; N/A                                     ; 177.75 MHz ( period = 5.626 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.418 ns                ;
; N/A                                     ; 177.84 MHz ( period = 5.623 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.586 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.363 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 180.67 MHz ( period = 5.535 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.256 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; 185.43 MHz ( period = 5.393 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.187 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 186.60 MHz ( period = 5.359 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 186.60 MHz ( period = 5.359 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 186.60 MHz ( period = 5.359 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.086 ns                ;
; N/A                                     ; 189.36 MHz ( period = 5.281 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.077 ns                ;
; N/A                                     ; 189.47 MHz ( period = 5.278 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 189.68 MHz ( period = 5.272 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.033 ns                ;
; N/A                                     ; 192.94 MHz ( period = 5.183 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.971 ns                ;
; N/A                                     ; 193.76 MHz ( period = 5.161 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 193.76 MHz ( period = 5.161 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 193.76 MHz ( period = 5.161 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 193.76 MHz ( period = 5.161 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 193.76 MHz ( period = 5.161 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.949 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 194.63 MHz ( period = 5.138 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 195.39 MHz ( period = 5.118 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.912 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 199.64 MHz ( period = 5.009 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.797 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.764 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.757 ns                ;
; N/A                                     ; 202.43 MHz ( period = 4.940 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.733 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 208.29 MHz ( period = 4.801 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.590 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 209.34 MHz ( period = 4.777 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 209.69 MHz ( period = 4.769 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 209.69 MHz ( period = 4.769 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 210.17 MHz ( period = 4.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; 212.09 MHz ( period = 4.715 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 212.09 MHz ( period = 4.715 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 212.09 MHz ( period = 4.715 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 212.09 MHz ( period = 4.715 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 212.09 MHz ( period = 4.715 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 212.27 MHz ( period = 4.711 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 212.86 MHz ( period = 4.698 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 213.49 MHz ( period = 4.684 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.472 ns                ;
; N/A                                     ; 213.49 MHz ( period = 4.684 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.472 ns                ;
; N/A                                     ; 213.49 MHz ( period = 4.684 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[3][2]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.472 ns                ;
; N/A                                     ; 213.49 MHz ( period = 4.684 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[3][3]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.472 ns                ;
; N/A                                     ; 213.49 MHz ( period = 4.684 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[3][4]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.472 ns                ;
; N/A                                     ; 214.32 MHz ( period = 4.666 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 215.98 MHz ( period = 4.630 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.419 ns                ;
; N/A                                     ; 216.08 MHz ( period = 4.628 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.419 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.416 ns                ;
; N/A                                     ; 216.54 MHz ( period = 4.618 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; 216.54 MHz ( period = 4.618 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; 217.25 MHz ( period = 4.603 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.392 ns                ;
; N/A                                     ; 217.39 MHz ( period = 4.600 ns )                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.419 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 218.67 MHz ( period = 4.573 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.366 ns                ;
; N/A                                     ; 219.49 MHz ( period = 4.556 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.335 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; 221.98 MHz ( period = 4.505 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.272 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.272 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[3][2]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.272 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[3][3]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.272 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                          ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~UPDATEUSER'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                   ; To                                                     ; From Clock                      ; To Clock                        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~CLKDRUSER'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                      ; To                                                                        ; From Clock                     ; To Clock                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 378.50 MHz ( period = 2.642 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 403.06 MHz ( period = 2.481 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.265 ns                ;
; N/A   ; 422.12 MHz ( period = 2.369 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; 428.63 MHz ( period = 2.333 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.117 ns                ;
; N/A   ; 450.25 MHz ( period = 2.221 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; 460.83 MHz ( period = 2.170 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.954 ns                ;
; N/A   ; 468.16 MHz ( period = 2.136 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 473.26 MHz ( period = 2.113 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; 483.79 MHz ( period = 2.067 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; 485.20 MHz ( period = 2.061 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; 485.67 MHz ( period = 2.059 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; 487.09 MHz ( period = 2.053 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.837 ns                ;
; N/A   ; 490.20 MHz ( period = 2.040 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; 498.75 MHz ( period = 2.005 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.791 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.655 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.394 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.287 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.140 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.894 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.892 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.674 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10] ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11] ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.533 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sdram_pll:u7|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                        ; To                                                                                                                                                                                    ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                        ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                        ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|ex_read                                                                                                             ; Sdram_Control_4Port:u9|command:command1|ex_read                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|ex_write                                                                                                            ; Sdram_Control_4Port:u9|command:command1|ex_write                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                            ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                             ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                              ; Sdram_Control_4Port:u9|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                              ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|Write                                                                                                                                ; Sdram_Control_4Port:u9|Write                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                        ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                   ; Sdram_Control_4Port:u9|control_interface:control1|CMD_ACK                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|Write                                                                                                                                ; Sdram_Control_4Port:u8|Write                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                        ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                   ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                             ; Sdram_Control_4Port:u9|mWR_DONE                                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                               ; Sdram_Control_4Port:u9|IN_REQ                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|ST[0]                                                                                                                                ; Sdram_Control_4Port:u9|ST[0]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                             ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                               ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|mRD_DONE                                                                                                                             ; Sdram_Control_4Port:u9|mRD_DONE                                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|Read                                                                                                                                 ; Sdram_Control_4Port:u9|Read                                                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|Read                                                                                                                                 ; Sdram_Control_4Port:u8|Read                                                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                             ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|mWR                                                                                                                                  ; Sdram_Control_4Port:u9|mWR                                                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|mWR                                                                                                                                  ; Sdram_Control_4Port:u8|mWR                                                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u9|OUT_VALID                                                                                                                            ; Sdram_Control_4Port:u9|OUT_VALID                                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                            ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u8|command:command1|BA[1]                                                                                                               ; Sdram_Control_4Port:u8|BA[1]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u8|command:command1|BA[0]                                                                                                               ; Sdram_Control_4Port:u8|BA[0]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u9|command:command1|CS_N[0]                                                                                                             ; Sdram_Control_4Port:u9|CS_N[0]                                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u9|command:command1|BA[0]                                                                                                               ; Sdram_Control_4Port:u9|BA[0]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u8|command:command1|SA[10]                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u8|rRD2_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u8|rRD2_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u8|rRD1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u8|rRD1_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|WRITEA                                                                                                    ; Sdram_Control_4Port:u8|command:command1|do_writea                                                                                                                                     ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u9|rRD2_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[15]                                                                                                 ; Sdram_Control_4Port:u9|control_interface:control1|timer[15]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[15]                                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|timer[15]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.534 ns                                ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u9|rWR1_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u8|rWR1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u8|rWR1_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                            ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u9|rRD1_ADDR[22]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.548 ns                                ; Sdram_Control_4Port:u9|Pre_RD                                                                                                                               ; Sdram_Control_4Port:u9|CMD[1]                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.548 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[0]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|rp_done                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.550 ns                                ; Sdram_Control_4Port:u9|Pre_RD                                                                                                                               ; Sdram_Control_4Port:u9|CMD[0]                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.551 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.561 ns                                ; Sdram_Control_4Port:u9|command:command1|do_writea                                                                                                           ; Sdram_Control_4Port:u9|command:command1|SA[9]                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.563 ns                                ; Sdram_Control_4Port:u9|command:command1|do_writea                                                                                                           ; Sdram_Control_4Port:u9|command:command1|command_delay[7]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.579 ns                 ;
; 0.565 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.571 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.587 ns                 ;
; 0.571 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.587 ns                 ;
; 0.573 ns                                ; Sdram_Control_4Port:u8|command:command1|command_delay[0]                                                                                                    ; Sdram_Control_4Port:u8|command:command1|rp_shift[3]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.589 ns                 ;
; 0.623 ns                                ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                            ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[20]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.639 ns                 ;
; 0.646 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[18]                                                                                                 ; Sdram_Control_4Port:u8|command:command1|SA[10]                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.662 ns                 ;
; 0.646 ns                                ; Sdram_Control_4Port:u8|command:command1|SA[3]                                                                                                               ; Sdram_Control_4Port:u8|SA[3]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.662 ns                 ;
; 0.647 ns                                ; Sdram_Control_4Port:u8|command:command1|command_delay[6]                                                                                                    ; Sdram_Control_4Port:u8|command:command1|command_delay[5]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.663 ns                 ;
; 0.650 ns                                ; Sdram_Control_4Port:u9|command:command1|SA[7]                                                                                                               ; Sdram_Control_4Port:u9|SA[7]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.650 ns                                ; Sdram_Control_4Port:u9|command:command1|rp_shift[2]                                                                                                         ; Sdram_Control_4Port:u9|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; Sdram_Control_4Port:u9|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u9|command:command1|WE_N                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; Sdram_Control_4Port:u9|command:command1|SA[1]                                                                                                               ; Sdram_Control_4Port:u9|SA[1]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[6]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[5]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u9|command:command1|SA[4]                                                                                                               ; Sdram_Control_4Port:u9|SA[4]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[5]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[4]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[4]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[3]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[2]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[1]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.670 ns                                ; Sdram_Control_4Port:u9|command:command1|rw_shift[1]                                                                                                         ; Sdram_Control_4Port:u9|command:command1|rw_shift[0]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; Sdram_Control_4Port:u9|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u9|command:command1|SA[10]                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.671 ns                                ; Sdram_Control_4Port:u9|command:command1|rp_shift[3]                                                                                                         ; Sdram_Control_4Port:u9|command:command1|rp_shift[2]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns                                ; Sdram_Control_4Port:u9|command:command1|BA[1]                                                                                                               ; Sdram_Control_4Port:u9|BA[1]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.685 ns                 ;
; 0.678 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.682 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_address_reg7  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.741 ns                 ;
; 0.682 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_address_reg4  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.741 ns                 ;
; 0.684 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_address_reg3  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.743 ns                 ;
; 0.689 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.727 ns                 ;
; 0.690 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u8|command:command1|do_writea                                                                                                                                     ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.691 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_address_reg5  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.750 ns                 ;
; 0.692 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_address_reg6  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.751 ns                 ;
; 0.693 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_address_reg2  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.059 ns                   ; 0.752 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.712 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.713 ns                 ;
; 0.698 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.736 ns                 ;
; 0.700 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.718 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.733 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.734 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.742 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.735 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.738 ns                 ;
; 0.708 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.747 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.742 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.032 ns                   ; 0.744 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.731 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.061 ns                   ; 0.777 ns                 ;
; 0.717 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.733 ns                 ;
; 0.718 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.733 ns                 ;
; 0.719 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.734 ns                 ;
; 0.721 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.736 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.741 ns                 ;
; 0.726 ns                                ; Sdram_Control_4Port:u8|rRD2_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.743 ns                 ;
; 0.727 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.728 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[13]                                                                                            ; Sdram_Control_4Port:u9|control_interface:control1|INIT_REQ                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.742 ns                 ;
; 0.729 ns                                ; Sdram_Control_4Port:u8|rRD2_ADDR[19]                                                                                                                        ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.746 ns                 ;
; 0.732 ns                                ; Sdram_Control_4Port:u8|command:command1|do_refresh                                                                                                          ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.750 ns                 ;
; 0.735 ns                                ; Sdram_Control_4Port:u8|command:command1|do_refresh                                                                                                          ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.753 ns                 ;
; 0.736 ns                                ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u8|command:command1|rp_done                                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.750 ns                 ;
; 0.738 ns                                ; Sdram_Control_4Port:u8|rRD2_ADDR[16]                                                                                                                        ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                      ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.755 ns                 ;
; 0.738 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|rp_shift[2]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.752 ns                 ;
; 0.738 ns                                ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.752 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.753 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.753 ns                 ;
; 0.740 ns                                ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.754 ns                 ;
; 0.741 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.758 ns                 ;
; 0.741 ns                                ; Sdram_Control_4Port:u9|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u9|command:command1|rp_shift[3]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.755 ns                 ;
; 0.747 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[8]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.764 ns                 ;
; 0.752 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.765 ns                 ;
; 0.754 ns                                ; Sdram_Control_4Port:u9|command:command1|CAS_N                                                                                                               ; Sdram_Control_4Port:u9|CAS_N                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.772 ns                 ;
; 0.765 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                    ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.778 ns                 ;
; 0.773 ns                                ; Sdram_Control_4Port:u8|ST[2]                                                                                                                                ; Sdram_Control_4Port:u8|PM_STOP                                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.775 ns                                ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                             ; Sdram_Control_4Port:u8|CS_N[0]                                                                                                                                                        ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.789 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u9|command:command1|SA[9]                                                                                                               ; Sdram_Control_4Port:u9|SA[9]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.792 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[1]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[1]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[1]                                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|timer[1]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[7]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[7]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[9]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[9]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[11]                                                                                                 ; Sdram_Control_4Port:u9|control_interface:control1|timer[11]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[13]                                                                                                 ; Sdram_Control_4Port:u9|control_interface:control1|timer[13]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[13]                                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|timer[13]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[7]                                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|timer[7]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[9]                                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|timer[9]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[11]                                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|timer[11]                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.780 ns                                ; Sdram_Control_4Port:u9|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u9|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.781 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                     ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.787 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.788 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                     ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u8|command:command1|SA[6]                                                                                                               ; Sdram_Control_4Port:u8|SA[6]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[3]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[2]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u9|command:command1|command_delay[7]                                                                                                    ; Sdram_Control_4Port:u9|command:command1|command_delay[6]                                                                                                                              ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.811 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.812 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u9|command:command1|SA[3]                                                                                                               ; Sdram_Control_4Port:u9|SA[3]                                                                                                                                                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|rRD1_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[8]                                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[1]                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[1]                                                                                                                       ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u9|control_interface:control1|timer[0]                                                                                                  ; Sdram_Control_4Port:u9|control_interface:control1|timer[0]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|control_interface:control1|timer[0]                                                                                                  ; Sdram_Control_4Port:u8|control_interface:control1|timer[0]                                                                                                                            ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u8|command:command1|rw_shift[1]                                                                                                         ; Sdram_Control_4Port:u8|command:command1|rw_shift[0]                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                             ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u9|rRD2_ADDR[16]                                                                                                                        ; Sdram_Control_4Port:u9|rRD2_ADDR[16]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u9|rRD2_ADDR[18]                                                                                                                        ; Sdram_Control_4Port:u9|rRD2_ADDR[18]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u8|rRD1_ADDR[21]                                                                                                                        ; Sdram_Control_4Port:u8|rRD1_ADDR[21]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u9|command:command1|do_initial                                                                                                          ; Sdram_Control_4Port:u9|command:command1|oe4                                                                                                                                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u9|rWR1_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[8]                                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u8|rRD2_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u8|rRD2_ADDR[8]                                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                           ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u9|rRD1_ADDR[9]                                                                                                                         ; Sdram_Control_4Port:u9|rRD1_ADDR[9]                                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u9|rWR1_ADDR[9]                                                                                                                         ; Sdram_Control_4Port:u9|rWR1_ADDR[9]                                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u8|rWR1_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u8|rWR1_ADDR[8]                                                                                                                                                   ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u8|Pre_RD                                                                                                                               ; Sdram_Control_4Port:u8|CMD[0]                                                                                                                                                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u9|rRD1_ADDR[10]                                                                                                                        ; Sdram_Control_4Port:u9|rRD1_ADDR[10]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u9|rRD1_ADDR[12]                                                                                                                        ; Sdram_Control_4Port:u9|rRD1_ADDR[12]                                                                                                                                                  ; sdram_pll:u7|altpll:altpll_component|_clk0 ; sdram_pll:u7|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                         ;                                                                                                                                                                                       ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                            ; To                                                                                                                                                                                                                                                               ; From Clock                                             ; To Clock                                               ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|sync_timer[0]                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|sync_timer[0]                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|d1_debugack                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|d1_debugack                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[0]                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[0]                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[3]                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[3]                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|r_val                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|r_val                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|rx_char_ready                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|rx_char_ready                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|tx_ready                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|tx_ready                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|rx_overrun                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|rx_overrun                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|break_detect                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|break_detect                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|framing_error                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|framing_error                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|dcts_status_bit                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|dcts_status_bit                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|tx_overrun                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|tx_overrun                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                         ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                    ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|i_read~reg0                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|i_read~reg0                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[0]                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[0]                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_wait_counter[0]                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_wait_counter[0]                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_state.010                                                                                                                                   ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_state.010                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_arb_addend[1]                                                                                                                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_arb_addend[1]                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]                                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                   ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|pio_led_s1_arbitrator:the_pio_led_s1|d1_reasons_to_wait                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pio_led_s1_arbitrator:the_pio_led_s1|d1_reasons_to_wait                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_st_bypass_delayed_started                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_st_bypass_delayed_started                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; nios_tiggle_cnt[0]                                                                                                                                                                                                                                              ; nios_tiggle_cnt[0]                                                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[1]                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[1]                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[0]                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[0]                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                         ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_read~reg0                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; nios_tiggle_cnt[1]                                                                                                                                                                                                                                              ; nios_tiggle_cnt[1]                                                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; nios_tiggle_cnt[2]                                                                                                                                                                                                                                              ; nios_tiggle_cnt[2]                                                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_write~reg0                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[0]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_offset_field[0]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3]                                                                                                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[26]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[26]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9]                                                                                                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[7]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[7]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_actual_tag[4]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_tag[4]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[18]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[18]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_rot_mask[4]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot_mask[4]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|F_bht_ptr[1]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[1]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|F_bht_ptr[5]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[5]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[2]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[2]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot[1]                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_result[1]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[3]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[28]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[28]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[22]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_actual_tag[7]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_tag[7]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[17]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[17]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|F_bht_ptr[4]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[4]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot[17]                                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_result[17]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_src2_reg[20]                                                                                                                                                                                                            ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_st_data[20]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                                                                                                      ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|timer:the_timer|counter_snapshot[14]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|timer:the_timer|readdata[14]                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_rot[6]                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_shift_rot_result[6]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_pc_plus_one[9]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_extra_pc[9]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_ctrl_shift_rot                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_ctrl_shift_rot                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_starting                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_offset[0]                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[24]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[24]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_control_reg_rddata[2]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_control_reg_rddata[2]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|timer:the_timer|counter_snapshot[13]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|timer:the_timer|readdata[13]                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_br_cond_taken_history[4]                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_rd_data[29]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_data[29]                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_src2[27]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[27]                                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[10]                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|trc_ctrl_reg[5]                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_pcb[4]                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_pcb[4]                                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|F_bht_ptr[7]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[7]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_dc_xfer_wr_starting                                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[21]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[21]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_ienable_reg_irq1                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_control_reg_rddata[1]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7]                                                                                                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[2]                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[2]                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|cpu_instruction_master_read_data_valid_ssram_s1_shift_register[2]                                                                                            ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|cpu_instruction_master_read_data_valid_ssram_s1_shift_register[3]                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_bht_ptr[0]                                                                                                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_bht_ptr[0]                                                                                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                              ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_ipending_reg_irq0                                                                                                                                                                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_regs:the_uart_regs|tx_data[3]                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_control_reg_rddata[0]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_control_reg_rddata[0]                                                                                                                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|atm[4]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_13[4]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[8]                                                                                                                                              ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[7]                                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[3]                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[3]                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[4]                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[4]                                                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|atm[20]                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_13[20]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_st_data[15]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_writedata[15]~reg0                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                        ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|atm[32]                                                                                                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[32]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[23]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_src2[23]                                                                                                                                                                                                             ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|atm[6]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_13[6]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                        ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                                                        ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]                                                                                                                                    ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]                                                                                                                                     ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_70_SOPC:sopc_instance|timer:the_timer|internal_counter[31]                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|timer:the_timer|internal_counter[31]                                                                                                                                                                                                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_70_SOPC:sopc_instance|timer_stamp:the_timer_stamp|internal_counter[31]                                                                                                                                                                                      ; DE2_70_SOPC:sopc_instance|timer_stamp:the_timer_stamp|internal_counter[31]                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                                                                                                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[13]                                                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|trc_ctrl_reg[8]                                                                                                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mem_byte_en[0]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_byteenable[0]~reg0                                                                                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|atm[2]                                                                                                                                      ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_13[2]                                                                                                                                       ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_result[31]                                                                                                                                                                                                          ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|A_mul_result[31]                                                                                                                                                                                                           ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_src2[23]                                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_src2[23]                                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|cpu_data_master_read_data_valid_ssram_s1_shift_register[1]                                                                                                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|cpu_data_master_read_data_valid_ssram_s1_shift_register[2]                                                                                                    ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_br_cond_taken_history[3]                                                                                                                                                                                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|M_br_cond_taken_history[4]                                                                                                                                                                                                 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|D_pc[10]                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|E_pcb[12]                                                                                                                                                                                                                  ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                  ;                                                        ;                                                        ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                                                   ; From Clock                               ; To Clock                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                              ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; VGA_Controller:u1|H_Cont[12]                                                                                                                               ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.552 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.555 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.559 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.672 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                               ; VGA_Controller:u1|oRequest                                                                                                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.674 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.690 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.729 ns                 ;
; 0.695 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.711 ns                 ;
; 0.700 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.739 ns                 ;
; 0.708 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.723 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.748 ns                 ;
; 0.789 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.807 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                               ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.825 ns                 ;
; 0.813 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                               ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.821 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.830 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.830 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.831 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.837 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                               ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.840 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; VGA_Controller:u1|V_Cont[12]                                                                                                                               ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                               ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.848 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.853 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.857 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.860 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.894 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.908 ns                 ;
; 0.920 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.935 ns                 ;
; 0.943 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.981 ns                 ;
; 0.943 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.981 ns                 ;
; 0.946 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.970 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg5 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 0.997 ns                 ;
; 0.950 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.988 ns                 ;
; 0.952 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.990 ns                 ;
; 0.952 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.990 ns                 ;
; 0.952 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.976 ns                 ;
; 0.953 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.991 ns                 ;
; 0.955 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.979 ns                 ;
; 0.957 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.996 ns                 ;
; 0.957 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.981 ns                 ;
; 0.962 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg6 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 0.995 ns                 ;
; 0.963 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.987 ns                 ;
; 0.964 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.003 ns                 ;
; 0.964 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.988 ns                 ;
; 0.967 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.985 ns                 ;
; 0.968 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.984 ns                 ;
; 0.968 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.992 ns                 ;
; 0.969 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg1 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.019 ns                 ;
; 0.969 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.993 ns                 ;
; 0.970 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 0.995 ns                 ;
; 0.972 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.986 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.022 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.011 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.001 ns                 ;
; 0.979 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.003 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.025 ns                   ; 1.012 ns                 ;
; 0.990 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.006 ns                 ;
; 0.999 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg1 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.032 ns                 ;
; 1.006 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.030 ns                 ;
; 1.013 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.029 ns                 ;
; 1.084 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.108 ns                 ;
; 1.118 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.142 ns                 ;
; 1.119 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.140 ns                 ;
; 1.126 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.150 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.216 ns                 ;
; 1.187 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.190 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.192 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.230 ns                 ;
; 1.193 ns                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                               ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.196 ns                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                               ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.199 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.199 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.200 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.200 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.200 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.200 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.201 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.209 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.213 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.229 ns                 ;
; 1.214 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.215 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.248 ns                 ;
; 1.219 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg6 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.269 ns                 ;
; 1.220 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.236 ns                 ;
; 1.221 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg7 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.271 ns                 ;
; 1.221 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg3 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.271 ns                 ;
; 1.224 ns                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                               ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.227 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.243 ns                 ;
; 1.228 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.229 ns                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.231 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                               ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.234 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.235 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.253 ns                 ;
; 1.239 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.240 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg2 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.290 ns                 ;
; 1.241 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.257 ns                 ;
; 1.242 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg7 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.275 ns                 ;
; 1.247 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.263 ns                 ;
; 1.248 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.262 ns                 ;
; 1.248 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.264 ns                 ;
; 1.258 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.274 ns                 ;
; 1.261 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.277 ns                 ;
; 1.262 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.264 ns                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                               ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.264 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.265 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg4 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.298 ns                 ;
; 1.267 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.267 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.270 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg2 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.303 ns                 ;
; 1.270 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.270 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.271 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.271 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.271 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.271 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.272 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.280 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.296 ns                 ;
; 1.282 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~porta_address_reg4 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.050 ns                   ; 1.332 ns                 ;
; 1.284 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~porta_address_reg5 ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.033 ns                   ; 1.317 ns                 ;
; 1.284 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.300 ns                 ;
; 1.289 ns                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.305 ns                 ;
; 1.291 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.307 ns                 ;
; 1.295 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.298 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.314 ns                 ;
; 1.299 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.302 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                               ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.303 ns                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.303 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.305 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.321 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                                                      ;                                          ;                                          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'GPIO_CLKIN_N1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                         ; To                                                                                                                                                                                    ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.528 ns                                ; RAW2RGB:u4|wData0_d1[11]                                                                                                                                     ; RAW2RGB:u4|rBlue[11]                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; RAW2RGB:u4|wData0_d1[4]                                                                                                                                      ; RAW2RGB:u4|rBlue[4]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; RAW2RGB:u4|wData0_d1[8]                                                                                                                                      ; RAW2RGB:u4|wData0_d2[8]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; RAW2RGB:u4|wData0_d1[8]                                                                                                                                      ; RAW2RGB:u4|rBlue[8]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; tiggle_cnt[3]                                                                                                                                                ; tiggle_cnt[3]                                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; RAW2RGB:u4|wData2_d1[2]                                                                                                                                      ; RAW2RGB:u4|wData2_d2[2]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.543 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.647 ns                                ; RAW2RGB:u4|rDval                                                                                                                                             ; RAW2RGB:u4|oDval                                                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.663 ns                 ;
; 0.649 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[20]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a20~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.698 ns                 ;
; 0.658 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[18]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a18~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.658 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a14~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; RAW2RGB:u4|wData0_d1[9]                                                                                                                                      ; RAW2RGB:u4|rBlue[9]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.014 ns                   ; 0.679 ns                 ;
; 0.666 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[1]                             ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a1~porta_datain_reg1                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.715 ns                 ;
; 0.666 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a16~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.715 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.671 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.014 ns                   ; 0.685 ns                 ;
; 0.672 ns                                ; RAW2RGB:u4|wData1_d1[6]                                                                                                                                      ; RAW2RGB:u4|wData1_d2[6]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.673 ns                                ; RAW2RGB:u4|wData0_d1[2]                                                                                                                                      ; RAW2RGB:u4|wData0_d2[2]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.673 ns                                ; RAW2RGB:u4|wData1_d1[8]                                                                                                                                      ; RAW2RGB:u4|wData1_d2[8]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.690 ns                 ;
; 0.678 ns                                ; RAW2RGB:u4|wData0_d1[9]                                                                                                                                      ; RAW2RGB:u4|wData0_d2[9]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.707 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.014 ns                   ; 0.721 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.018 ns                   ; 0.734 ns                 ;
; 0.719 ns                                ; RAW2RGB:u4|wData1_d1[6]                                                                                                                                      ; RAW2RGB:u4|rRed[6]                                                                                                                                                                    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.735 ns                 ;
; 0.727 ns                                ; RAW2RGB:u4|wData1_d1[11]                                                                                                                                     ; RAW2RGB:u4|rRed[11]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.728 ns                                ; RAW2RGB:u4|wData2_d1[8]                                                                                                                                      ; RAW2RGB:u4|wData2_d2[8]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.745 ns                 ;
; 0.730 ns                                ; RAW2RGB:u4|wData1_d1[9]                                                                                                                                      ; RAW2RGB:u4|rRed[9]                                                                                                                                                                    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; RAW2RGB:u4|wData2_d1[3]                                                                                                                                      ; RAW2RGB:u4|wData2_d2[3]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.015 ns                   ; 0.759 ns                 ;
; 0.781 ns                                ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.785 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.800 ns                                ; RAW2RGB:u4|wData1_d2[11]                                                                                                                                     ; RAW2RGB:u4|rGreen[12]                                                                                                                                                                 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; RAW2RGB:u4|wData1_d2[3]                                                                                                                                      ; RAW2RGB:u4|rGreen[4]                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; tiggle_cnt[1]                                                                                                                                                ; tiggle_cnt[1]                                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.014 ns                   ; 0.820 ns                 ;
; 0.806 ns                                ; RAW2RGB:u4|wData0_d1[10]                                                                                                                                     ; RAW2RGB:u4|rBlue[10]                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.811 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.014 ns                   ; 0.825 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[8]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[8]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[6]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[6]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[4]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[4]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[1]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[1]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; RAW2RGB:u4|wData1_d2[4]                                                                                                                                      ; RAW2RGB:u4|rGreen[5]                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.827 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.830 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                        ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.835 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; RAW2RGB:u4|wData1_d1[2]                                                                                                                                      ; RAW2RGB:u4|wData1_d2[2]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.836 ns                                ; tiggle_cnt[2]                                                                                                                                                ; tiggle_cnt[2]                                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; RAW2RGB:u4|wData0_d1[5]                                                                                                                                      ; RAW2RGB:u4|rBlue[5]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; tiggle_cnt[0]                                                                                                                                                ; tiggle_cnt[0]                                                                                                                                                                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.842 ns                                ; RAW2RGB:u4|wData0_d1[10]                                                                                                                                     ; RAW2RGB:u4|wData0_d2[10]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.017 ns                   ; 0.859 ns                 ;
; 0.842 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.844 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.014 ns                   ; 0.858 ns                 ;
; 0.846 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[3]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; RAW2RGB:u4|wData0_d1[7]                                                                                                                                      ; RAW2RGB:u4|wData0_d2[7]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; RAW2RGB:u4|wData0_d1[7]                                                                                                                                      ; RAW2RGB:u4|rBlue[7]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.849 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[2]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[2]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[0]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.851 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.853 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[7]                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.855 ns                                ; RAW2RGB:u4|wData1_d1[11]                                                                                                                                     ; RAW2RGB:u4|wData1_d2[11]                                                                                                                                                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.867 ns                                ; RAW2RGB:u4|wData2_d1[7]                                                                                                                                      ; RAW2RGB:u4|rBlue[7]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.873 ns                                ; RAW2RGB:u4|wData2_d1[7]                                                                                                                                      ; RAW2RGB:u4|wData2_d2[7]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.889 ns                 ;
; 0.889 ns                                ; RAW2RGB:u4|wData2_d1[6]                                                                                                                                      ; RAW2RGB:u4|rBlue[6]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.905 ns                 ;
; 0.895 ns                                ; RAW2RGB:u4|wData2_d1[6]                                                                                                                                      ; RAW2RGB:u4|wData2_d2[6]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.911 ns                 ;
; 0.903 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a12~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.952 ns                 ;
; 0.903 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[22]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a22~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.049 ns                   ; 0.952 ns                 ;
; 0.918 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a14~porta_datain_reg0                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.073 ns                   ; 0.991 ns                 ;
; 0.922 ns                                ; RAW2RGB:u4|wData2_d2[3]                                                                                                                                      ; RAW2RGB:u4|rGreen[4]                                                                                                                                                                  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.938 ns                 ;
; 0.928 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.018 ns                   ; 0.946 ns                 ;
; 0.929 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[1]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a22~portb_address_reg1                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 0.988 ns                 ;
; 0.935 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a10~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.063 ns                   ; 0.998 ns                 ;
; 0.938 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.078 ns                   ; 1.016 ns                 ;
; 0.941 ns                                ; RAW2RGB:u4|wData2_d1[10]                                                                                                                                     ; RAW2RGB:u4|rRed[10]                                                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.015 ns                   ; 0.956 ns                 ;
; 0.942 ns                                ; RAW2RGB:u4|wData0_d1[3]                                                                                                                                      ; RAW2RGB:u4|wData0_d2[3]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.015 ns                   ; 0.957 ns                 ;
; 0.943 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[23]                            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a11~porta_datain_reg1                             ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.035 ns                   ; 0.978 ns                 ;
; 0.946 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a22~portb_address_reg9                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 1.005 ns                 ;
; 0.948 ns                                ; RAW2RGB:u4|wData2_d1[2]                                                                                                                                      ; RAW2RGB:u4|rRed[2]                                                                                                                                                                    ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.964 ns                 ;
; 0.950 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a22~portb_address_reg5                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 1.009 ns                 ;
; 0.954 ns                                ; RAW2RGB:u4|wData1_d1[3]                                                                                                                                      ; RAW2RGB:u4|wData1_d2[3]                                                                                                                                                               ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.015 ns                   ; 0.969 ns                 ;
; 0.956 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a2~porta_datain_reg1                              ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.036 ns                   ; 0.992 ns                 ;
; 0.958 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.019 ns                   ; 0.977 ns                 ;
; 0.958 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[2]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a22~portb_address_reg2                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 1.017 ns                 ;
; 0.963 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.019 ns                   ; 0.982 ns                 ;
; 0.963 ns                                ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.016 ns                   ; 0.979 ns                 ;
; 0.971 ns                                ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.019 ns                   ; 0.990 ns                 ;
; 0.974 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[9]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a22~porta_address_reg9                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.031 ns                   ; 1.005 ns                 ;
; 0.978 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[5]                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a22~porta_address_reg5                            ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.031 ns                   ; 1.009 ns                 ;
; 0.979 ns                                ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|cntr_3rf:cntr1|safe_q[10]                                      ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_jkn:auto_generated|altsyncram_im81:altsyncram2|ram_block3a22~portb_address_reg10                           ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; 0.000 ns                   ; 0.059 ns                   ; 1.038 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                          ;                                                                                                                                                                                       ;               ;               ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'iCLK_50'                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -2.789 ns                               ; I2C_CCD_Config:u10|senosr_exposure[6]               ; I2C_CCD_Config:u10|mI2C_DATA[6]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.024 ns                   ; 1.235 ns                 ;
; -2.779 ns                               ; I2C_CCD_Config:u10|senosr_exposure[9]               ; I2C_CCD_Config:u10|mI2C_DATA[9]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.024 ns                   ; 1.245 ns                 ;
; -2.774 ns                               ; I2C_CCD_Config:u10|senosr_exposure[7]               ; I2C_CCD_Config:u10|mI2C_DATA[7]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.024 ns                   ; 1.250 ns                 ;
; -2.772 ns                               ; I2C_CCD_Config:u10|senosr_exposure[12]              ; I2C_CCD_Config:u10|mI2C_DATA[12]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.024 ns                   ; 1.252 ns                 ;
; -2.762 ns                               ; I2C_CCD_Config:u10|senosr_exposure[14]              ; I2C_CCD_Config:u10|mI2C_DATA[14]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.024 ns                   ; 1.262 ns                 ;
; -2.746 ns                               ; I2C_CCD_Config:u10|senosr_exposure[3]               ; I2C_CCD_Config:u10|mI2C_DATA[3]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.024 ns                   ; 1.278 ns                 ;
; -2.535 ns                               ; I2C_CCD_Config:u10|senosr_exposure[11]              ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.028 ns                   ; 1.493 ns                 ;
; -2.244 ns                               ; I2C_CCD_Config:u10|senosr_exposure[15]              ; I2C_CCD_Config:u10|mI2C_DATA[15]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.028 ns                   ; 1.784 ns                 ;
; -2.239 ns                               ; I2C_CCD_Config:u10|senosr_exposure[13]              ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.028 ns                   ; 1.789 ns                 ;
; -1.868 ns                               ; I2C_CCD_Config:u10|senosr_exposure[10]              ; I2C_CCD_Config:u10|mI2C_DATA[10]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.031 ns                   ; 2.163 ns                 ;
; -1.648 ns                               ; I2C_CCD_Config:u10|senosr_exposure[5]               ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.028 ns                   ; 2.380 ns                 ;
; -1.506 ns                               ; I2C_CCD_Config:u10|senosr_exposure[8]               ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.034 ns                   ; 2.528 ns                 ;
; -1.148 ns                               ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|mI2C_DATA[1]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.895 ns                   ; 2.747 ns                 ;
; -1.134 ns                               ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|mI2C_DATA[2]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.895 ns                   ; 2.761 ns                 ;
; -1.086 ns                               ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|mI2C_DATA[0]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.887 ns                   ; 2.801 ns                 ;
; -1.054 ns                               ; I2C_CCD_Config:u10|senosr_exposure[4]               ; I2C_CCD_Config:u10|mI2C_DATA[4]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.023 ns                   ; 2.969 ns                 ;
; -0.924 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 2.961 ns                 ;
; -0.924 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 2.961 ns                 ;
; -0.924 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 2.961 ns                 ;
; -0.924 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 2.961 ns                 ;
; -0.896 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 2.989 ns                 ;
; -0.896 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 2.989 ns                 ;
; -0.896 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 2.989 ns                 ;
; -0.896 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 2.989 ns                 ;
; -0.713 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.172 ns                 ;
; -0.713 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.172 ns                 ;
; -0.713 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.172 ns                 ;
; -0.713 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.172 ns                 ;
; -0.713 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.172 ns                 ;
; -0.713 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.172 ns                 ;
; -0.685 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.200 ns                 ;
; -0.685 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.200 ns                 ;
; -0.685 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.200 ns                 ;
; -0.685 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.200 ns                 ;
; -0.685 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.200 ns                 ;
; -0.685 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.885 ns                   ; 3.200 ns                 ;
; -0.572 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.718 ns                 ;
; -0.572 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.718 ns                 ;
; -0.572 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.718 ns                 ;
; -0.572 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.718 ns                 ;
; -0.518 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.772 ns                 ;
; -0.518 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.772 ns                 ;
; -0.518 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.772 ns                 ;
; -0.518 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.772 ns                 ;
; -0.491 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.397 ns                 ;
; -0.491 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.397 ns                 ;
; -0.491 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.397 ns                 ;
; -0.491 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.397 ns                 ;
; -0.491 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.397 ns                 ;
; -0.491 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.397 ns                 ;
; -0.491 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.397 ns                 ;
; -0.491 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.397 ns                 ;
; -0.463 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.425 ns                 ;
; -0.463 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.425 ns                 ;
; -0.463 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.425 ns                 ;
; -0.463 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.425 ns                 ;
; -0.463 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.425 ns                 ;
; -0.463 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.425 ns                 ;
; -0.463 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.425 ns                 ;
; -0.463 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.888 ns                   ; 3.425 ns                 ;
; -0.451 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.441 ns                 ;
; -0.451 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.441 ns                 ;
; -0.451 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.441 ns                 ;
; -0.451 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.441 ns                 ;
; -0.451 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.441 ns                 ;
; -0.451 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.441 ns                 ;
; -0.423 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.469 ns                 ;
; -0.423 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.469 ns                 ;
; -0.423 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.469 ns                 ;
; -0.423 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.469 ns                 ;
; -0.423 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.469 ns                 ;
; -0.423 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.469 ns                 ;
; -0.361 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.929 ns                 ;
; -0.361 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.929 ns                 ;
; -0.361 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.929 ns                 ;
; -0.361 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.929 ns                 ;
; -0.361 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.929 ns                 ;
; -0.361 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.929 ns                 ;
; -0.340 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.315 ns                 ;
; -0.340 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.315 ns                 ;
; -0.340 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.315 ns                 ;
; -0.340 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.315 ns                 ;
; -0.330 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.960 ns                 ;
; -0.330 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.960 ns                 ;
; -0.330 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.960 ns                 ;
; -0.330 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.960 ns                 ;
; -0.311 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.979 ns                 ;
; -0.311 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.979 ns                 ;
; -0.311 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.979 ns                 ;
; -0.311 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.979 ns                 ;
; -0.307 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.983 ns                 ;
; -0.307 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.983 ns                 ;
; -0.307 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.983 ns                 ;
; -0.307 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.983 ns                 ;
; -0.307 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.983 ns                 ;
; -0.307 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.983 ns                 ;
; -0.294 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.996 ns                 ;
; -0.294 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.996 ns                 ;
; -0.294 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.996 ns                 ;
; -0.294 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 3.996 ns                 ;
; -0.204 ns                               ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.086 ns                 ;
; -0.204 ns                               ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.086 ns                 ;
; -0.204 ns                               ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.086 ns                 ;
; -0.204 ns                               ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.086 ns                 ;
; -0.180 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.712 ns                 ;
; -0.180 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[19]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.712 ns                 ;
; -0.180 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[18]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.712 ns                 ;
; -0.180 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.712 ns                 ;
; -0.180 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[17]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.712 ns                 ;
; -0.180 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[23]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.712 ns                 ;
; -0.180 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[15]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.712 ns                 ;
; -0.180 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.712 ns                 ;
; -0.179 ns                               ; I2C_CCD_Config:u10|combo_cnt[11]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.476 ns                 ;
; -0.179 ns                               ; I2C_CCD_Config:u10|combo_cnt[11]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.476 ns                 ;
; -0.179 ns                               ; I2C_CCD_Config:u10|combo_cnt[11]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.476 ns                 ;
; -0.179 ns                               ; I2C_CCD_Config:u10|combo_cnt[11]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.476 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.740 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[19]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.740 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[18]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.740 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.740 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[17]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.740 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[23]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.740 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[15]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.740 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.892 ns                   ; 3.740 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|combo_cnt[9]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.503 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|combo_cnt[9]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.503 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|combo_cnt[9]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.503 ns                 ;
; -0.152 ns                               ; I2C_CCD_Config:u10|combo_cnt[9]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.503 ns                 ;
; -0.139 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.154 ns                 ;
; -0.139 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.154 ns                 ;
; -0.139 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.154 ns                 ;
; -0.139 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.154 ns                 ;
; -0.139 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.154 ns                 ;
; -0.139 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.154 ns                 ;
; -0.139 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.154 ns                 ;
; -0.139 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.154 ns                 ;
; -0.129 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.526 ns                 ;
; -0.129 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.526 ns                 ;
; -0.129 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.526 ns                 ;
; -0.129 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.526 ns                 ;
; -0.129 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.526 ns                 ;
; -0.129 ns                               ; I2C_CCD_Config:u10|combo_cnt[8]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.655 ns                   ; 4.526 ns                 ;
; -0.119 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.171 ns                 ;
; -0.119 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.171 ns                 ;
; -0.119 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.171 ns                 ;
; -0.119 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.171 ns                 ;
; -0.119 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.171 ns                 ;
; -0.119 ns                               ; I2C_CCD_Config:u10|combo_cnt[14]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.171 ns                 ;
; -0.100 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.190 ns                 ;
; -0.100 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.190 ns                 ;
; -0.100 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.190 ns                 ;
; -0.100 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.190 ns                 ;
; -0.100 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.190 ns                 ;
; -0.100 ns                               ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.190 ns                 ;
; -0.099 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.198 ns                 ;
; -0.099 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.198 ns                 ;
; -0.099 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.198 ns                 ;
; -0.099 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.198 ns                 ;
; -0.099 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.198 ns                 ;
; -0.099 ns                               ; I2C_CCD_Config:u10|combo_cnt[13]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.198 ns                 ;
; -0.096 ns                               ; I2C_CCD_Config:u10|combo_cnt[16]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.194 ns                 ;
; -0.096 ns                               ; I2C_CCD_Config:u10|combo_cnt[16]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.194 ns                 ;
; -0.096 ns                               ; I2C_CCD_Config:u10|combo_cnt[16]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.194 ns                 ;
; -0.096 ns                               ; I2C_CCD_Config:u10|combo_cnt[16]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.194 ns                 ;
; -0.085 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.208 ns                 ;
; -0.085 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.208 ns                 ;
; -0.085 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.208 ns                 ;
; -0.085 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.208 ns                 ;
; -0.085 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.208 ns                 ;
; -0.085 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.208 ns                 ;
; -0.085 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.208 ns                 ;
; -0.085 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.293 ns                   ; 4.208 ns                 ;
; -0.083 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.207 ns                 ;
; -0.083 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.207 ns                 ;
; -0.083 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.207 ns                 ;
; -0.083 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.207 ns                 ;
; -0.083 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.207 ns                 ;
; -0.083 ns                               ; I2C_CCD_Config:u10|combo_cnt[15]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.207 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.252 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.252 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.252 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.252 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.252 ns                 ;
; -0.045 ns                               ; I2C_CCD_Config:u10|combo_cnt[19]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.297 ns                   ; 4.252 ns                 ;
; -0.001 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[21]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.897 ns                 ;
; -0.001 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[20]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.897 ns                 ;
; -0.001 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.897 ns                 ;
; -0.001 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[22]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.897 ns                 ;
; -0.001 ns                               ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[16]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.897 ns                 ;
; 0.007 ns                                ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.297 ns                 ;
; 0.007 ns                                ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.297 ns                 ;
; 0.007 ns                                ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.297 ns                 ;
; 0.007 ns                                ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.297 ns                 ;
; 0.007 ns                                ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.297 ns                 ;
; 0.007 ns                                ; I2C_CCD_Config:u10|combo_cnt[17]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 4.290 ns                   ; 4.297 ns                 ;
; 0.027 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[21]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.925 ns                 ;
; 0.027 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[20]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.925 ns                 ;
; 0.027 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.925 ns                 ;
; 0.027 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[22]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.925 ns                 ;
; 0.027 ns                                ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[16]            ; iCLK_50    ; iCLK_50  ; 0.000 ns                   ; 3.898 ns                   ; 3.925 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                             ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'iCLK_50_4'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                                                           ; To                                                                                                                                             ; From Clock                                             ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_clk_domain_synch_module:DE2_70_SOPC_reset_clk_domain_synch|data_in_d1                              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_reset_clk_domain_synch_module:DE2_70_SOPC_reset_clk_domain_synch|data_out                                ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.518 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_writedata[1]                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.523 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_writedata[0]                                                      ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.530 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.544 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.549 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.652 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.019 ns                   ; 0.671 ns                 ;
; 0.659 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.667 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.671 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.695 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.017 ns                   ; 0.712 ns                 ;
; 0.764 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.780 ns                 ;
; 0.771 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.810 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.815 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.846 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write_done              ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.854 ns      ; DE2_70_SOPC:sopc_instance|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.861 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.015 ns                   ; 0.876 ns                 ;
; 0.864 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.015 ns                   ; 0.879 ns                 ;
; 0.980 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.996 ns                 ;
; 0.981 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|prev_reset                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 0.997 ns                 ;
; 1.008 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.024 ns                 ;
; 1.117 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[1]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.133 ns                 ;
; 1.117 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|slave_readdata_p1[0]                                                     ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.133 ns                 ;
; 1.123 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.010               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_read_done               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.139 ns                 ;
; 1.210 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.226 ns                 ;
; 1.251 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1  ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.267 ns                 ;
; 1.398 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[3]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.414 ns                 ;
; 1.700 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.716 ns                 ;
; 1.818 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_write                   ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.015 ns                   ; 1.833 ns                 ;
; 1.859 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]             ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_master_FSM:master_FSM|master_state.001               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.015 ns                   ; 1.874 ns                 ;
; 1.871 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|master_address[2]                                                        ; DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg                                                                                               ; iCLK_50_4                                              ; iCLK_50_4 ; 0.000 ns                   ; 0.016 ns                   ; 1.887 ns                 ;
; 8.340 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request               ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4 ; -7.405 ns                  ; -7.348 ns                  ; 0.992 ns                 ;
; 8.489 ns      ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request              ; DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1              ; DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 ; iCLK_50_4 ; -7.405 ns                  ; -7.348 ns                  ; 1.141 ns                 ;
+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                                                         ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; -0.395 ns                               ; 1.000 ns                                            ; 1.395 ns   ; DRAM_DQ[31]                  ; Sdram_Control_4Port:u9|mDATAOUT[15]                                                                                                        ; iCLK_50                      ;
; -0.395 ns                               ; 1.000 ns                                            ; 1.395 ns   ; DRAM_DQ[30]                  ; Sdram_Control_4Port:u9|mDATAOUT[14]                                                                                                        ; iCLK_50                      ;
; -0.382 ns                               ; 1.000 ns                                            ; 1.382 ns   ; DRAM_DQ[28]                  ; Sdram_Control_4Port:u9|mDATAOUT[12]                                                                                                        ; iCLK_50                      ;
; -0.382 ns                               ; 1.000 ns                                            ; 1.382 ns   ; DRAM_DQ[27]                  ; Sdram_Control_4Port:u9|mDATAOUT[11]                                                                                                        ; iCLK_50                      ;
; -0.375 ns                               ; 1.000 ns                                            ; 1.375 ns   ; DRAM_DQ[29]                  ; Sdram_Control_4Port:u9|mDATAOUT[13]                                                                                                        ; iCLK_50                      ;
; -0.365 ns                               ; 1.000 ns                                            ; 1.365 ns   ; DRAM_DQ[1]                   ; Sdram_Control_4Port:u8|mDATAOUT[1]                                                                                                         ; iCLK_50                      ;
; -0.365 ns                               ; 1.000 ns                                            ; 1.365 ns   ; DRAM_DQ[0]                   ; Sdram_Control_4Port:u8|mDATAOUT[0]                                                                                                         ; iCLK_50                      ;
; -0.361 ns                               ; 1.000 ns                                            ; 1.361 ns   ; DRAM_DQ[3]                   ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                         ; iCLK_50                      ;
; -0.361 ns                               ; 1.000 ns                                            ; 1.361 ns   ; DRAM_DQ[24]                  ; Sdram_Control_4Port:u9|mDATAOUT[8]                                                                                                         ; iCLK_50                      ;
; -0.361 ns                               ; 1.000 ns                                            ; 1.361 ns   ; DRAM_DQ[4]                   ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                         ; iCLK_50                      ;
; -0.361 ns                               ; 1.000 ns                                            ; 1.361 ns   ; DRAM_DQ[25]                  ; Sdram_Control_4Port:u9|mDATAOUT[9]                                                                                                         ; iCLK_50                      ;
; -0.351 ns                               ; 1.000 ns                                            ; 1.351 ns   ; DRAM_DQ[26]                  ; Sdram_Control_4Port:u9|mDATAOUT[10]                                                                                                        ; iCLK_50                      ;
; -0.351 ns                               ; 1.000 ns                                            ; 1.351 ns   ; DRAM_DQ[2]                   ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                         ; iCLK_50                      ;
; -0.341 ns                               ; 1.000 ns                                            ; 1.341 ns   ; DRAM_DQ[5]                   ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                         ; iCLK_50                      ;
; -0.335 ns                               ; 1.000 ns                                            ; 1.335 ns   ; DRAM_DQ[22]                  ; Sdram_Control_4Port:u9|mDATAOUT[6]                                                                                                         ; iCLK_50                      ;
; -0.335 ns                               ; 1.000 ns                                            ; 1.335 ns   ; DRAM_DQ[21]                  ; Sdram_Control_4Port:u9|mDATAOUT[5]                                                                                                         ; iCLK_50                      ;
; -0.335 ns                               ; 1.000 ns                                            ; 1.335 ns   ; DRAM_DQ[19]                  ; Sdram_Control_4Port:u9|mDATAOUT[3]                                                                                                         ; iCLK_50                      ;
; -0.333 ns                               ; 1.000 ns                                            ; 1.333 ns   ; DRAM_DQ[23]                  ; Sdram_Control_4Port:u9|mDATAOUT[7]                                                                                                         ; iCLK_50                      ;
; -0.332 ns                               ; 1.000 ns                                            ; 1.332 ns   ; DRAM_DQ[7]                   ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                         ; iCLK_50                      ;
; -0.332 ns                               ; 1.000 ns                                            ; 1.332 ns   ; DRAM_DQ[6]                   ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                         ; iCLK_50                      ;
; -0.327 ns                               ; 1.000 ns                                            ; 1.327 ns   ; DRAM_DQ[10]                  ; Sdram_Control_4Port:u8|mDATAOUT[10]                                                                                                        ; iCLK_50                      ;
; -0.327 ns                               ; 1.000 ns                                            ; 1.327 ns   ; DRAM_DQ[9]                   ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                         ; iCLK_50                      ;
; -0.325 ns                               ; 1.000 ns                                            ; 1.325 ns   ; DRAM_DQ[20]                  ; Sdram_Control_4Port:u9|mDATAOUT[4]                                                                                                         ; iCLK_50                      ;
; -0.321 ns                               ; 1.000 ns                                            ; 1.321 ns   ; DRAM_DQ[14]                  ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                        ; iCLK_50                      ;
; -0.321 ns                               ; 1.000 ns                                            ; 1.321 ns   ; DRAM_DQ[15]                  ; Sdram_Control_4Port:u8|mDATAOUT[15]                                                                                                        ; iCLK_50                      ;
; -0.321 ns                               ; 1.000 ns                                            ; 1.321 ns   ; DRAM_DQ[13]                  ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                        ; iCLK_50                      ;
; -0.319 ns                               ; 1.000 ns                                            ; 1.319 ns   ; DRAM_DQ[18]                  ; Sdram_Control_4Port:u9|mDATAOUT[2]                                                                                                         ; iCLK_50                      ;
; -0.316 ns                               ; 1.000 ns                                            ; 1.316 ns   ; DRAM_DQ[17]                  ; Sdram_Control_4Port:u9|mDATAOUT[1]                                                                                                         ; iCLK_50                      ;
; -0.316 ns                               ; 1.000 ns                                            ; 1.316 ns   ; DRAM_DQ[16]                  ; Sdram_Control_4Port:u9|mDATAOUT[0]                                                                                                         ; iCLK_50                      ;
; -0.311 ns                               ; 1.000 ns                                            ; 1.311 ns   ; DRAM_DQ[12]                  ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                        ; iCLK_50                      ;
; -0.294 ns                               ; 1.000 ns                                            ; 1.294 ns   ; DRAM_DQ[11]                  ; Sdram_Control_4Port:u8|mDATAOUT[11]                                                                                                        ; iCLK_50                      ;
; -0.287 ns                               ; 1.000 ns                                            ; 1.287 ns   ; DRAM_DQ[8]                   ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                         ; iCLK_50                      ;
; 2.367 ns                                ; 1.000 ns                                            ; -1.367 ns  ; GPIO_1[10]                   ; rCCD_DATA[1]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.378 ns                                ; 1.000 ns                                            ; -1.378 ns  ; GPIO_1[8]                    ; rCCD_DATA[3]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.378 ns                                ; 1.000 ns                                            ; -1.378 ns  ; GPIO_1[6]                    ; rCCD_DATA[5]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.387 ns                                ; 1.000 ns                                            ; -1.387 ns  ; GPIO_1[9]                    ; rCCD_DATA[2]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.387 ns                                ; 1.000 ns                                            ; -1.387 ns  ; GPIO_1[7]                    ; rCCD_DATA[4]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.412 ns                                ; 1.000 ns                                            ; -1.412 ns  ; GPIO_1[11]                   ; rCCD_DATA[0]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.424 ns                                ; 1.000 ns                                            ; -1.424 ns  ; GPIO_1[17]                   ; rCCD_LVAL                                                                                                                                  ; GPIO_CLKIN_N1                ;
; 2.433 ns                                ; 1.000 ns                                            ; -1.433 ns  ; GPIO_1[1]                    ; rCCD_DATA[10]                                                                                                                              ; GPIO_CLKIN_N1                ;
; 2.433 ns                                ; 1.000 ns                                            ; -1.433 ns  ; GPIO_1[0]                    ; rCCD_DATA[11]                                                                                                                              ; GPIO_CLKIN_N1                ;
; 2.436 ns                                ; 1.000 ns                                            ; -1.436 ns  ; GPIO_1[5]                    ; rCCD_DATA[6]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.436 ns                                ; 1.000 ns                                            ; -1.436 ns  ; GPIO_1[3]                    ; rCCD_DATA[8]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.443 ns                                ; 1.000 ns                                            ; -1.443 ns  ; GPIO_1[4]                    ; rCCD_DATA[7]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.443 ns                                ; 1.000 ns                                            ; -1.443 ns  ; GPIO_1[2]                    ; rCCD_DATA[9]                                                                                                                               ; GPIO_CLKIN_N1                ;
; 2.444 ns                                ; 1.000 ns                                            ; -1.444 ns  ; GPIO_1[18]                   ; rCCD_FVAL                                                                                                                                  ; GPIO_CLKIN_N1                ;
; N/A                                     ; None                                                ; 10.659 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[0]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.629 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[4]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.566 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[1]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.566 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[2]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.554 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[3]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.411 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[5]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.360 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[4]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.360 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[5]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.298 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[1]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.275 ns  ; LCD_D[5]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[5]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 10.140 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[7]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.140 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[8]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.098 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[7]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.095 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[6]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.090 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[9]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.088 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_G[8]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.074 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[9]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.072 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[3]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.071 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[0]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.070 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[6]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.064 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_R[2]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 10.061 ns  ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[0]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.860 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[8]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.860 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[9]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.846 ns   ; LCD_D[7]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[7]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 9.733 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[1]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.713 ns   ; LCD_D[2]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[2]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 9.586 ns   ; LCD_D[6]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[6]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 9.509 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[4]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.509 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[5]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.507 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[2]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.507 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[3]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.447 ns   ; LCD_D[0]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[0]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 9.284 ns   ; LCD_D[1]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[1]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 9.253 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[6]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.253 ns   ; iSW[16]                      ; VGA_Controller:u1|oVGA_B[7]                                                                                                                ; iTD1_CLK27                   ;
; N/A                                     ; None                                                ; 9.082 ns   ; LCD_D[4]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[4]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 8.953 ns   ; LCD_D[3]                     ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_readdata_d1[3]                                                                                     ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[9]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[6]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[7]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[13]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[12]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[15]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[14]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[11]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[3]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[10]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[8]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[5]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.514 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[4]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 6.230 ns   ; iSW[0]                       ; I2C_CCD_Config:u10|senosr_exposure[2]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[9]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[6]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[7]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[13]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[12]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[15]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[14]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[11]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[3]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[10]                                                                                                     ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[8]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[5]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.909 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[4]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.434 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|senosr_exposure[2]                                                                                                      ; iCLK_50                      ;
; N/A                                     ; None                                                ; 5.118 ns   ; iKEY[3]                      ; CCD_Capture:u3|mSTART                                                                                                                      ; GPIO_CLKIN_N1                ;
; N/A                                     ; None                                                ; 4.650 ns   ; iKEY[1]                      ; I2C_CCD_Config:u10|iexposure_adj_delay[0]                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 4.637 ns   ; iKEY[2]                      ; CCD_Capture:u3|mSTART                                                                                                                      ; GPIO_CLKIN_N1                ;
; N/A                                     ; None                                                ; 3.630 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[4]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.432 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[11]                                                                                                           ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.252 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[10]                                                                                                           ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.227 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[2]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.213 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[1]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.188 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[8]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 3.078 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[0]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 2.886 ns   ; iSW[16]                      ; I2C_CCD_Config:u10|mI2C_DATA[5]                                                                                                            ; iCLK_50                      ;
; N/A                                     ; None                                                ; 2.057 ns   ; GPIO_1[19]                   ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK1                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 1.874 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.874 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.874 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][2]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.874 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][3]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.874 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[3][4]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.606 ns   ; GPIO_1[19]                   ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK2                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 1.475 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.475 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.475 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.475 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.475 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.464 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.464 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.464 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.464 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.464 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.389 ns   ; GPIO_1[19]                   ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK3                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 1.295 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.295 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.295 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][2]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.295 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][3]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.295 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[3][4]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.181 ns   ; SRAM_DQ[17]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[17] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.176 ns   ; SRAM_DQ[31]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[31] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.176 ns   ; SRAM_DQ[30]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[30] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.171 ns   ; SRAM_DQ[20]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[20] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.171 ns   ; SRAM_DQ[19]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[19] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.171 ns   ; SRAM_DQ[18]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[18] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.164 ns   ; SRAM_DQ[29]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[29] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.161 ns   ; SRAM_DQ[2]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[2]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.159 ns   ; SRAM_DQ[16]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[16] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.157 ns   ; SRAM_DQ[4]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[4]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.154 ns   ; SRAM_DQ[15]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[15] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.154 ns   ; SRAM_DQ[13]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[13] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.153 ns   ; SRAM_DQ[0]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[0]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.151 ns   ; SRAM_DQ[1]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[1]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.147 ns   ; SRAM_DQ[3]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[3]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.144 ns   ; SRAM_DQ[14]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[14] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.140 ns   ; SRAM_DQ[11]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[11] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.135 ns   ; SRAM_DQ[9]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[9]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.135 ns   ; SRAM_DQ[8]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[8]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.131 ns   ; SRAM_DQ[6]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[6]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.131 ns   ; SRAM_DQ[28]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[28] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.130 ns   ; SRAM_DQ[5]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[5]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.130 ns   ; SRAM_DQ[12]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[12] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.125 ns   ; SRAM_DQ[27]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[27] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.125 ns   ; SRAM_DQ[26]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[26] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.125 ns   ; SRAM_DQ[24]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[24] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.125 ns   ; SRAM_DQ[10]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[10] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.124 ns   ; SRAM_DQ[25]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[25] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.118 ns   ; SRAM_DQ[7]                   ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[7]  ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.118 ns   ; SRAM_DQ[23]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[23] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.114 ns   ; SRAM_DQ[21]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[21] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.114 ns   ; SRAM_DQ[22]                  ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[22] ; iCLK_50_4                    ;
; N/A                                     ; None                                                ; 1.114 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.114 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.114 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.114 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.114 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.086 ns   ; GPIO_1[19]                   ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK4                                                                                                  ; iCLK_50                      ;
; N/A                                     ; None                                                ; 0.614 ns   ; altera_internal_jtag~TDIUTAP ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.565 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.565 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.565 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[3]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.403 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.403 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.403 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.403 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.403 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.318 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.065 ns   ; altera_internal_jtag~TDIUTAP ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.031 ns   ; altera_internal_jtag~TDIUTAP ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.088 ns  ; altera_internal_jtag~TDIUTAP ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.252 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.264 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.351 ns  ; altera_internal_jtag~TDIUTAP ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                              ; altera_internal_jtag~TCKUTAP ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                                                            ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                          ; To           ; From Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+
; -5.022 ns                               ; 1.000 ns                                            ; 6.022 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11]  ; iCLK_50       ;
; -4.881 ns                               ; 1.000 ns                                            ; 5.881 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[31]  ; iCLK_50       ;
; -4.880 ns                               ; 1.000 ns                                            ; 5.880 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]   ; iCLK_50       ;
; -4.874 ns                               ; 1.000 ns                                            ; 5.874 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]  ; iCLK_50       ;
; -4.838 ns                               ; 1.000 ns                                            ; 5.838 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[21]  ; iCLK_50       ;
; -4.821 ns                               ; 1.000 ns                                            ; 5.821 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[30]  ; iCLK_50       ;
; -4.819 ns                               ; 1.000 ns                                            ; 5.819 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]   ; iCLK_50       ;
; -4.814 ns                               ; 1.000 ns                                            ; 5.814 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]   ; iCLK_50       ;
; -4.810 ns                               ; 1.000 ns                                            ; 5.810 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[19]  ; iCLK_50       ;
; -4.808 ns                               ; 1.000 ns                                            ; 5.808 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]   ; iCLK_50       ;
; -4.796 ns                               ; 1.000 ns                                            ; 5.796 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]   ; iCLK_50       ;
; -4.796 ns                               ; 1.000 ns                                            ; 5.796 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13]  ; iCLK_50       ;
; -4.787 ns                               ; 1.000 ns                                            ; 5.787 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[16]  ; iCLK_50       ;
; -4.773 ns                               ; 1.000 ns                                            ; 5.773 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]   ; iCLK_50       ;
; -4.771 ns                               ; 1.000 ns                                            ; 5.771 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[20]  ; iCLK_50       ;
; -4.767 ns                               ; 1.000 ns                                            ; 5.767 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[17]  ; iCLK_50       ;
; -4.743 ns                               ; 1.000 ns                                            ; 5.743 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[31]  ; iCLK_50       ;
; -4.741 ns                               ; 1.000 ns                                            ; 5.741 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[28]  ; iCLK_50       ;
; -4.740 ns                               ; 1.000 ns                                            ; 5.740 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]   ; iCLK_50       ;
; -4.729 ns                               ; 1.000 ns                                            ; 5.729 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]   ; iCLK_50       ;
; -4.725 ns                               ; 1.000 ns                                            ; 5.725 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10]  ; iCLK_50       ;
; -4.716 ns                               ; 1.000 ns                                            ; 5.716 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[0]   ; iCLK_50       ;
; -4.711 ns                               ; 1.000 ns                                            ; 5.711 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12]  ; iCLK_50       ;
; -4.705 ns                               ; 1.000 ns                                            ; 5.705 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]   ; iCLK_50       ;
; -4.704 ns                               ; 1.000 ns                                            ; 5.704 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[4]   ; iCLK_50       ;
; -4.703 ns                               ; 1.000 ns                                            ; 5.703 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[27]  ; iCLK_50       ;
; -4.683 ns                               ; 1.000 ns                                            ; 5.683 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[22]  ; iCLK_50       ;
; -4.680 ns                               ; 1.000 ns                                            ; 5.680 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[8]   ; iCLK_50       ;
; -4.675 ns                               ; 1.000 ns                                            ; 5.675 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[17]  ; iCLK_50       ;
; -4.673 ns                               ; 1.000 ns                                            ; 5.673 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[30]  ; iCLK_50       ;
; -4.669 ns                               ; 1.000 ns                                            ; 5.669 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]   ; iCLK_50       ;
; -4.664 ns                               ; 1.000 ns                                            ; 5.664 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[21]  ; iCLK_50       ;
; -4.655 ns                               ; 1.000 ns                                            ; 5.655 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[24]  ; iCLK_50       ;
; -4.654 ns                               ; 1.000 ns                                            ; 5.654 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[19]  ; iCLK_50       ;
; -4.654 ns                               ; 1.000 ns                                            ; 5.654 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12]  ; iCLK_50       ;
; -4.652 ns                               ; 1.000 ns                                            ; 5.652 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]   ; iCLK_50       ;
; -4.648 ns                               ; 1.000 ns                                            ; 5.648 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[16]  ; iCLK_50       ;
; -4.644 ns                               ; 1.000 ns                                            ; 5.644 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13]  ; iCLK_50       ;
; -4.635 ns                               ; 1.000 ns                                            ; 5.635 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[24]  ; iCLK_50       ;
; -4.630 ns                               ; 1.000 ns                                            ; 5.630 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[27]  ; iCLK_50       ;
; -4.610 ns                               ; 1.000 ns                                            ; 5.610 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10]  ; iCLK_50       ;
; -4.608 ns                               ; 1.000 ns                                            ; 5.608 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11]  ; iCLK_50       ;
; -4.607 ns                               ; 1.000 ns                                            ; 5.607 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[31]  ; iCLK_50       ;
; -4.607 ns                               ; 1.000 ns                                            ; 5.607 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[20]  ; iCLK_50       ;
; -4.601 ns                               ; 1.000 ns                                            ; 5.601 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[28]  ; iCLK_50       ;
; -4.587 ns                               ; 1.000 ns                                            ; 5.587 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]   ; iCLK_50       ;
; -4.578 ns                               ; 1.000 ns                                            ; 5.578 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]   ; iCLK_50       ;
; -4.565 ns                               ; 1.000 ns                                            ; 5.565 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]   ; iCLK_50       ;
; -4.550 ns                               ; 1.000 ns                                            ; 5.550 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[30]  ; iCLK_50       ;
; -4.539 ns                               ; 1.000 ns                                            ; 5.539 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[22]  ; iCLK_50       ;
; -4.537 ns                               ; 1.000 ns                                            ; 5.537 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]   ; iCLK_50       ;
; -4.537 ns                               ; 1.000 ns                                            ; 5.537 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]   ; iCLK_50       ;
; -4.533 ns                               ; 1.000 ns                                            ; 5.533 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[12]  ; iCLK_50       ;
; -4.519 ns                               ; 1.000 ns                                            ; 5.519 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[11]  ; iCLK_50       ;
; -4.516 ns                               ; 1.000 ns                                            ; 5.516 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[5]   ; iCLK_50       ;
; -4.497 ns                               ; 1.000 ns                                            ; 5.497 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[29]  ; iCLK_50       ;
; -4.482 ns                               ; 1.000 ns                                            ; 5.482 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[28]  ; iCLK_50       ;
; -4.473 ns                               ; 1.000 ns                                            ; 5.473 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[21]  ; iCLK_50       ;
; -4.467 ns                               ; 1.000 ns                                            ; 5.467 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]  ; iCLK_50       ;
; -4.461 ns                               ; 1.000 ns                                            ; 5.461 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[13]  ; iCLK_50       ;
; -4.451 ns                               ; 1.000 ns                                            ; 5.451 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[19]  ; iCLK_50       ;
; -4.445 ns                               ; 1.000 ns                                            ; 5.445 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[23]  ; iCLK_50       ;
; -4.436 ns                               ; 1.000 ns                                            ; 5.436 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[17]  ; iCLK_50       ;
; -4.435 ns                               ; 1.000 ns                                            ; 5.435 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[16]  ; iCLK_50       ;
; -4.435 ns                               ; 1.000 ns                                            ; 5.435 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[27]  ; iCLK_50       ;
; -4.430 ns                               ; 1.000 ns                                            ; 5.430 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[6]   ; iCLK_50       ;
; -4.426 ns                               ; 1.000 ns                                            ; 5.426 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[1]   ; iCLK_50       ;
; -4.424 ns                               ; 1.000 ns                                            ; 5.424 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[7]   ; iCLK_50       ;
; -4.421 ns                               ; 1.000 ns                                            ; 5.421 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]   ; iCLK_50       ;
; -4.418 ns                               ; 1.000 ns                                            ; 5.418 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[20]  ; iCLK_50       ;
; -4.406 ns                               ; 1.000 ns                                            ; 5.406 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]   ; iCLK_50       ;
; -4.394 ns                               ; 1.000 ns                                            ; 5.394 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[18]  ; iCLK_50       ;
; -4.386 ns                               ; 1.000 ns                                            ; 5.386 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[29]  ; iCLK_50       ;
; -4.353 ns                               ; 1.000 ns                                            ; 5.353 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[24]  ; iCLK_50       ;
; -4.351 ns                               ; 1.000 ns                                            ; 5.351 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]   ; iCLK_50       ;
; -4.332 ns                               ; 1.000 ns                                            ; 5.332 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14]  ; iCLK_50       ;
; -4.311 ns                               ; 1.000 ns                                            ; 5.311 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]   ; iCLK_50       ;
; -4.310 ns                               ; 1.000 ns                                            ; 5.310 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[22]  ; iCLK_50       ;
; -4.309 ns                               ; 1.000 ns                                            ; 5.309 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[25]  ; iCLK_50       ;
; -4.293 ns                               ; 1.000 ns                                            ; 5.293 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[26]  ; iCLK_50       ;
; -4.283 ns                               ; 1.000 ns                                            ; 5.283 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[26]  ; iCLK_50       ;
; -4.277 ns                               ; 1.000 ns                                            ; 5.277 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[9]   ; iCLK_50       ;
; -4.272 ns                               ; 1.000 ns                                            ; 5.272 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[3]   ; iCLK_50       ;
; -4.259 ns                               ; 1.000 ns                                            ; 5.259 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[2]   ; iCLK_50       ;
; -4.230 ns                               ; 1.000 ns                                            ; 5.230 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[18]  ; iCLK_50       ;
; -4.221 ns                               ; 1.000 ns                                            ; 5.221 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[29]  ; iCLK_50       ;
; -4.175 ns                               ; 1.000 ns                                            ; 5.175 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[25]  ; iCLK_50       ;
; -4.156 ns                               ; 1.000 ns                                            ; 5.156 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[25]  ; iCLK_50       ;
; -4.124 ns                               ; 1.000 ns                                            ; 5.124 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[15]  ; iCLK_50       ;
; -4.049 ns                               ; 1.000 ns                                            ; 5.049 ns   ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[23]  ; iCLK_50       ;
; -4.048 ns                               ; 1.000 ns                                            ; 5.048 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[14]  ; iCLK_50       ;
; -4.034 ns                               ; 1.000 ns                                            ; 5.034 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[18]  ; iCLK_50       ;
; -3.997 ns                               ; 1.000 ns                                            ; 4.997 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[26]  ; iCLK_50       ;
; -3.979 ns                               ; 1.000 ns                                            ; 4.979 ns   ; Sdram_Control_4Port:u8|mWR                                                                                                                                    ; DRAM_DQ[10]  ; iCLK_50       ;
; -3.939 ns                               ; 1.000 ns                                            ; 4.939 ns   ; Sdram_Control_4Port:u9|mWR                                                                                                                                    ; DRAM_DQ[23]  ; iCLK_50       ;
; -3.896 ns                               ; 1.000 ns                                            ; 4.896 ns   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14]  ; iCLK_50       ;
; -3.127 ns                               ; 1.000 ns                                            ; 4.127 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[11]  ; iCLK_50       ;
; -3.101 ns                               ; 1.000 ns                                            ; 4.101 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[16]  ; iCLK_50       ;
; -3.101 ns                               ; 1.000 ns                                            ; 4.101 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[17]  ; iCLK_50       ;
; -2.863 ns                               ; 1.000 ns                                            ; 3.863 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[15]  ; iCLK_50       ;
; -2.863 ns                               ; 1.000 ns                                            ; 3.863 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[13]  ; iCLK_50       ;
; -2.863 ns                               ; 1.000 ns                                            ; 3.863 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[14]  ; iCLK_50       ;
; -2.853 ns                               ; 1.000 ns                                            ; 3.853 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[12]  ; iCLK_50       ;
; -2.851 ns                               ; 1.000 ns                                            ; 3.851 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[9]   ; iCLK_50       ;
; -2.851 ns                               ; 1.000 ns                                            ; 3.851 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[10]  ; iCLK_50       ;
; -2.846 ns                               ; 1.000 ns                                            ; 3.846 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[3]   ; iCLK_50       ;
; -2.846 ns                               ; 1.000 ns                                            ; 3.846 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[4]   ; iCLK_50       ;
; -2.842 ns                               ; 1.000 ns                                            ; 3.842 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[0]   ; iCLK_50       ;
; -2.842 ns                               ; 1.000 ns                                            ; 3.842 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[1]   ; iCLK_50       ;
; -2.840 ns                               ; 1.000 ns                                            ; 3.840 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[8]   ; iCLK_50       ;
; -2.836 ns                               ; 1.000 ns                                            ; 3.836 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[2]   ; iCLK_50       ;
; -2.825 ns                               ; 1.000 ns                                            ; 3.825 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[5]   ; iCLK_50       ;
; -2.790 ns                               ; 1.000 ns                                            ; 3.790 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[31]  ; iCLK_50       ;
; -2.790 ns                               ; 1.000 ns                                            ; 3.790 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[30]  ; iCLK_50       ;
; -2.789 ns                               ; 1.000 ns                                            ; 3.789 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[18]  ; iCLK_50       ;
; -2.788 ns                               ; 1.000 ns                                            ; 3.788 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[22]  ; iCLK_50       ;
; -2.788 ns                               ; 1.000 ns                                            ; 3.788 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[19]  ; iCLK_50       ;
; -2.788 ns                               ; 1.000 ns                                            ; 3.788 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[21]  ; iCLK_50       ;
; -2.780 ns                               ; 1.000 ns                                            ; 3.780 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[27]  ; iCLK_50       ;
; -2.780 ns                               ; 1.000 ns                                            ; 3.780 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[28]  ; iCLK_50       ;
; -2.778 ns                               ; 1.000 ns                                            ; 3.778 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[20]  ; iCLK_50       ;
; -2.770 ns                               ; 1.000 ns                                            ; 3.770 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[29]  ; iCLK_50       ;
; -2.761 ns                               ; 1.000 ns                                            ; 3.761 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[23]  ; iCLK_50       ;
; -2.530 ns                               ; 1.000 ns                                            ; 3.530 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[6]   ; iCLK_50       ;
; -2.530 ns                               ; 1.000 ns                                            ; 3.530 ns   ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                    ; DRAM_DQ[7]   ; iCLK_50       ;
; -2.481 ns                               ; 1.000 ns                                            ; 3.481 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[24]  ; iCLK_50       ;
; -2.481 ns                               ; 1.000 ns                                            ; 3.481 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[25]  ; iCLK_50       ;
; -2.471 ns                               ; 1.000 ns                                            ; 3.471 ns   ; Sdram_Control_4Port:u9|command:command1|OE                                                                                                                    ; DRAM_DQ[26]  ; iCLK_50       ;
; -1.931 ns                               ; 1.000 ns                                            ; 2.931 ns   ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                   ; oVGA_G[9]    ; iTD1_CLK27    ;
; -1.931 ns                               ; 1.000 ns                                            ; 2.931 ns   ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                   ; oVGA_B[7]    ; iTD1_CLK27    ;
; -1.931 ns                               ; 1.000 ns                                            ; 2.931 ns   ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                   ; oVGA_G[8]    ; iTD1_CLK27    ;
; -1.931 ns                               ; 1.000 ns                                            ; 2.931 ns   ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                   ; oVGA_B[6]    ; iTD1_CLK27    ;
; -1.923 ns                               ; 1.000 ns                                            ; 2.923 ns   ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                  ; oVGA_BLANK_N ; iTD1_CLK27    ;
; -1.923 ns                               ; 1.000 ns                                            ; 2.923 ns   ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                   ; oVGA_B[3]    ; iTD1_CLK27    ;
; -1.923 ns                               ; 1.000 ns                                            ; 2.923 ns   ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                   ; oVGA_B[2]    ; iTD1_CLK27    ;
; -1.921 ns                               ; 1.000 ns                                            ; 2.921 ns   ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                   ; oVGA_B[5]    ; iTD1_CLK27    ;
; -1.921 ns                               ; 1.000 ns                                            ; 2.921 ns   ; VGA_Controller:u1|oVGA_B[1]                                                                                                                                   ; oVGA_B[1]    ; iTD1_CLK27    ;
; -1.921 ns                               ; 1.000 ns                                            ; 2.921 ns   ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                   ; oVGA_B[0]    ; iTD1_CLK27    ;
; -1.920 ns                               ; 1.000 ns                                            ; 2.920 ns   ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                   ; oVGA_G[6]    ; iTD1_CLK27    ;
; -1.919 ns                               ; 1.000 ns                                            ; 2.919 ns   ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                   ; oVGA_R[0]    ; iTD1_CLK27    ;
; -1.918 ns                               ; 1.000 ns                                            ; 2.918 ns   ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                   ; oVGA_G[5]    ; iTD1_CLK27    ;
; -1.918 ns                               ; 1.000 ns                                            ; 2.918 ns   ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                   ; oVGA_G[4]    ; iTD1_CLK27    ;
; -1.917 ns                               ; 1.000 ns                                            ; 2.917 ns   ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                   ; oVGA_G[2]    ; iTD1_CLK27    ;
; -1.917 ns                               ; 1.000 ns                                            ; 2.917 ns   ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                   ; oVGA_G[7]    ; iTD1_CLK27    ;
; -1.913 ns                               ; 1.000 ns                                            ; 2.913 ns   ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                   ; oVGA_R[1]    ; iTD1_CLK27    ;
; -1.911 ns                               ; 1.000 ns                                            ; 2.911 ns   ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                   ; oVGA_B[4]    ; iTD1_CLK27    ;
; -1.908 ns                               ; 1.000 ns                                            ; 2.908 ns   ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                   ; oVGA_R[2]    ; iTD1_CLK27    ;
; -1.907 ns                               ; 1.000 ns                                            ; 2.907 ns   ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                   ; oVGA_G[1]    ; iTD1_CLK27    ;
; -1.905 ns                               ; 1.000 ns                                            ; 2.905 ns   ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                   ; oVGA_G[0]    ; iTD1_CLK27    ;
; -1.905 ns                               ; 1.000 ns                                            ; 2.905 ns   ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                   ; oVGA_R[5]    ; iTD1_CLK27    ;
; -1.904 ns                               ; 1.000 ns                                            ; 2.904 ns   ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                   ; oVGA_R[3]    ; iTD1_CLK27    ;
; -1.901 ns                               ; 1.000 ns                                            ; 2.901 ns   ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                   ; oVGA_G[3]    ; iTD1_CLK27    ;
; -1.895 ns                               ; 1.000 ns                                            ; 2.895 ns   ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                   ; oVGA_R[4]    ; iTD1_CLK27    ;
; -1.889 ns                               ; 1.000 ns                                            ; 2.889 ns   ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                   ; oVGA_B[9]    ; iTD1_CLK27    ;
; -1.889 ns                               ; 1.000 ns                                            ; 2.889 ns   ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                   ; oVGA_B[8]    ; iTD1_CLK27    ;
; -1.881 ns                               ; 1.000 ns                                            ; 2.881 ns   ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                   ; oVGA_R[9]    ; iTD1_CLK27    ;
; -1.881 ns                               ; 1.000 ns                                            ; 2.881 ns   ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                   ; oVGA_R[6]    ; iTD1_CLK27    ;
; -1.869 ns                               ; 1.000 ns                                            ; 2.869 ns   ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                 ; oVGA_VS      ; iTD1_CLK27    ;
; -1.869 ns                               ; 1.000 ns                                            ; 2.869 ns   ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                 ; oVGA_HS      ; iTD1_CLK27    ;
; -1.867 ns                               ; 1.000 ns                                            ; 2.867 ns   ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                   ; oVGA_R[7]    ; iTD1_CLK27    ;
; -1.867 ns                               ; 1.000 ns                                            ; 2.867 ns   ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                   ; oVGA_R[8]    ; iTD1_CLK27    ;
; N/A                                     ; None                                                ; 17.162 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 17.070 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 17.023 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[4]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 16.950 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[3]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 16.218 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[6]                                                                                                            ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 15.579 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SCLK                                                                                                                     ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 13.847 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO                                                                                                                      ; GPIO_1[19]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 12.417 ns  ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; oHEX2_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.393 ns  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; oHEX2_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.370 ns  ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; oHEX2_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 12.084 ns  ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; oHEX2_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.693 ns  ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; oHEX2_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.665 ns  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; oHEX2_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.611 ns  ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; oHEX2_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.519 ns  ; I2C_CCD_Config:u10|mI2C_CTRL_CLK                                                                                                                              ; GPIO_1[20]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 11.491 ns  ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; oHEX2_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.436 ns  ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; oHEX2_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.433 ns  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; oHEX2_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.356 ns  ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; oHEX2_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.335 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.213 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.193 ns  ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                  ; oHEX1_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.154 ns  ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; oHEX2_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.078 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 11.066 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.954 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.939 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.937 ns  ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                  ; oHEX1_D[6]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.924 ns  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; oHEX1_D[5]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.922 ns  ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                  ; oHEX1_D[4]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.910 ns  ; Reset_Delay:u2|oRST_1                                                                                                                                         ; GPIO_1[14]   ; iCLK_50       ;
; N/A                                     ; None                                                ; 10.865 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[0]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.858 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[2]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.846 ns  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; oHEX1_D[3]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.750 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[0]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.744 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[2]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.731 ns  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; oHEX1_D[3]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.722 ns  ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                  ; oHEX1_D[2]   ; GPIO_CLKIN_N1 ;
; N/A                                     ; None                                                ; 10.718 ns  ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                  ; oHEX0_D[1]   ; GPIO_CLKIN_N1 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                               ;              ;               ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 10.590 ns       ; iSW[3]                   ; oLEDR[3]            ;
; N/A   ; None              ; 10.520 ns       ; iSW[0]                   ; oLEDR[0]            ;
; N/A   ; None              ; 10.518 ns       ; iSW[1]                   ; oLEDR[1]            ;
; N/A   ; None              ; 10.485 ns       ; iSW[8]                   ; oLEDR[8]            ;
; N/A   ; None              ; 10.391 ns       ; iSW[17]                  ; oLEDR[17]           ;
; N/A   ; None              ; 10.365 ns       ; iSW[6]                   ; oLEDR[6]            ;
; N/A   ; None              ; 10.261 ns       ; iSW[2]                   ; oLEDR[2]            ;
; N/A   ; None              ; 10.246 ns       ; iSW[4]                   ; oLEDR[4]            ;
; N/A   ; None              ; 10.193 ns       ; iSW[7]                   ; oLEDR[7]            ;
; N/A   ; None              ; 10.154 ns       ; iSW[5]                   ; oLEDR[5]            ;
; N/A   ; None              ; 10.128 ns       ; iSW[16]                  ; oLEDR[16]           ;
; N/A   ; None              ; 10.097 ns       ; iSW[14]                  ; oLEDR[14]           ;
; N/A   ; None              ; 9.960 ns        ; iSW[15]                  ; oLEDR[15]           ;
; N/A   ; None              ; 9.911 ns        ; iSW[9]                   ; oLEDR[9]            ;
; N/A   ; None              ; 9.875 ns        ; iSW[13]                  ; oLEDR[13]           ;
; N/A   ; None              ; 9.614 ns        ; iSW[11]                  ; oLEDR[11]           ;
; N/A   ; None              ; 9.575 ns        ; iSW[10]                  ; oLEDR[10]           ;
; N/A   ; None              ; 9.486 ns        ; iSW[12]                  ; oLEDR[12]           ;
; N/A   ; None              ; 8.893 ns        ; iUART_RXD                ; oUART_TXD           ;
; N/A   ; None              ; 2.622 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                           ; To                                                                                                                                                                                                   ; To Clock                       ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; N/A                                     ; None                                                ; 3.193 ns  ; altera_internal_jtag~TDIUTAP   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                  ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 2.901 ns  ; altera_internal_jtag~TDIUTAP   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 2.733 ns  ; altera_internal_jtag~TDIUTAP   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                            ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 2.150 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.012 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.009 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.973 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.971 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.970 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.891 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.891 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.883 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.880 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.880 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.849 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.835 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.831 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.618 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.617 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                            ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.615 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.615 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.612 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                            ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.611 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.611 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.610 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.608 ns  ; GPIO_1[18]                     ; rCCD_FVAL                                                                                                                                                                                            ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.607 ns  ; GPIO_1[2]                      ; rCCD_DATA[9]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.607 ns  ; GPIO_1[4]                      ; rCCD_DATA[7]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.607 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                            ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.600 ns  ; GPIO_1[3]                      ; rCCD_DATA[8]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.600 ns  ; GPIO_1[5]                      ; rCCD_DATA[6]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.597 ns  ; GPIO_1[0]                      ; rCCD_DATA[11]                                                                                                                                                                                        ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.597 ns  ; GPIO_1[1]                      ; rCCD_DATA[10]                                                                                                                                                                                        ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.588 ns  ; GPIO_1[17]                     ; rCCD_LVAL                                                                                                                                                                                            ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.576 ns  ; GPIO_1[11]                     ; rCCD_DATA[0]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.551 ns  ; GPIO_1[7]                      ; rCCD_DATA[4]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.551 ns  ; GPIO_1[9]                      ; rCCD_DATA[2]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.542 ns  ; GPIO_1[6]                      ; rCCD_DATA[5]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.542 ns  ; GPIO_1[8]                      ; rCCD_DATA[3]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.542 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|node_ena[3]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.538 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.531 ns  ; GPIO_1[10]                     ; rCCD_DATA[1]                                                                                                                                                                                         ; GPIO_CLKIN_N1                  ;
; N/A                                     ; None                                                ; 1.527 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.527 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.516 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.512 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.488 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.411 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.411 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.411 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.411 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.283 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.221 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.202 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.201 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.196 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.190 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|node_ena[3]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.149 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.019 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.019 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.002 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.969 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.908 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.902 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.902 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.773 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.766 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.744 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.696 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15] ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.689 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.671 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.671 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.671 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.671 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.671 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                             ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.620 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.581 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.494 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.482 ns  ; altera_internal_jtag~TDIUTAP   ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.318 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.199 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.165 ns  ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.088 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.173 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.173 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.173 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.173 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.173 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.384 ns ; altera_internal_jtag~TDIUTAP   ; DE2_70_SOPC:sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.856 ns ; GPIO_1[19]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK4                                                                                                                                                            ; iCLK_50                        ;
; N/A                                     ; None                                                ; -0.884 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.884 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.884 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.884 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.884 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.933 ns ; SRAM_DQ[21]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[21]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.933 ns ; SRAM_DQ[22]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[22]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.937 ns ; SRAM_DQ[7]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[7]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.937 ns ; SRAM_DQ[23]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[23]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.943 ns ; SRAM_DQ[25]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[25]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.944 ns ; SRAM_DQ[27]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[27]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.944 ns ; SRAM_DQ[26]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[26]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.944 ns ; SRAM_DQ[24]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[24]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.944 ns ; SRAM_DQ[10]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[10]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.949 ns ; SRAM_DQ[5]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[5]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.949 ns ; SRAM_DQ[12]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[12]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.950 ns ; SRAM_DQ[6]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[6]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.950 ns ; SRAM_DQ[28]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[28]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.954 ns ; SRAM_DQ[9]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[9]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.954 ns ; SRAM_DQ[8]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[8]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.959 ns ; SRAM_DQ[11]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[11]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.963 ns ; SRAM_DQ[14]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[14]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.966 ns ; SRAM_DQ[3]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[3]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.970 ns ; SRAM_DQ[1]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[1]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.972 ns ; SRAM_DQ[0]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[0]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.973 ns ; SRAM_DQ[15]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[15]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.973 ns ; SRAM_DQ[13]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[13]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.976 ns ; SRAM_DQ[4]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[4]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.978 ns ; SRAM_DQ[16]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[16]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.980 ns ; SRAM_DQ[2]                     ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[2]                                                            ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.983 ns ; SRAM_DQ[29]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[29]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.990 ns ; SRAM_DQ[20]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[20]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.990 ns ; SRAM_DQ[19]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[19]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.990 ns ; SRAM_DQ[18]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[18]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.995 ns ; SRAM_DQ[31]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[31]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -0.995 ns ; SRAM_DQ[30]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[30]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -1.000 ns ; SRAM_DQ[17]                    ; DE2_70_SOPC:sopc_instance|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_ssram[17]                                                           ; iCLK_50_4                      ;
; N/A                                     ; None                                                ; -1.065 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.065 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.065 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.065 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.065 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.123 ns ; DRAM_DQ[8]                     ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.130 ns ; DRAM_DQ[11]                    ; Sdram_Control_4Port:u8|mDATAOUT[11]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.147 ns ; DRAM_DQ[12]                    ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.152 ns ; DRAM_DQ[17]                    ; Sdram_Control_4Port:u9|mDATAOUT[1]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.152 ns ; DRAM_DQ[16]                    ; Sdram_Control_4Port:u9|mDATAOUT[0]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.155 ns ; DRAM_DQ[18]                    ; Sdram_Control_4Port:u9|mDATAOUT[2]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.157 ns ; DRAM_DQ[14]                    ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.157 ns ; DRAM_DQ[13]                    ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.157 ns ; DRAM_DQ[15]                    ; Sdram_Control_4Port:u8|mDATAOUT[15]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.159 ns ; GPIO_1[19]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK3                                                                                                                                                            ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.161 ns ; DRAM_DQ[20]                    ; Sdram_Control_4Port:u9|mDATAOUT[4]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.163 ns ; DRAM_DQ[10]                    ; Sdram_Control_4Port:u8|mDATAOUT[10]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.163 ns ; DRAM_DQ[9]                     ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.168 ns ; DRAM_DQ[7]                     ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.168 ns ; DRAM_DQ[6]                     ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.169 ns ; DRAM_DQ[23]                    ; Sdram_Control_4Port:u9|mDATAOUT[7]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.171 ns ; DRAM_DQ[21]                    ; Sdram_Control_4Port:u9|mDATAOUT[5]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.171 ns ; DRAM_DQ[19]                    ; Sdram_Control_4Port:u9|mDATAOUT[3]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.171 ns ; DRAM_DQ[22]                    ; Sdram_Control_4Port:u9|mDATAOUT[6]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.177 ns ; DRAM_DQ[5]                     ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.187 ns ; DRAM_DQ[26]                    ; Sdram_Control_4Port:u9|mDATAOUT[10]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.187 ns ; DRAM_DQ[2]                     ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.197 ns ; DRAM_DQ[4]                     ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.197 ns ; DRAM_DQ[3]                     ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.197 ns ; DRAM_DQ[25]                    ; Sdram_Control_4Port:u9|mDATAOUT[9]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.197 ns ; DRAM_DQ[24]                    ; Sdram_Control_4Port:u9|mDATAOUT[8]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.201 ns ; DRAM_DQ[1]                     ; Sdram_Control_4Port:u8|mDATAOUT[1]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.201 ns ; DRAM_DQ[0]                     ; Sdram_Control_4Port:u8|mDATAOUT[0]                                                                                                                                                                   ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.211 ns ; DRAM_DQ[29]                    ; Sdram_Control_4Port:u9|mDATAOUT[13]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.218 ns ; DRAM_DQ[28]                    ; Sdram_Control_4Port:u9|mDATAOUT[12]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.218 ns ; DRAM_DQ[27]                    ; Sdram_Control_4Port:u9|mDATAOUT[11]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.231 ns ; DRAM_DQ[30]                    ; Sdram_Control_4Port:u9|mDATAOUT[14]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.231 ns ; DRAM_DQ[31]                    ; Sdram_Control_4Port:u9|mDATAOUT[15]                                                                                                                                                                  ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.234 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.234 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.234 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.234 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.234 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.245 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.245 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.245 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.245 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.245 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.376 ns ; GPIO_1[19]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK2                                                                                                                                                            ; iCLK_50                        ;
; N/A                                     ; None                                                ; -1.644 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.644 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.644 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.644 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][3]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.644 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][4]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -1.827 ns ; GPIO_1[19]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK1                                                                                                                                                            ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.149 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[10]                                                                                                                                                                     ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.345 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[4]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.656 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[5]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.836 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[0]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.958 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[8]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.983 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[1]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -2.997 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[2]                                                                                                                                                                      ; iCLK_50                        ;
; N/A                                     ; None                                                ; -3.202 ns ; iSW[16]                        ; I2C_CCD_Config:u10|mI2C_DATA[11]                                                                                                                                                                     ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.122 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[2]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.163 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[6]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.163 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[7]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.166 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[9]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.166 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[8]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.171 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[10]                                                                                                                                                               ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.215 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[12]                                                                                                                                                               ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.219 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[15]                                                                                                                                                               ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.223 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[5]                                                                                                                                                                ; iCLK_50                        ;
; N/A                                     ; None                                                ; -4.298 ns ; iSW[0]                         ; I2C_CCD_Config:u10|senosr_exposure[14]                                                                                                                                                               ; iCLK_50                        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                                ;                                                                                                                                                                                                      ;                                ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Requirement (High)                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Slack                           ; Required Minimum Pulse Width (High)                 ; Actual Minimum Pulse Width (High) ; From Clock                                 ; To                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg        ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg1  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg2  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg3  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg4  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg5  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg6  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg7  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg8  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg1   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg2   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg3   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a11~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg4   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a12~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg5   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a13~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg6   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a14~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg        ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg1  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg2  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg3  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg4  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg5  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg6  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg7  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg8  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg1   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg2   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~portb_memory_reg0   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg3   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a11~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg4   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a12~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg5   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a13~portb_memory_reg0  ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg6   ;
; -1.477 ns                               ; 2.380 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a14~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg        ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a1~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a2~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a10~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a15~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg        ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a1~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a2~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_memory_reg0   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a10~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8   ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a15~portb_memory_reg0  ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.224 ns                               ; 2.127 ns                                            ; 0.903 ns                          ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                            ;                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Requirement (Low)                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Slack                           ; Required Minimum Pulse Width (Low)                  ; Actual Minimum Pulse Width (Low) ; From Clock                                 ; To                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg        ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg1  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg2  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg3  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg4  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg5  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg6  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg7  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg8  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg1   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg2   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg3   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a11~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg4   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a12~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg5   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a13~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg6   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a14~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg        ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg1  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg2  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg3  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg4  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg5  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg6  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg7  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_address_reg8  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg1   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a4~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg2   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~portb_memory_reg0   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg3   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a11~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg4   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a12~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg5   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a13~portb_memory_reg0  ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_datain_reg6   ;
; -1.476 ns                               ; 2.380 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a14~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg        ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a1~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a2~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a10~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a15~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg        ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a1~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a2~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a7~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_memory_reg0   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a10~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8   ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a15~portb_memory_reg0  ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ;
; -1.223 ns                               ; 2.127 ns                                            ; 0.904 ns                         ; sdram_pll:u7|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u9|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                            ;                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                                                                       ;
+-----------------+--------------+---------------------------+----------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+
; Option          ; Setting      ; From                      ; To                               ; Entity Name                                         ; Help                                                                       ;
+-----------------+--------------+---------------------------+----------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+
; tco Requirement ; 1 ns         ; *                         ; Sdram_Control_4Port:u11|mDATAOUT ;                                                     ; No element named Sdram_Control_4Port:u11|mDATAOUT was found in the netlist ;
; tco Requirement ; 1 ns         ; *                         ; Sdram_Control_4Port:u6|mDATAOUT  ;                                                     ; No element named Sdram_Control_4Port:u6|mDATAOUT was found in the netlist  ;
; Clock Settings  ; CLK          ;                           ; 160                              ;                                                     ; No element named 160 was found in the netlist                              ;
; Clock Settings  ; VGA_CTRL_CLK ;                           ; VGA_CTRL_CLK                     ;                                                     ; No element named DE2_70_D5M_XVGA was found in the netlist                  ;
; Clock Settings  ; DRMA1_CLK    ;                           ; sdram_pll:sdrampll|c2            ;                                                     ; No element named sdram_pll:sdrampll|c2 was found in the netlist            ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[10]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[10] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[10]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[10]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[11]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[11] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[11]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[11]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[12]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[12] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[12]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[12]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[13]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[13] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[13]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[13]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[14]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[14] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[14]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[14]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[15]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[15] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[15]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[15]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[16]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[16] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[16]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[16]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[17]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[17] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[17]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[17]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[18]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[18] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[18]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[18]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[19]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[19] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[19]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[19]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[20]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[20] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[20]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[20]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[21]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[21] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[21]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[21]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[22]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[22] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[22]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[22]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[23]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[23] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[23]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[23]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[24]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[24] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[24]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[24]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[25]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[25] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[25]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[25]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[26]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[26] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[26]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[26]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[27]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[27] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[27]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[27]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[28]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[28] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[28]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[28]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[29]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[29] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[29]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[29]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[2]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[2] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[2]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[2]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[30]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[30] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[30]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[30]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[31]               ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[31] removed during synthesis                     ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[31]~reg0          ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[31]~reg0 removed during synthesis                ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[3]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[3] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[3]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[3]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[4]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[4] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[4]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[4]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[5]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[5] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[5]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[5]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[6]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[6] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[6]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[6]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[7]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[7] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[7]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[7]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[8]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[8] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[8]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[8]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[9]                ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[9] removed during synthesis                      ;
; Cut Timing Path ; On           ; *                         ; slave_readdata[9]~reg0           ; DE2_70_SOPC_clock_0                                 ; Node named slave_readdata[9]~reg0 removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_address_d1[0]       ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_address_d1[0] removed during synthesis                    ;
; Cut Timing Path ; On           ; slave_address_d1[1]       ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_address_d1[1] removed during synthesis                    ;
; Cut Timing Path ; On           ; slave_byteenable_d1[0]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_byteenable_d1[0] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_byteenable_d1[1]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_byteenable_d1[1] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_byteenable_d1[2]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_byteenable_d1[2] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_byteenable_d1[3]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_byteenable_d1[3] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_nativeaddress_d1[0] ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_nativeaddress_d1[0] removed during synthesis              ;
; Cut Timing Path ; On           ; slave_nativeaddress_d1[1] ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_nativeaddress_d1[1] removed during synthesis              ;
; Cut Timing Path ; On           ; slave_writedata_d1[10]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[10] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[11]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[11] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[12]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[12] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[13]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[13] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[14]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[14] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[15]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[15] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[16]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[16] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[17]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[17] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[18]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[18] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[19]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[19] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[20]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[20] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[21]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[21] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[22]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[22] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[23]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[23] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[24]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[24] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[25]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[25] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[26]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[26] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[27]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[27] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[28]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[28] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[29]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[29] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[2]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[2] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[30]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[30] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[31]    ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[31] removed during synthesis                 ;
; Cut Timing Path ; On           ; slave_writedata_d1[3]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[3] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[4]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[4] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[5]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[5] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[6]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[6] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[7]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[7] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[8]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[8] removed during synthesis                  ;
; Cut Timing Path ; On           ; slave_writedata_d1[9]     ; *                                ; DE2_70_SOPC_clock_0                                 ; Node named slave_writedata_d1[9] removed during synthesis                  ;
; Cut Timing Path ; On           ; data_in_d1                ; *                                ; DE2_70_SOPC_clock_0_bit_pipe                        ; Node named data_in_d1 removed during synthesis                             ;
; Cut Timing Path ; On           ; *                         ; data_in_d1                       ; DE2_70_SOPC_reset_clk_domain_synch_module           ; No timing path applicable to specified source and destination              ;
; Cut Timing Path ; On           ; *                         ; data_in_d1                       ; DE2_70_SOPC_reset_pll_c0_system_domain_synch_module ; No timing path applicable to specified source and destination              ;
+-----------------+--------------+---------------------------+----------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 27 16:00:51 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Clock "iCLK_50" frequency requirement of 166.0 MHz overrides "Cyclone II" PLL "sdram_pll:u7|altpll:altpll_component|_clk0" input frequency requirement of 50.0 MHz
Warning: Clock "iCLK_50" frequency requirement of 166.0 MHz overrides "Cyclone II" PLL "sdram_pll:u7|altpll:altpll_component|_clk1" input frequency requirement of 50.0 MHz
Warning: Clock "iCLK_50" frequency requirement of 166.0 MHz overrides "Cyclone II" PLL "sdram_pll:u7|altpll:altpll_component|_clk2" input frequency requirement of 50.0 MHz
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "altera_internal_jtag~UPDATEUSER" is an undefined clock
    Info: Assuming node "altera_internal_jtag~CLKDRUSER" is an undefined clock
Warning: Clock Setting "CLK" is unassigned
Warning: Clock Setting "VGA_CTRL_CLK" is unassigned
Warning: Clock Setting "DRMA1_CLK" is unassigned
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u10|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "RAW2RGB:u4|dval_ctrl" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -3.392 ns for clock "sdram_pll:u7|altpll:altpll_component|_clk0" between source register "Reset_Delay:u2|oRST_0" and destination register "Sdram_Control_4Port:u9|mADDR[20]"
    Info: + Largest register to register requirement is -0.266 ns
        Info: + Setup relationship between source and destination is 0.392 ns
            Info: + Latch edge is 0.392 ns
                Info: Clock period of Destination clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.444 ns
            Info: + Shortest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination register is 2.774 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.212 ns) + CELL(0.537 ns) = 2.774 ns; Loc. = LCFF_X20_Y18_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:u9|mADDR[20]'
                Info: Total cell delay = 0.537 ns ( 19.36 % )
                Info: Total interconnect delay = 2.237 ns ( 80.64 % )
            Info: - Longest clock path from clock "iCLK_50" to source register is 3.218 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'
                Info: 2: + IC(1.722 ns) + CELL(0.537 ns) = 3.218 ns; Loc. = LCFF_X22_Y8_N5; Fanout = 16; REG Node = 'Reset_Delay:u2|oRST_0'
                Info: Total cell delay = 1.496 ns ( 46.49 % )
                Info: Total interconnect delay = 1.722 ns ( 53.51 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.126 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N5; Fanout = 16; REG Node = 'Reset_Delay:u2|oRST_0'
        Info: 2: + IC(1.445 ns) + CELL(0.150 ns) = 1.595 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u9|always3~7'
        Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.000 ns; Loc. = LCCOMB_X21_Y18_N0; Fanout = 15; COMB Node = 'Sdram_Control_4Port:u9|RD_MASK[1]~12'
        Info: 4: + IC(0.466 ns) + CELL(0.660 ns) = 3.126 ns; Loc. = LCFF_X20_Y18_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:u9|mADDR[20]'
        Info: Total cell delay = 0.960 ns ( 30.71 % )
        Info: Total interconnect delay = 2.166 ns ( 69.29 % )
Warning: Can't achieve timing requirement Clock Setup: 'sdram_pll:u7|altpll:altpll_component|_clk0' along 13600 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "sdram_pll:u7|altpll:altpll_component|_clk1"
Info: No valid register-to-register data paths exist for clock "sdram_pll:u7|altpll:altpll_component|_clk2"
Info: Slack time is -334 ps for clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" between source register "DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]" and destination register "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]"
    Info: Fmax is 93.74 MHz (period= 10.668 ns)
    Info: + Largest register to register requirement is 4.764 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 2.405 ns
                Info: Clock period of Destination clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with inverted offset of 2.405 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.595 ns
                Info: Clock period of Source clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.022 ns
            Info: + Shortest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to destination register is 2.829 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 3; REG Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
                Info: Total cell delay = 0.537 ns ( 18.98 % )
                Info: Total interconnect delay = 2.292 ns ( 81.02 % )
            Info: - Longest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to source register is 2.851 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.262 ns) + CELL(0.537 ns) = 2.851 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 4; REG Node = 'DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]'
                Info: Total cell delay = 0.537 ns ( 18.84 % )
                Info: Total interconnect delay = 2.314 ns ( 81.16 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.098 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 4; REG Node = 'DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6]'
        Info: 2: + IC(0.481 ns) + CELL(0.275 ns) = 0.756 ns; Loc. = LCCOMB_X43_Y23_N14; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3_RESYN194_BDD195'
        Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 1.290 ns; Loc. = LCCOMB_X43_Y23_N4; Fanout = 9; COMB Node = 'DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3'
        Info: 4: + IC(0.276 ns) + CELL(0.275 ns) = 1.841 ns; Loc. = LCCOMB_X43_Y23_N26; Fanout = 3; COMB Node = 'DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3'
        Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 2.248 ns; Loc. = LCCOMB_X43_Y23_N30; Fanout = 29; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1'
        Info: 6: + IC(0.828 ns) + CELL(0.149 ns) = 3.225 ns; Loc. = LCCOMB_X42_Y19_N4; Fanout = 4; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena'
        Info: 7: + IC(0.259 ns) + CELL(0.393 ns) = 3.877 ns; Loc. = LCCOMB_X42_Y19_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.948 ns; Loc. = LCCOMB_X42_Y19_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.019 ns; Loc. = LCCOMB_X42_Y19_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.090 ns; Loc. = LCCOMB_X42_Y19_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.249 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.320 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.391 ns; Loc. = LCCOMB_X42_Y19_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.462 ns; Loc. = LCCOMB_X42_Y19_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.533 ns; Loc. = LCCOMB_X42_Y19_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.604 ns; Loc. = LCCOMB_X42_Y19_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.014 ns; Loc. = LCCOMB_X42_Y19_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9'
        Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 5.098 ns; Loc. = LCFF_X42_Y19_N27; Fanout = 3; REG Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
        Info: Total cell delay = 2.738 ns ( 53.71 % )
        Info: Total interconnect delay = 2.360 ns ( 46.29 % )
Warning: Can't achieve timing requirement Clock Setup: 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0' along 127 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk1"
Info: Slack time is 3.035 ns for clock "vga_pll:u6|altpll:altpll_component|_clk0" between source register "Test_Module:u0|oRed[9]" and destination register "VGA_Controller:u1|oVGA_G[0]"
    Info: Fmax is 160.67 MHz (period= 6.224 ns)
    Info: + Largest register to register requirement is 9.004 ns
        Info: + Setup relationship between source and destination is 9.259 ns
            Info: + Latch edge is 6.631 ns
                Info: Clock period of Destination clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.628 ns
                Info: Clock period of Source clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.073 ns
            Info: + Shortest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.828 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 216; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.493 ns) + CELL(0.297 ns) = 2.828 ns; Loc. = IOC_X26_Y51_N3; Fanout = 1; REG Node = 'VGA_Controller:u1|oVGA_G[0]'
                Info: Total cell delay = 0.297 ns ( 10.50 % )
                Info: Total interconnect delay = 2.531 ns ( 89.50 % )
            Info: - Longest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to source register is 2.755 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 216; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.180 ns) + CELL(0.537 ns) = 2.755 ns; Loc. = LCFF_X16_Y14_N1; Fanout = 1; REG Node = 'Test_Module:u0|oRed[9]'
                Info: Total cell delay = 0.537 ns ( 19.49 % )
                Info: Total interconnect delay = 2.218 ns ( 80.51 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.078 ns
    Info: - Longest register to register delay is 5.969 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N1; Fanout = 1; REG Node = 'Test_Module:u0|oRed[9]'
        Info: 2: + IC(3.060 ns) + CELL(0.275 ns) = 3.335 ns; Loc. = LCCOMB_X59_Y50_N18; Fanout = 1; COMB Node = 'VGA_Controller:u1|mVGA_R[0]~4'
        Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 3.733 ns; Loc. = LCCOMB_X59_Y50_N28; Fanout = 30; COMB Node = 'VGA_Controller:u1|mVGA_R[0]~5'
        Info: 4: + IC(1.957 ns) + CELL(0.279 ns) = 5.969 ns; Loc. = IOC_X26_Y51_N3; Fanout = 1; REG Node = 'VGA_Controller:u1|oVGA_G[0]'
        Info: Total cell delay = 0.704 ns ( 11.79 % )
        Info: Total interconnect delay = 5.265 ns ( 88.21 % )
Info: Slack time is 1.907 ns for clock "GPIO_CLKIN_N1" between source register "CCD_Capture:u3|Y_Cont[11]" and destination register "RAW2RGB:u4|rGreen[8]"
    Info: Fmax is 139.22 MHz (period= 7.183 ns)
    Info: + Largest register to register requirement is 8.879 ns
        Info: + Setup relationship between source and destination is 9.090 ns
            Info: + Latch edge is 9.090 ns
                Info: Clock period of Destination clock "GPIO_CLKIN_N1" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_CLKIN_N1" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "GPIO_CLKIN_N1" to destination register is 2.825 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'
                Info: 3: + IC(1.187 ns) + CELL(0.537 ns) = 2.825 ns; Loc. = LCFF_X24_Y13_N19; Fanout = 1; REG Node = 'RAW2RGB:u4|rGreen[8]'
                Info: Total cell delay = 1.526 ns ( 54.02 % )
                Info: Total interconnect delay = 1.299 ns ( 45.98 % )
            Info: - Longest clock path from clock "GPIO_CLKIN_N1" to source register is 2.822 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'
                Info: 3: + IC(1.184 ns) + CELL(0.537 ns) = 2.822 ns; Loc. = LCFF_X24_Y15_N23; Fanout = 3; REG Node = 'CCD_Capture:u3|Y_Cont[11]'
                Info: Total cell delay = 1.526 ns ( 54.08 % )
                Info: Total interconnect delay = 1.296 ns ( 45.92 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y15_N23; Fanout = 3; REG Node = 'CCD_Capture:u3|Y_Cont[11]'
        Info: 2: + IC(0.746 ns) + CELL(0.398 ns) = 1.144 ns; Loc. = LCCOMB_X23_Y15_N24; Fanout = 1; COMB Node = 'RAW2RGB:u4|Equal2~2'
        Info: 3: + IC(0.272 ns) + CELL(0.438 ns) = 1.854 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 16; COMB Node = 'RAW2RGB:u4|Equal2~4'
        Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 2.262 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 20; COMB Node = 'RAW2RGB:u4|Equal2~5'
        Info: 5: + IC(0.782 ns) + CELL(0.275 ns) = 3.319 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 1; COMB Node = 'RAW2RGB:u4|Add0~19'
        Info: 6: + IC(0.250 ns) + CELL(0.420 ns) = 3.989 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~20'
        Info: 7: + IC(0.715 ns) + CELL(0.393 ns) = 5.097 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~48'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 5.256 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~50'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.327 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~52'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.398 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 2; COMB Node = 'RAW2RGB:u4|Add0~54'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.808 ns; Loc. = LCCOMB_X23_Y13_N20; Fanout = 1; COMB Node = 'RAW2RGB:u4|Add0~55'
        Info: 12: + IC(0.660 ns) + CELL(0.420 ns) = 6.888 ns; Loc. = LCCOMB_X24_Y13_N18; Fanout = 1; COMB Node = 'RAW2RGB:u4|rGreen~111'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 6.972 ns; Loc. = LCFF_X24_Y13_N19; Fanout = 1; REG Node = 'RAW2RGB:u4|rGreen[8]'
        Info: Total cell delay = 3.289 ns ( 47.17 % )
        Info: Total interconnect delay = 3.683 ns ( 52.83 % )
Info: Slack time is 1.791 ns for clock "iCLK_50" between source register "Reset_Delay:u2|Cont[11]" and destination register "Reset_Delay:u2|Cont[3]"
    Info: Fmax is 236.24 MHz (period= 4.233 ns)
    Info: + Largest register to register requirement is 5.810 ns
        Info: + Setup relationship between source and destination is 6.024 ns
            Info: + Latch edge is 6.024 ns
                Info: Clock period of Destination clock "iCLK_50" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "iCLK_50" to destination register is 3.331 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'
                Info: 2: + IC(1.835 ns) + CELL(0.537 ns) = 3.331 ns; Loc. = LCFF_X24_Y9_N7; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[3]'
                Info: Total cell delay = 1.496 ns ( 44.91 % )
                Info: Total interconnect delay = 1.835 ns ( 55.09 % )
            Info: - Longest clock path from clock "iCLK_50" to source register is 3.331 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'
                Info: 2: + IC(1.835 ns) + CELL(0.537 ns) = 3.331 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[11]'
                Info: Total cell delay = 1.496 ns ( 44.91 % )
                Info: Total interconnect delay = 1.835 ns ( 55.09 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.019 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N23; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[11]'
        Info: 2: + IC(0.723 ns) + CELL(0.275 ns) = 0.998 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'Reset_Delay:u2|Equal0~4'
        Info: 3: + IC(0.717 ns) + CELL(0.410 ns) = 2.125 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 2; COMB Node = 'Reset_Delay:u2|Equal0~6'
        Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 2.662 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 32; COMB Node = 'Reset_Delay:u2|Equal0~12'
        Info: 5: + IC(0.697 ns) + CELL(0.660 ns) = 4.019 ns; Loc. = LCFF_X24_Y9_N7; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[3]'
        Info: Total cell delay = 1.620 ns ( 40.31 % )
        Info: Total interconnect delay = 2.399 ns ( 59.69 % )
Info: No valid register-to-register data paths exist for clock "iTD1_CLK27"
Info: No valid register-to-register data paths exist for clock "GPIO_CLKOUT_N1"
Info: No valid register-to-register data paths exist for clock "oDRAM0_CLK"
Info: Slack time is 1.281 ns for clock "iCLK_50_4" between source register "DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request" and destination register "DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1"
    Info: + Largest register to register requirement is 2.422 ns
        Info: + Setup relationship between source and destination is 2.595 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "iCLK_50_4" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.405 ns
                Info: Clock period of Source clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.041 ns
            Info: + Shortest clock path from clock "iCLK_50_4" to destination register is 2.847 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'
                Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X44_Y15_N15; Fanout = 1; REG Node = 'DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1'
                Info: Total cell delay = 1.526 ns ( 53.60 % )
                Info: Total interconnect delay = 1.321 ns ( 46.40 % )
            Info: - Longest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to source register is 2.806 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 2.806 ns; Loc. = LCFF_X44_Y16_N23; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request'
                Info: Total cell delay = 0.537 ns ( 19.14 % )
                Info: Total interconnect delay = 2.269 ns ( 80.86 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 1.141 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y16_N23; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request'
        Info: 2: + IC(0.775 ns) + CELL(0.366 ns) = 1.141 ns; Loc. = LCFF_X44_Y15_N15; Fanout = 1; REG Node = 'DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1'
        Info: Total cell delay = 0.366 ns ( 32.08 % )
        Info: Total interconnect delay = 0.775 ns ( 67.92 % )
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 110.86 MHz between source register "sld_hub:sld_hub_inst|irsr_reg[1]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 9.02 ns)
    Info: + Longest register to register delay is 4.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[1]'
        Info: 2: + IC(1.357 ns) + CELL(0.371 ns) = 1.728 ns; Loc. = LCCOMB_X35_Y23_N16; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst|Equal3~0'
        Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 2.436 ns; Loc. = LCCOMB_X35_Y23_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~8'
        Info: 4: + IC(0.718 ns) + CELL(0.150 ns) = 3.304 ns; Loc. = LCCOMB_X34_Y24_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~11'
        Info: 5: + IC(0.489 ns) + CELL(0.419 ns) = 4.212 ns; Loc. = LCCOMB_X33_Y24_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~10'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.296 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.462 ns ( 34.03 % )
        Info: Total interconnect delay = 2.834 ns ( 65.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.656 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 4.656 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.537 ns ( 11.53 % )
            Info: Total interconnect delay = 4.119 ns ( 88.47 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.656 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 4.656 ns; Loc. = LCFF_X33_Y24_N23; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[1]'
            Info: Total cell delay = 0.537 ns ( 11.53 % )
            Info: Total interconnect delay = 4.119 ns ( 88.47 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "altera_internal_jtag~UPDATEUSER" Internal fmax is restricted to 500.0 MHz between source register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]" and destination register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]"
    Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.950 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y25_N15; Fanout = 5; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]'
            Info: 2: + IC(0.290 ns) + CELL(0.660 ns) = 0.950 ns; Loc. = LCFF_X33_Y25_N21; Fanout = 2; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]'
            Info: Total cell delay = 0.660 ns ( 69.47 % )
            Info: Total interconnect delay = 0.290 ns ( 30.53 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~UPDATEUSER" to destination register is 6.682 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'
                Info: 2: + IC(4.911 ns) + CELL(0.000 ns) = 4.911 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'
                Info: 3: + IC(1.234 ns) + CELL(0.537 ns) = 6.682 ns; Loc. = LCFF_X33_Y25_N21; Fanout = 2; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]'
                Info: Total cell delay = 0.537 ns ( 8.04 % )
                Info: Total interconnect delay = 6.145 ns ( 91.96 % )
            Info: - Longest clock path from clock "altera_internal_jtag~UPDATEUSER" to source register is 6.682 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'
                Info: 2: + IC(4.911 ns) + CELL(0.000 ns) = 4.911 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'
                Info: 3: + IC(1.234 ns) + CELL(0.537 ns) = 6.682 ns; Loc. = LCFF_X33_Y25_N15; Fanout = 5; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]'
                Info: Total cell delay = 0.537 ns ( 8.04 % )
                Info: Total interconnect delay = 6.145 ns ( 91.96 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~CLKDRUSER" has Internal fmax of 378.5 MHz between source register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]" and destination register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]" (period= 2.642 ns)
    Info: + Longest register to register delay is 2.426 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y26_N21; Fanout = 6; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]'
        Info: 2: + IC(0.366 ns) + CELL(0.413 ns) = 0.779 ns; Loc. = LCCOMB_X33_Y26_N0; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~6'
        Info: 3: + IC(0.246 ns) + CELL(0.416 ns) = 1.441 ns; Loc. = LCCOMB_X33_Y26_N26; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~7'
        Info: 4: + IC(0.463 ns) + CELL(0.438 ns) = 2.342 ns; Loc. = LCCOMB_X32_Y26_N16; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.426 ns; Loc. = LCFF_X32_Y26_N17; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]'
        Info: Total cell delay = 1.351 ns ( 55.69 % )
        Info: Total interconnect delay = 1.075 ns ( 44.31 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~CLKDRUSER" to destination register is 6.432 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
            Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
            Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 6.432 ns; Loc. = LCFF_X32_Y26_N17; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]'
            Info: Total cell delay = 0.537 ns ( 8.35 % )
            Info: Total interconnect delay = 5.895 ns ( 91.65 % )
        Info: - Longest clock path from clock "altera_internal_jtag~CLKDRUSER" to source register is 6.434 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
            Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
            Info: 3: + IC(1.232 ns) + CELL(0.537 ns) = 6.434 ns; Loc. = LCFF_X33_Y26_N21; Fanout = 6; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]'
            Info: Total cell delay = 0.537 ns ( 8.35 % )
            Info: Total interconnect delay = 5.897 ns ( 91.65 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Clock period specified in clock requirement for clock "sdram_pll:u7|altpll:altpll_component|_clk0" must be greater than or equal to the I/O edge rate limit of 4.760 ns in the currently selected device
Warning: Clock period specified for PLL output clock "sdram_pll:u7|altpll:altpll_component|_clk2" must be greater than or equal to 2.777 ns for output I/O "oDRAM1_CLK"
Info: Minimum slack time is 391 ps for clock "sdram_pll:u7|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u9|command:command1|do_rw" and destination register "Sdram_Control_4Port:u9|command:command1|do_rw"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y17_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9|command:command1|do_rw'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X7_Y17_N4; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u9|command:command1|do_rw~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X7_Y17_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9|command:command1|do_rw'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.618 ns
                Info: Clock period of Destination clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.618 ns
                Info: Clock period of Source clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination register is 2.741 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.179 ns) + CELL(0.537 ns) = 2.741 ns; Loc. = LCFF_X7_Y17_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 19.59 % )
                Info: Total interconnect delay = 2.204 ns ( 80.41 % )
            Info: - Shortest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to source register is 2.741 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.179 ns) + CELL(0.537 ns) = 2.741 ns; Loc. = LCFF_X7_Y17_N5; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 19.59 % )
                Info: Total interconnect delay = 2.204 ns ( 80.41 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" between source register "DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]" and destination register "DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y16_N29; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X41_Y16_N28; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter~19'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X41_Y16_N29; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.595 ns
                Info: Clock period of Destination clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.595 ns
                Info: Clock period of Source clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to destination register is 2.802 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.802 ns; Loc. = LCFF_X41_Y16_N29; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]'
                Info: Total cell delay = 0.537 ns ( 19.16 % )
                Info: Total interconnect delay = 2.265 ns ( 80.84 % )
            Info: - Shortest clock path from clock "DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0" to source register is 2.802 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0'
                Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl'
                Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.802 ns; Loc. = LCFF_X41_Y16_N29; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance|uart:the_uart|uart_rx:the_uart_rx|baud_rate_counter[0]'
                Info: Total cell delay = 0.537 ns ( 19.16 % )
                Info: Total interconnect delay = 2.265 ns ( 80.84 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "vga_pll:u6|altpll:altpll_component|_clk0" between source register "VGA_Controller:u1|mVGA_V_SYNC" and destination register "VGA_Controller:u1|mVGA_V_SYNC"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y50_N3; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X60_Y50_N2; Fanout = 1; COMB Node = 'VGA_Controller:u1|mVGA_V_SYNC~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X60_Y50_N3; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.628 ns
                Info: Clock period of Destination clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.628 ns
                Info: Clock period of Source clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.824 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 216; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 2.824 ns; Loc. = LCFF_X60_Y50_N3; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 19.02 % )
                Info: Total interconnect delay = 2.287 ns ( 80.98 % )
            Info: - Shortest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to source register is 2.824 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 216; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 2.824 ns; Loc. = LCFF_X60_Y50_N3; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 19.02 % )
                Info: Total interconnect delay = 2.287 ns ( 80.98 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "GPIO_CLKIN_N1" between source register "CCD_Capture:u3|mCCD_FVAL" and destination register "CCD_Capture:u3|mCCD_FVAL"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 20; REG Node = 'CCD_Capture:u3|mCCD_FVAL'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X20_Y16_N4; Fanout = 1; COMB Node = 'CCD_Capture:u3|mCCD_FVAL~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 20; REG Node = 'CCD_Capture:u3|mCCD_FVAL'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "GPIO_CLKIN_N1" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_CLKIN_N1" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "GPIO_CLKIN_N1" to destination register is 2.832 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'
                Info: 3: + IC(1.194 ns) + CELL(0.537 ns) = 2.832 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 20; REG Node = 'CCD_Capture:u3|mCCD_FVAL'
                Info: Total cell delay = 1.526 ns ( 53.88 % )
                Info: Total interconnect delay = 1.306 ns ( 46.12 % )
            Info: - Shortest clock path from clock "GPIO_CLKIN_N1" to source register is 2.832 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'
                Info: 3: + IC(1.194 ns) + CELL(0.537 ns) = 2.832 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 20; REG Node = 'CCD_Capture:u3|mCCD_FVAL'
                Info: Total cell delay = 1.526 ns ( 53.88 % )
                Info: Total interconnect delay = 1.306 ns ( 46.12 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.789 ns for clock "iCLK_50" between source register "I2C_CCD_Config:u10|senosr_exposure[6]" and destination register "I2C_CCD_Config:u10|mI2C_DATA[6]"
    Info: + Shortest register to register delay is 1.235 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y3_N9; Fanout = 5; REG Node = 'I2C_CCD_Config:u10|senosr_exposure[6]'
        Info: 2: + IC(0.731 ns) + CELL(0.420 ns) = 1.151 ns; Loc. = LCCOMB_X52_Y3_N28; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10|Mux17~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.235 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 1; REG Node = 'I2C_CCD_Config:u10|mI2C_DATA[6]'
        Info: Total cell delay = 0.504 ns ( 40.81 % )
        Info: Total interconnect delay = 0.731 ns ( 59.19 % )
    Info: - Smallest register to register requirement is 4.024 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "iCLK_50" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.008 ns
            Info: + Longest clock path from clock "iCLK_50" to destination register is 6.909 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'
                Info: 2: + IC(0.660 ns) + CELL(0.787 ns) = 2.406 ns; Loc. = LCFF_X50_Y4_N1; Fanout = 3; REG Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK'
                Info: 3: + IC(2.712 ns) + CELL(0.000 ns) = 5.118 ns; Loc. = CLKCTRL_G7; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(1.254 ns) + CELL(0.537 ns) = 6.909 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 1; REG Node = 'I2C_CCD_Config:u10|mI2C_DATA[6]'
                Info: Total cell delay = 2.283 ns ( 33.04 % )
                Info: Total interconnect delay = 4.626 ns ( 66.96 % )
            Info: - Shortest clock path from clock "iCLK_50" to source register is 2.901 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'
                Info: 2: + IC(1.405 ns) + CELL(0.537 ns) = 2.901 ns; Loc. = LCFF_X50_Y3_N9; Fanout = 5; REG Node = 'I2C_CCD_Config:u10|senosr_exposure[6]'
                Info: Total cell delay = 1.496 ns ( 51.57 % )
                Info: Total interconnect delay = 1.405 ns ( 48.43 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement iCLK_50 along 189 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "iCLK_50_4" between source register "DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg" and destination register "DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y15_N20; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "iCLK_50_4" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "iCLK_50_4" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "iCLK_50_4" to destination register is 2.847 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'
                Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg'
                Info: Total cell delay = 1.526 ns ( 53.60 % )
                Info: Total interconnect delay = 1.321 ns ( 46.40 % )
            Info: - Shortest clock path from clock "iCLK_50_4" to source register is 2.847 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'
                Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg'
                Info: Total cell delay = 1.526 ns ( 53.60 % )
                Info: Total interconnect delay = 1.321 ns ( 46.40 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve timing requirement tsu along 32 path(s). See Report window for details.
Info: Slack time is -395 ps for clock "iCLK_50" between source pin "DRAM_DQ[31]" and destination register "Sdram_Control_4Port:u9|mDATAOUT[15]"
    Info: + tsu requirement for source pin and destination register is 1.000 ns
    Info: - tsu from clock to input pin is 1.395 ns
        Info: + Longest pin to register delay is 1.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB2; Fanout = 1; PIN Node = 'DRAM_DQ[31]'
            Info: 2: + IC(0.000 ns) + CELL(1.229 ns) = 1.229 ns; Loc. = IOC_X0_Y14_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u9|mDATAOUT[15]'
            Info: Total cell delay = 1.229 ns ( 100.00 % )
        Info: - Offset between input clock "iCLK_50" and output clock "sdram_pll:u7|altpll:altpll_component|_clk0" is -2.618 ns
        Info: + Micro setup delay of destination is 0.076 ns
        Info: - Shortest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination register is 2.528 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.235 ns) + CELL(0.268 ns) = 2.528 ns; Loc. = IOC_X0_Y14_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u9|mDATAOUT[15]'
            Info: Total cell delay = 0.268 ns ( 10.60 % )
            Info: Total interconnect delay = 2.260 ns ( 89.40 % )
Warning: Can't achieve timing requirement tco along 161 path(s). See Report window for details.
Info: Slack time is -5.022 ns for clock "iCLK_50" between source memory "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]" and destination pin "DRAM_DQ[11]"
    Info: + tco requirement for source memory and destination pin is 1.000 ns
    Info: - tco from clock to output pin is 6.022 ns
        Info: + Offset between input clock "iCLK_50" and output clock "sdram_pll:u7|altpll:altpll_component|_clk0" is -2.618 ns
        Info: + Longest clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to source memory is 2.839 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.179 ns) + CELL(0.635 ns) = 2.839 ns; Loc. = M4K_X17_Y6; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]'
            Info: Total cell delay = 0.635 ns ( 22.37 % )
            Info: Total interconnect delay = 2.204 ns ( 77.63 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Longest memory to pin delay is 5.592 ns
            Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X17_Y6; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]'
            Info: 2: + IC(0.920 ns) + CELL(0.271 ns) = 1.279 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8|mDATAIN[11]~27'
            Info: 3: + IC(1.661 ns) + CELL(2.652 ns) = 5.592 ns; Loc. = PIN_AF3; Fanout = 0; PIN Node = 'DRAM_DQ[11]'
            Info: Total cell delay = 3.011 ns ( 53.84 % )
            Info: Total interconnect delay = 2.581 ns ( 46.16 % )
Info: Longest tpd from source pin "iSW[3]" to destination pin "oLEDR[3]" is 10.590 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW[3]'
    Info: 2: + IC(6.920 ns) + CELL(2.818 ns) = 10.590 ns; Loc. = PIN_AJ4; Fanout = 0; PIN Node = 'oLEDR[3]'
    Info: Total cell delay = 3.670 ns ( 34.66 % )
    Info: Total interconnect delay = 6.920 ns ( 65.34 % )
Info: th for register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~CLKDRUSER") is 3.193 ns
    Info: + Longest clock path from clock "altera_internal_jtag~CLKDRUSER" to destination register is 6.432 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
        Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
        Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 6.432 ns; Loc. = LCFF_X31_Y25_N17; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967'
        Info: Total cell delay = 0.537 ns ( 8.35 % )
        Info: Total interconnect delay = 5.895 ns ( 91.65 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.505 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 20; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(3.139 ns) + CELL(0.366 ns) = 3.505 ns; Loc. = LCFF_X31_Y25_N17; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967'
        Info: Total cell delay = 0.366 ns ( 10.44 % )
        Info: Total interconnect delay = 3.139 ns ( 89.56 % )
Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (High) along 1151 path(s). See Report window for details.
Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (Low) along 1151 path(s). See Report window for details.
Info: Minimum pulse width minimum slack time is -1.477 ns between clock "sdram_pll:u7|altpll:altpll_component|_clk0" and destination register "Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg"
    Info: + non-inverted clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination has high pulse width of 0.903 ns
        Info: Clock period of Source clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with non-inverted offset of -2.618 ns and duty cycle of 50
    Info: - Register "Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg" has a high minimum pulse width requirement of 2.380 ns
Info: Minimum pulse width minimum slack time is -1.476 ns between clock "sdram_pll:u7|altpll:altpll_component|_clk0" and destination register "Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg"
    Info: + non-inverted clock path from clock "sdram_pll:u7|altpll:altpll_component|_clk0" to destination has low pulse width of 0.904 ns
        Info: Clock period of Source clock "sdram_pll:u7|altpll:altpll_component|_clk0" is 1.807 ns with non-inverted offset of -2.618 ns and duty cycle of 50
    Info: - Register "Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg" has a low minimum pulse width requirement of 2.380 ns
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 271 megabytes
    Info: Processing ended: Fri Oct 27 16:00:58 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


