Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:30:37 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha256_w1_g4_i32_o32.rpt
| Design       : SHA256_AXI4_STREAM
| Device       : 7a35tfgg484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 3736 |     0 |     20800 | 17.96 |
|   LUT as Logic             | 3672 |     0 |     20800 | 17.65 |
|   LUT as Memory            |   64 |     0 |      9600 |  0.67 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   64 |     0 |           |       |
| Slice Registers            | 1498 |     0 |     41600 |  3.60 |
|   Register as Flip Flop    | 1498 |     0 |     41600 |  3.60 |
|   Register as Latch        |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                   |  126 |     0 |     16300 |  0.77 |
| F8 Muxes                   |    0 |     0 |      8150 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 277   |          Yes |           - |          Set |
| 1157  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 64    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| Slice                                     | 1053 |     0 |      8150 | 12.92 |
|   SLICEL                                  |  686 |     0 |           |       |
|   SLICEM                                  |  367 |     0 |           |       |
| LUT as Logic                              | 3672 |     0 |     20800 | 17.65 |
|   using O5 output only                    |    0 |       |           |       |
|   using O6 output only                    | 3048 |       |           |       |
|   using O5 and O6                         |  624 |       |           |       |
| LUT as Memory                             |   64 |     0 |      9600 |  0.67 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |   64 |     0 |           |       |
|     using O5 output only                  |   64 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       | 1262 |     0 |     20800 |  6.07 |
|   fully used LUT-FF pairs                 |  123 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  888 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1119 |       |           |       |
| Unique Control Sets                       |   75 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   80 |     0 |       250 | 32.00 |
|   IOB Master Pads           |   38 |       |           |       |
|   IOB Slave Pads            |   40 |       |           |       |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 1460 |                 LUT |
| FDCE     | 1157 |        Flop & Latch |
| LUT5     |  820 |                 LUT |
| LUT2     |  816 |                 LUT |
| LUT3     |  651 |                 LUT |
| LUT4     |  537 |                 LUT |
| FDPE     |  277 |        Flop & Latch |
| CARRY4   |  200 |          CarryLogic |
| MUXF7    |  126 |               MuxFx |
| SRL16E   |   64 |  Distributed Memory |
| FDRE     |   64 |        Flop & Latch |
| IBUF     |   41 |                  IO |
| OBUF     |   39 |                  IO |
| LUT1     |   12 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:30:50 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha256_w1_g4_i32_o32.rpt -append
| Design       : SHA256_AXI4_STREAM
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 CORE/PRE_PROC/remain_out_size_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ACLK  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORE/PRE_PROC/symbol_size_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (ACLK rise@4.800ns - ACLK rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 2.749ns (62.639%)  route 1.640ns (37.361%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.714ns = ( 8.514 - 4.800 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    U20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.915     0.915 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.607    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.688 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1562, routed)        1.368     4.056    CORE/PRE_PROC/ACLK_IBUF_BUFG
    SLICE_X9Y13          FDPE                                         r  CORE/PRE_PROC/remain_out_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDPE (Prop_fdpe_C_Q)         0.379     4.435 f  CORE/PRE_PROC/remain_out_size_reg[1]/Q
                         net (fo=8, routed)           0.559     4.994    CORE/PRE_PROC/O_BUF/remain_out_size_reg[3][1]
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.105     5.099 r  CORE/PRE_PROC/O_BUF/curr_state[1]_i_3/O
                         net (fo=13, routed)          0.294     5.393    CORE/PRE_PROC/O_BUF/curr_state_reg[1]
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.105     5.498 f  CORE/PRE_PROC/O_BUF/done_pending_i_2__1/O
                         net (fo=58, routed)          0.206     5.704    CORE/PRE_PROC/O_BUF/i_ready_reg_0
    SLICE_X10Y12         LUT5 (Prop_lut5_I0_O)        0.105     5.809 r  CORE/PRE_PROC/O_BUF/symbol_size[2]_i_5/O
                         net (fo=1, routed)           0.315     6.124    CORE/PRE_PROC/O_BUF/symbol_size[2]_i_5_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.542 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.542    CORE/PRE_PROC/O_BUF/symbol_size_reg[2]_i_2_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.640 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    CORE/PRE_PROC/O_BUF/symbol_size_reg[6]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.738 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    CORE/PRE_PROC/O_BUF/symbol_size_reg[10]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.836 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    CORE/PRE_PROC/O_BUF/symbol_size_reg[14]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.934 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    CORE/PRE_PROC/O_BUF/symbol_size_reg[18]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.032 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.032    CORE/PRE_PROC/O_BUF/symbol_size_reg[22]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.130 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    CORE/PRE_PROC/O_BUF/symbol_size_reg[26]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.228 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    CORE/PRE_PROC/O_BUF/symbol_size_reg[30]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.326 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    CORE/PRE_PROC/O_BUF/symbol_size_reg[34]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.424 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    CORE/PRE_PROC/O_BUF/symbol_size_reg[38]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.522 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.522    CORE/PRE_PROC/O_BUF/symbol_size_reg[42]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.620 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.620    CORE/PRE_PROC/O_BUF/symbol_size_reg[46]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.718 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.726    CORE/PRE_PROC/O_BUF/symbol_size_reg[50]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.824 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.824    CORE/PRE_PROC/O_BUF/symbol_size_reg[54]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.922 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.922    CORE/PRE_PROC/O_BUF/symbol_size_reg[58]_i_1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.187 r  CORE/PRE_PROC/O_BUF/symbol_size_reg[62]_i_1/O[1]
                         net (fo=1, routed)           0.258     8.445    CORE/PRE_PROC/O_BUF_n_70
    SLICE_X11Y28         FDCE                                         r  CORE/PRE_PROC/symbol_size_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       4.800     4.800 r  
    U20                                               0.000     4.800 r  ACLK (IN)
                         net (fo=0)                   0.000     4.800    ACLK
    U20                  IBUF (Prop_ibuf_I_O)         0.784     5.584 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     7.188    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.265 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=1562, routed)        1.250     8.514    CORE/PRE_PROC/ACLK_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  CORE/PRE_PROC/symbol_size_reg[63]/C
                         clock pessimism              0.290     8.804    
                         clock uncertainty           -0.035     8.769    
    SLICE_X11Y28         FDCE (Setup_fdce_C_D)       -0.169     8.600    CORE/PRE_PROC/symbol_size_reg[63]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  0.155    




