# Reading C:/Modelsim_SE10.2/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.2c Jul 19 2013 
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile C:/a_max/max/xlinx/max/FIFO_sim/sim/fifo_sim.mpf 
# Loading project fifo_sim
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying C:/a_max/max/xlinx/max/FIFO_sim/sim/fifo_sim.mpf
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module ASYNC_FIFO_V5_1
# -- Compiling module BLKMEMDP_V4_0
# -- Compiling module BLKMEMDP_V5_0
# -- Compiling module BLKMEMDP_V6_0
# -- Compiling module BLKMEMDP_V6_1
# -- Compiling module BLKMEMDP_V6_2
# -- Compiling module BLKMEMDP_V6_3
# -- Compiling module BLKMEMSP_V4_0
# -- Compiling module BLKMEMSP_V5_0
# -- Compiling module BLKMEMSP_V6_0
# -- Compiling module BLKMEMSP_V6_2
# -- Compiling module BLK_MEM_GEN_V2_1_output_stage
# -- Compiling module BLK_MEM_GEN_V2_1
# -- Compiling module BLK_MEM_GEN_V2_1_xst
# -- Compiling module BLK_MEM_GEN_V2_2_output_stage
# -- Compiling module BLK_MEM_GEN_V2_2
# -- Compiling module BLK_MEM_GEN_V2_2_xst
# -- Compiling module BLK_MEM_GEN_V2_4_output_stage
# -- Compiling module BLK_MEM_GEN_V2_4
# -- Compiling module BLK_MEM_GEN_V2_4_xst
# -- Compiling module BLK_MEM_GEN_V2_5_output_stage
# -- Compiling module BLK_MEM_GEN_V2_5
# -- Compiling module BLK_MEM_GEN_V2_5_xst
# -- Compiling module BLK_MEM_GEN_V2_6_output_stage
# -- Compiling module BLK_MEM_GEN_V2_6
# -- Compiling module BLK_MEM_GEN_V2_6_xst
# -- Compiling module BLK_MEM_GEN_V2_7_output_stage
# -- Compiling module BLK_MEM_GEN_V2_7
# -- Compiling module BLK_MEM_GEN_V2_7_xst
# -- Compiling module BLK_MEM_GEN_V3_1_output_stage
# -- Compiling module BLK_MEM_GEN_V3_1
# -- Compiling module BLK_MEM_GEN_V3_1_xst
# -- Compiling module BLK_MEM_GEN_V3_2_output_stage
# -- Compiling module BLK_MEM_GEN_V3_2
# -- Compiling module BLK_MEM_GEN_V3_2_xst
# -- Compiling module BLK_MEM_GEN_V3_3_output_stage
# -- Compiling module BLK_MEM_GEN_V3_3
# -- Compiling module BLK_MEM_GEN_V3_3_xst
# -- Compiling module BLK_MEM_GEN_V4_1_output_stage
# -- Compiling module BLK_MEM_GEN_V4_1_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V4_1_mem_module
# -- Compiling module BLK_MEM_GEN_V4_1
# -- Compiling module BLK_MEM_GEN_V4_1_xst
# -- Compiling module BLK_MEM_GEN_V4_2_output_stage
# -- Compiling module BLK_MEM_GEN_V4_2_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V4_2_mem_module
# -- Compiling module BLK_MEM_GEN_V4_2
# -- Compiling module BLK_MEM_GEN_V4_2_xst
# -- Compiling module BLK_MEM_GEN_V4_3_output_stage
# -- Compiling module BLK_MEM_GEN_V4_3_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V4_3_mem_module
# -- Compiling module BLK_MEM_GEN_V4_3
# -- Compiling module BLK_MEM_GEN_V4_3_xst
# -- Compiling module BLK_MEM_GEN_V5_2_output_stage
# -- Compiling module BLK_MEM_GEN_V5_2_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V5_2_mem_module
# -- Compiling module BLK_MEM_GEN_V5_2
# -- Compiling module BLK_MEM_GEN_V5_2_xst
# -- Compiling module STATE_LOGIC
# -- Compiling module beh_vlog_muxf7
# -- Compiling module beh_vlog_ff_clr
# -- Compiling module beh_vlog_ff_pre
# -- Compiling module beh_vlog_ff_ce_clr
# -- Compiling module write_netlist
# -- Compiling module read_netlist
# -- Compiling module blk_mem_axi_write_wrapper_beh_v
# -- Compiling module blk_mem_axi_read_wrapper_beh_v
# -- Compiling module BLK_MEM_GEN_V6_1_output_stage
# -- Compiling module BLK_MEM_GEN_V6_1_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V6_1_mem_module
# -- Compiling module BLK_MEM_GEN_V6_1
# -- Compiling module BLK_MEM_GEN_V6_1_xst
# -- Compiling module STATE_LOGIC_V6_2
# -- Compiling module beh_vlog_muxf7_V6_2
# -- Compiling module beh_vlog_ff_clr_V6_2
# -- Compiling module beh_vlog_ff_pre_V6_2
# -- Compiling module beh_vlog_ff_ce_clr_V6_2
# -- Compiling module write_netlist_V6_2
# -- Compiling module read_netlist_V6_2
# -- Compiling module blk_mem_axi_write_wrapper_beh_V6_2
# -- Compiling module blk_mem_axi_read_wrapper_beh_V6_2
# -- Compiling module blk_mem_axi_regs_fwd
# -- Compiling module BLK_MEM_GEN_V6_2_output_stage
# -- Compiling module BLK_MEM_GEN_V6_2_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V6_2_mem_module
# -- Compiling module BLK_MEM_GEN_V6_2
# -- Compiling module BLK_MEM_GEN_V6_2_xst
# -- Compiling module STATE_LOGIC_V6_3
# -- Compiling module beh_vlog_muxf7_V6_3
# -- Compiling module beh_vlog_ff_clr_V6_3
# -- Compiling module beh_vlog_ff_pre_V6_3
# -- Compiling module beh_vlog_ff_ce_clr_V6_3
# -- Compiling module write_netlist_V6_3
# -- Compiling module read_netlist_V6_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_V6_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_V6_3
# -- Compiling module blk_mem_axi_regs_fwd_v6_3
# -- Compiling module BLK_MEM_GEN_V6_3_output_stage
# -- Compiling module BLK_MEM_GEN_V6_3_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V6_3_mem_module
# -- Compiling module BLK_MEM_GEN_V6_3
# -- Compiling module BLK_MEM_GEN_V6_3_xst
# -- Compiling module STATE_LOGIC_V6_4
# -- Compiling module beh_vlog_muxf7_V6_4
# -- Compiling module beh_vlog_ff_clr_V6_4
# -- Compiling module beh_vlog_ff_pre_V6_4
# -- Compiling module beh_vlog_ff_ce_clr_V6_4
# -- Compiling module write_netlist_V6_4
# -- Compiling module read_netlist_V6_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_V6_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_V6_4
# -- Compiling module blk_mem_axi_regs_fwd_v6_4
# -- Compiling module BLK_MEM_GEN_V6_4_output_stage
# -- Compiling module BLK_MEM_GEN_V6_4_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V6_4_mem_module
# -- Compiling module BLK_MEM_GEN_V6_4
# -- Compiling module BLK_MEM_GEN_V6_4_xst
# -- Compiling module STATE_LOGIC_V7_1
# -- Compiling module beh_vlog_muxf7_V7_1
# -- Compiling module beh_vlog_ff_clr_V7_1
# -- Compiling module beh_vlog_ff_pre_V7_1
# -- Compiling module beh_vlog_ff_ce_clr_V7_1
# -- Compiling module write_netlist_V7_1
# -- Compiling module read_netlist_V7_1
# -- Compiling module blk_mem_axi_write_wrapper_beh_V7_1
# -- Compiling module blk_mem_axi_read_wrapper_beh_V7_1
# -- Compiling module blk_mem_axi_regs_fwd_v7_1
# -- Compiling module BLK_MEM_GEN_V7_1_output_stage
# -- Compiling module BLK_MEM_GEN_V7_1_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V7_1_mem_module
# -- Compiling module BLK_MEM_GEN_V7_1
# -- Compiling module BLK_MEM_GEN_V7_1_xst
# -- Compiling module STATE_LOGIC_V7_2
# -- Compiling module beh_vlog_muxf7_V7_2
# -- Compiling module beh_vlog_ff_clr_V7_2
# -- Compiling module beh_vlog_ff_pre_V7_2
# -- Compiling module beh_vlog_ff_ce_clr_V7_2
# -- Compiling module write_netlist_V7_2
# -- Compiling module read_netlist_V7_2
# -- Compiling module blk_mem_axi_write_wrapper_beh_V7_2
# -- Compiling module blk_mem_axi_read_wrapper_beh_V7_2
# -- Compiling module blk_mem_axi_regs_fwd_v7_2
# -- Compiling module BLK_MEM_GEN_V7_2_output_stage
# -- Compiling module BLK_MEM_GEN_V7_2_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V7_2_mem_module
# -- Compiling module BLK_MEM_GEN_V7_2
# -- Compiling module BLK_MEM_GEN_V7_2_xst
# -- Compiling module STATE_LOGIC_V7_3
# -- Compiling module beh_vlog_muxf7_V7_3
# -- Compiling module beh_vlog_ff_clr_V7_3
# -- Compiling module beh_vlog_ff_pre_V7_3
# -- Compiling module beh_vlog_ff_ce_clr_V7_3
# -- Compiling module write_netlist_V7_3
# -- Compiling module read_netlist_V7_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_V7_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_V7_3
# -- Compiling module blk_mem_axi_regs_fwd_v7_3
# -- Compiling module BLK_MEM_GEN_V7_3_output_stage
# -- Compiling module BLK_MEM_GEN_V7_3_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V7_3_mem_module
# -- Compiling module BLK_MEM_GEN_V7_3
# -- Compiling module BLK_MEM_GEN_V7_3_xst
# -- Compiling module C_ACCUM_V4_0
# -- Compiling module C_ACCUM_V5_0
# -- Compiling module C_ACCUM_V5_1
# -- Compiling module C_ACCUM_V6_0
# -- Compiling module C_ACCUM_V7_0
# -- Compiling module C_ADDSUB_V4_0
# -- Compiling module C_ADDSUB_V5_0
# -- Compiling module C_ADDSUB_V6_0
# -- Compiling module C_ADDSUB_V7_0
# -- Compiling module C_COMPARE_V4_0
# -- Compiling module C_COMPARE_V5_0
# -- Compiling module C_COMPARE_V6_0
# -- Compiling module C_COMPARE_V7_0
# -- Compiling module C_COUNTER_BINARY_V4_0
# -- Compiling module C_COUNTER_BINARY_V5_0
# -- Compiling module C_COUNTER_BINARY_V6_0
# -- Compiling module C_COUNTER_BINARY_V7_0
# -- Compiling module C_DA_FIR_V7_0
# -- Compiling module C_DA_FIR_V9_0
# ** Warning: ./xilinx_lib/C_DA_FIR_V9_0.v(191): (vlog-2263) Redefinition of macro: MAX_NUMBER_SAMPLES.
# 
# ** Warning: ./xilinx_lib/C_DECODE_BINARY_V4_0.v(18): (vlog-2263) Redefinition of macro: all0s.
# 
# -- Compiling module C_DECODE_BINARY_V4_0
# -- Compiling module C_DECODE_BINARY_V5_0
# -- Compiling module C_DECODE_BINARY_V6_0
# -- Compiling module C_DECODE_BINARY_V7_0
# ** Warning: ./xilinx_lib/C_DIST_MEM_V5_0.v(14): (vlog-2263) Redefinition of macro: all1s.
# 
# ** Warning: ./xilinx_lib/C_DIST_MEM_V5_0.v(15): (vlog-2263) Redefinition of macro: allXs.
# 
# -- Compiling module C_DIST_MEM_V5_0
# -- Compiling module C_DIST_MEM_V6_0
# -- Compiling module C_DIST_MEM_V7_0
# -- Compiling module C_DIST_MEM_V7_1
# -- Compiling module C_GATE_BIT_BUS_V4_0
# -- Compiling module C_GATE_BIT_BUS_V5_0
# -- Compiling module C_GATE_BIT_BUS_V6_0
# -- Compiling module C_GATE_BIT_BUS_V7_0
# -- Compiling module C_GATE_BIT_V4_0
# -- Compiling module C_GATE_BIT_V5_0
# -- Compiling module C_GATE_BIT_V6_0
# -- Compiling module C_GATE_BIT_V7_0
# -- Compiling module C_GATE_BUS_V4_0
# -- Compiling module C_GATE_BUS_V5_0
# -- Compiling module C_GATE_BUS_V6_0
# -- Compiling module C_GATE_BUS_V7_0
# -- Compiling module C_MUX_BIT_V4_0
# -- Compiling module C_MUX_BIT_V5_0
# -- Compiling module C_MUX_BIT_V6_0
# -- Compiling module C_MUX_BIT_V7_0
# -- Compiling module C_MUX_BUS_V4_0
# -- Compiling module C_MUX_BUS_V5_0
# -- Compiling module C_MUX_BUS_V6_0
# -- Compiling module C_MUX_BUS_V7_0
# -- Compiling module C_MUX_SLICE_BUFE_V4_0
# -- Compiling module C_MUX_SLICE_BUFE_V5_0
# -- Compiling module C_MUX_SLICE_BUFE_V6_0
# -- Compiling module C_MUX_SLICE_BUFE_V7_0
# -- Compiling module C_MUX_SLICE_BUFT_V4_0
# -- Compiling module C_MUX_SLICE_BUFT_V5_0
# -- Compiling module C_MUX_SLICE_BUFT_V6_0
# -- Compiling module C_MUX_SLICE_BUFT_V7_0
# -- Compiling module C_REG_FD_V4_0
# -- Compiling module C_REG_FD_V5_0
# -- Compiling module C_REG_FD_V6_0
# -- Compiling module C_REG_FD_V7_0
# -- Compiling module C_REG_LD_V4_0
# -- Compiling module C_REG_LD_V5_0
# -- Compiling module C_REG_LD_V6_0
# -- Compiling module C_REG_LD_V7_0
# -- Compiling module C_SHIFT_FD_V4_0
# -- Compiling module C_SHIFT_FD_V5_0
# -- Compiling module C_SHIFT_FD_V6_0
# -- Compiling module C_SHIFT_FD_V7_0
# -- Compiling module C_SHIFT_RAM_V4_0
# -- Compiling module C_SHIFT_RAM_V5_0
# -- Compiling module C_SHIFT_RAM_V6_0
# -- Compiling module C_SHIFT_RAM_V7_0
# -- Compiling module C_TWOS_COMP_V4_0
# -- Compiling module C_TWOS_COMP_V5_0
# -- Compiling module C_TWOS_COMP_V6_0
# -- Compiling module C_TWOS_COMP_V7_0
# -- Compiling module DIST_MEM_GEN_V3_1
# -- Compiling module DIST_MEM_GEN_V3_2
# -- Compiling module DIST_MEM_GEN_V3_3
# -- Compiling module DIST_MEM_GEN_V3_4
# -- Compiling module DIST_MEM_GEN_V3_4_XST
# -- Compiling module DIST_MEM_GEN_V4_1
# -- Compiling module DIST_MEM_GEN_V4_1_XST
# -- Compiling module DIST_MEM_GEN_V4_2
# -- Compiling module DIST_MEM_GEN_V4_2_XST
# -- Compiling module DIST_MEM_GEN_V4_3
# -- Compiling module DIST_MEM_GEN_V4_3_XST
# -- Compiling module DIST_MEM_GEN_V5_1
# -- Compiling module DIST_MEM_GEN_V5_1_XST
# -- Compiling module DIST_MEM_GEN_V6_1
# -- Compiling module DIST_MEM_GEN_V6_1_XST
# -- Compiling module DIST_MEM_GEN_V6_2
# -- Compiling module DIST_MEM_GEN_V6_2_XST
# -- Compiling module DIST_MEM_GEN_V6_3
# -- Compiling module DIST_MEM_GEN_V6_3_XST
# -- Compiling module DIST_MEM_GEN_V6_4
# -- Compiling module DIST_MEM_GEN_V6_4_XST
# -- Compiling module DIST_MEM_GEN_V7_1
# -- Compiling module DIST_MEM_GEN_V7_1_XST
# -- Compiling module DIST_MEM_GEN_V7_2
# -- Compiling module DIST_MEM_GEN_V7_2_XST
# -- Compiling module family
# -- Compiling module FIFO_GENERATOR_V3_3
# -- Compiling module fifo_generator_v3_3_bhv_ver_as
# -- Compiling module fifo_generator_v3_3_bhv_ver_ss
# -- Compiling module fifo_generator_v3_3_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V3_3_XST
# -- Compiling module FIFO_GENERATOR_V4_3
# -- Compiling module fifo_generator_v4_3_bhv_ver_as
# -- Compiling module fifo_generator_v4_3_bhv_ver_ss
# -- Compiling module fifo_generator_v4_3_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V4_3_XST
# -- Compiling module FIFO_GENERATOR_V4_4
# -- Compiling module fifo_generator_v4_4_bhv_ver_as
# -- Compiling module fifo_generator_v4_4_bhv_ver_ss
# -- Compiling module fifo_generator_v4_4_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V4_4_XST
# -- Compiling module FIFO_GENERATOR_V5_1
# -- Compiling module fifo_generator_v5_1_bhv_ver_as
# -- Compiling module fifo_generator_v5_1_bhv_ver_ss
# -- Compiling module fifo_generator_v5_1_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V5_1_XST
# -- Compiling module FIFO_GENERATOR_V5_2
# -- Compiling module fifo_generator_v5_2_bhv_ver_as
# -- Compiling module fifo_generator_v5_2_bhv_ver_ss
# -- Compiling module fifo_generator_v5_2_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V5_2_XST
# -- Compiling module FIFO_GENERATOR_V5_3
# -- Compiling module fifo_generator_v5_3_bhv_ver_as
# -- Compiling module fifo_generator_v5_3_bhv_ver_ss
# -- Compiling module fifo_generator_v5_3_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V5_3_XST
# -- Compiling module FIFO_GENERATOR_V6_1
# -- Compiling module fifo_generator_v6_1_bhv_ver_as
# -- Compiling module fifo_generator_v6_1_bhv_ver_ss
# -- Compiling module fifo_generator_v6_1_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V6_1_XST
# -- Compiling module FIFO_GENERATOR_V6_2
# -- Compiling module fifo_generator_v6_2_bhv_ver_as
# -- Compiling module fifo_generator_v6_2_bhv_ver_ss
# -- Compiling module fifo_generator_v6_2_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V6_2_XST
# -- Compiling module FIFO_GENERATOR_V7_2
# -- Compiling module FIFO_GENERATOR_V7_2_CONV_VER
# -- Compiling module fifo_generator_v7_2_bhv_ver_as
# -- Compiling module fifo_generator_v7_2_bhv_ver_ss
# -- Compiling module fifo_generator_v7_2_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V7_2_XST
# -- Compiling module FIFO_GENERATOR_V7_3
# -- Compiling module FIFO_GENERATOR_V7_3_CONV_VER
# -- Compiling module fifo_generator_v7_3_bhv_ver_as
# -- Compiling module fifo_generator_v7_3_bhv_ver_ss
# -- Compiling module fifo_generator_v7_3_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V7_3_XST
# -- Compiling module FIFO_GENERATOR_V8_1
# -- Compiling module FIFO_GENERATOR_V8_1_CONV_VER
# -- Compiling module fifo_generator_v8_1_bhv_ver_as
# -- Compiling module fifo_generator_v8_1_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_1_bhv_ver_ss
# -- Compiling module fifo_generator_v8_1_bhv_ver_preload0
# -- Compiling module fifo_gen_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_1_XST
# -- Compiling module FIFO_GENERATOR_V8_2
# -- Compiling module FIFO_GENERATOR_V8_2_CONV_VER
# -- Compiling module fifo_generator_v8_2_bhv_ver_as
# -- Compiling module fifo_generator_v8_2_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_2_bhv_ver_ss
# -- Compiling module fifo_generator_v8_2_bhv_ver_preload0
# -- Compiling module fifo_generator_v8_2_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_2_XST
# -- Compiling module FIFO_GENERATOR_V8_3
# -- Compiling module FIFO_GENERATOR_V8_3_CONV_VER
# -- Compiling module fifo_generator_v8_3_bhv_ver_as
# -- Compiling module fifo_generator_v8_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_3_bhv_ver_ss
# -- Compiling module fifo_generator_v8_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v8_3_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_3_XST
# -- Compiling module FIFO_GENERATOR_V8_4
# -- Compiling module FIFO_GENERATOR_V8_4_CONV_VER
# -- Compiling module fifo_generator_v8_4_sync_stage
# -- Compiling module fifo_generator_v8_4_bhv_ver_as
# -- Compiling module fifo_generator_v8_4_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_4_bhv_ver_ss
# -- Compiling module fifo_generator_v8_4_bhv_ver_preload0
# -- Compiling module fifo_generator_v8_4_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_4_XST
# -- Compiling module FIFO_GENERATOR_V8_5
# -- Compiling module FIFO_GENERATOR_V8_5_CONV_VER
# -- Compiling module fifo_generator_v8_5_sync_stage
# -- Compiling module fifo_generator_v8_5_bhv_ver_as
# -- Compiling module fifo_generator_v8_5_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_5_bhv_ver_ss
# -- Compiling module fifo_generator_v8_5_bhv_ver_preload0
# -- Compiling module fifo_generator_v8_5_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_5_XST
# -- Compiling module FIFO_GENERATOR_V9_1
# -- Compiling module FIFO_GENERATOR_V9_1_CONV_VER
# -- Compiling module fifo_generator_v9_1_sync_stage
# -- Compiling module fifo_generator_v9_1_bhv_ver_as
# -- Compiling module fifo_generator_v9_1_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v9_1_bhv_ver_ss
# -- Compiling module fifo_generator_v9_1_bhv_ver_preload0
# -- Compiling module fifo_generator_v9_1_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V9_1_XST
# -- Compiling module FIFO_GENERATOR_V9_2
# -- Compiling module FIFO_GENERATOR_V9_2_CONV_VER
# -- Compiling module fifo_generator_v9_2_sync_stage
# -- Compiling module fifo_generator_v9_2_bhv_ver_as
# -- Compiling module fifo_generator_v9_2_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v9_2_bhv_ver_ss
# -- Compiling module fifo_generator_v9_2_bhv_ver_preload0
# -- Compiling module fifo_generator_v9_2_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V9_2_XST
# -- Compiling module FIFO_GENERATOR_V9_3
# -- Compiling module FIFO_GENERATOR_V9_3_CONV_VER
# -- Compiling module fifo_generator_v9_3_sync_stage
# -- Compiling module fifo_generator_v9_3_bhv_ver_as
# -- Compiling module fifo_generator_v9_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v9_3_bhv_ver_ss
# -- Compiling module fifo_generator_v9_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v9_3_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V9_3_XST
# -- Compiling module MULT_GEN_V6_0
# -- Compiling module MULT_GEN_V6_0_NON_SEQ
# -- Compiling module MULT_GEN_V6_0_SEQ
# -- Compiling module MULT_GEN_V7_0
# -- Compiling module MULT_GEN_V7_0_NON_SEQ
# -- Compiling module MULT_GEN_V7_0_SEQ
# -- Compiling module PIPELINE_V4_0
# -- Compiling module PIPELINE_V5_0
# -- Compiling module PIPELINE_V6_0
# -- Compiling module PIPELINE_V7_0
# -- Compiling module SYNC_FIFO_V5_0
# -- Compiling module MEM_BLK_V5_0
# -- Compiling module XORCY
# -- Compiling module glbl
# 
# Top level modules:
# 	ASYNC_FIFO_V5_1
# 	BLKMEMDP_V4_0
# 	BLKMEMDP_V5_0
# 	BLKMEMDP_V6_0
# 	BLKMEMDP_V6_1
# 	BLKMEMDP_V6_2
# 	BLKMEMDP_V6_3
# 	BLKMEMSP_V4_0
# 	BLKMEMSP_V5_0
# 	BLKMEMSP_V6_0
# 	BLKMEMSP_V6_2
# 	BLK_MEM_GEN_V2_1_xst
# 	BLK_MEM_GEN_V2_2_xst
# 	BLK_MEM_GEN_V2_4_xst
# 	BLK_MEM_GEN_V2_5_xst
# 	BLK_MEM_GEN_V2_6_xst
# 	BLK_MEM_GEN_V2_7_xst
# 	BLK_MEM_GEN_V3_1_xst
# 	BLK_MEM_GEN_V3_2_xst
# 	BLK_MEM_GEN_V3_3_xst
# 	BLK_MEM_GEN_V4_1_xst
# 	BLK_MEM_GEN_V4_2_xst
# 	BLK_MEM_GEN_V4_3_xst
# 	BLK_MEM_GEN_V5_2_xst
# 	BLK_MEM_GEN_V6_1_xst
# 	BLK_MEM_GEN_V6_2_xst
# 	BLK_MEM_GEN_V6_3_xst
# 	BLK_MEM_GEN_V6_4_xst
# 	BLK_MEM_GEN_V7_1_xst
# 	BLK_MEM_GEN_V7_2_xst
# 	BLK_MEM_GEN_V7_3_xst
# 	C_ACCUM_V4_0
# 	C_ACCUM_V5_0
# 	C_ACCUM_V5_1
# 	C_ACCUM_V6_0
# 	C_ACCUM_V7_0
# 	C_COUNTER_BINARY_V4_0
# 	C_COUNTER_BINARY_V5_0
# 	C_COUNTER_BINARY_V6_0
# 	C_COUNTER_BINARY_V7_0
# 	C_DA_FIR_V7_0
# 	C_DA_FIR_V9_0
# 	C_DECODE_BINARY_V4_0
# 	C_DECODE_BINARY_V5_0
# 	C_DECODE_BINARY_V6_0
# 	C_DECODE_BINARY_V7_0
# 	C_DIST_MEM_V5_0
# 	C_DIST_MEM_V6_0
# 	C_DIST_MEM_V7_0
# 	C_DIST_MEM_V7_1
# 	C_GATE_BIT_BUS_V4_0
# 	C_GATE_BIT_BUS_V5_0
# 	C_GATE_BIT_BUS_V6_0
# 	C_GATE_BIT_BUS_V7_0
# 	C_GATE_BIT_V4_0
# 	C_GATE_BIT_V5_0
# 	C_GATE_BIT_V6_0
# 	C_GATE_BIT_V7_0
# 	C_GATE_BUS_V4_0
# 	C_GATE_BUS_V5_0
# 	C_GATE_BUS_V6_0
# 	C_GATE_BUS_V7_0
# 	C_MUX_SLICE_BUFE_V4_0
# 	C_MUX_SLICE_BUFE_V5_0
# 	C_MUX_SLICE_BUFE_V6_0
# 	C_MUX_SLICE_BUFE_V7_0
# 	C_MUX_SLICE_BUFT_V4_0
# 	C_MUX_SLICE_BUFT_V5_0
# 	C_MUX_SLICE_BUFT_V6_0
# 	C_MUX_SLICE_BUFT_V7_0
# 	C_REG_LD_V4_0
# 	C_REG_LD_V5_0
# 	C_REG_LD_V6_0
# 	C_REG_LD_V7_0
# 	C_SHIFT_FD_V4_0
# 	C_SHIFT_FD_V5_0
# 	C_SHIFT_FD_V6_0
# 	C_SHIFT_FD_V7_0
# 	C_SHIFT_RAM_V4_0
# 	C_SHIFT_RAM_V5_0
# 	C_SHIFT_RAM_V6_0
# 	C_SHIFT_RAM_V7_0
# 	C_TWOS_COMP_V4_0
# 	C_TWOS_COMP_V5_0
# 	C_TWOS_COMP_V6_0
# 	C_TWOS_COMP_V7_0
# 	DIST_MEM_GEN_V3_1
# 	DIST_MEM_GEN_V3_2
# 	DIST_MEM_GEN_V3_3
# 	DIST_MEM_GEN_V3_4_XST
# 	DIST_MEM_GEN_V4_1_XST
# 	DIST_MEM_GEN_V4_2_XST
# 	DIST_MEM_GEN_V4_3_XST
# 	DIST_MEM_GEN_V5_1_XST
# 	DIST_MEM_GEN_V6_1_XST
# 	DIST_MEM_GEN_V6_2_XST
# 	DIST_MEM_GEN_V6_3_XST
# 	DIST_MEM_GEN_V6_4_XST
# 	DIST_MEM_GEN_V7_1_XST
# 	DIST_MEM_GEN_V7_2_XST
# 	family
# 	FIFO_GENERATOR_V3_3_XST
# 	FIFO_GENERATOR_V4_3_XST
# 	FIFO_GENERATOR_V4_4_XST
# 	FIFO_GENERATOR_V5_1_XST
# 	FIFO_GENERATOR_V5_2_XST
# 	FIFO_GENERATOR_V5_3_XST
# 	FIFO_GENERATOR_V6_1_XST
# 	FIFO_GENERATOR_V6_2_XST
# 	FIFO_GENERATOR_V7_2_XST
# 	FIFO_GENERATOR_V7_3_XST
# 	FIFO_GENERATOR_V8_1_XST
# 	FIFO_GENERATOR_V8_2_XST
# 	FIFO_GENERATOR_V8_3_XST
# 	FIFO_GENERATOR_V8_4_XST
# 	FIFO_GENERATOR_V8_5_XST
# 	FIFO_GENERATOR_V9_1_XST
# 	FIFO_GENERATOR_V9_2_XST
# 	FIFO_GENERATOR_V9_3_XST
# 	MULT_GEN_V6_0
# 	MULT_GEN_V7_0
# 	PIPELINE_V4_0
# 	PIPELINE_V5_0
# 	PIPELINE_V6_0
# 	PIPELINE_V7_0
# 	SYNC_FIFO_V5_0
# 	XORCY
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module tb_fifo_sim
# 
# Top level modules:
# 	tb_fifo_sim
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim -voptargs=+acc work.tb_fifo_sim 
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading work.tb_fifo_sim(fast)
# Loading work.top(fast)
# Loading work.fifo(fast)
# Loading work.FIFO_GENERATOR_V9_3(fast)
# Loading work.FIFO_GENERATOR_V9_3_CONV_VER(fast)
# Loading work.fifo_generator_v9_3_bhv_ver_as(fast)
# Loading work.fifo_generator_v9_3_sync_stage(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 57315  Hostname: DESKTOP-VCDROVB  ProcessID: 4476
# 
#           Attempting to use alternate WLF file "./wlft6x0erh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft6x0erh
# 
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# Causality operation skipped due to absence of debug database file
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying C:/a_max/max/xlinx/max/FIFO_sim/sim/fifo_sim.mpf
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module ASYNC_FIFO_V5_1
# -- Compiling module BLKMEMDP_V4_0
# -- Compiling module BLKMEMDP_V5_0
# -- Compiling module BLKMEMDP_V6_0
# -- Compiling module BLKMEMDP_V6_1
# -- Compiling module BLKMEMDP_V6_2
# -- Compiling module BLKMEMDP_V6_3
# -- Compiling module BLKMEMSP_V4_0
# -- Compiling module BLKMEMSP_V5_0
# -- Compiling module BLKMEMSP_V6_0
# -- Compiling module BLKMEMSP_V6_2
# -- Compiling module BLK_MEM_GEN_V2_1_output_stage
# -- Compiling module BLK_MEM_GEN_V2_1
# -- Compiling module BLK_MEM_GEN_V2_1_xst
# -- Compiling module BLK_MEM_GEN_V2_2_output_stage
# -- Compiling module BLK_MEM_GEN_V2_2
# -- Compiling module BLK_MEM_GEN_V2_2_xst
# -- Compiling module BLK_MEM_GEN_V2_4_output_stage
# -- Compiling module BLK_MEM_GEN_V2_4
# -- Compiling module BLK_MEM_GEN_V2_4_xst
# -- Compiling module BLK_MEM_GEN_V2_5_output_stage
# -- Compiling module BLK_MEM_GEN_V2_5
# -- Compiling module BLK_MEM_GEN_V2_5_xst
# -- Compiling module BLK_MEM_GEN_V2_6_output_stage
# -- Compiling module BLK_MEM_GEN_V2_6
# -- Compiling module BLK_MEM_GEN_V2_6_xst
# -- Compiling module BLK_MEM_GEN_V2_7_output_stage
# -- Compiling module BLK_MEM_GEN_V2_7
# -- Compiling module BLK_MEM_GEN_V2_7_xst
# -- Compiling module BLK_MEM_GEN_V3_1_output_stage
# -- Compiling module BLK_MEM_GEN_V3_1
# -- Compiling module BLK_MEM_GEN_V3_1_xst
# -- Compiling module BLK_MEM_GEN_V3_2_output_stage
# -- Compiling module BLK_MEM_GEN_V3_2
# -- Compiling module BLK_MEM_GEN_V3_2_xst
# -- Compiling module BLK_MEM_GEN_V3_3_output_stage
# -- Compiling module BLK_MEM_GEN_V3_3
# -- Compiling module BLK_MEM_GEN_V3_3_xst
# -- Compiling module BLK_MEM_GEN_V4_1_output_stage
# -- Compiling module BLK_MEM_GEN_V4_1_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V4_1_mem_module
# -- Compiling module BLK_MEM_GEN_V4_1
# -- Compiling module BLK_MEM_GEN_V4_1_xst
# -- Compiling module BLK_MEM_GEN_V4_2_output_stage
# -- Compiling module BLK_MEM_GEN_V4_2_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V4_2_mem_module
# -- Compiling module BLK_MEM_GEN_V4_2
# -- Compiling module BLK_MEM_GEN_V4_2_xst
# -- Compiling module BLK_MEM_GEN_V4_3_output_stage
# -- Compiling module BLK_MEM_GEN_V4_3_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V4_3_mem_module
# -- Compiling module BLK_MEM_GEN_V4_3
# -- Compiling module BLK_MEM_GEN_V4_3_xst
# -- Compiling module BLK_MEM_GEN_V5_2_output_stage
# -- Compiling module BLK_MEM_GEN_V5_2_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V5_2_mem_module
# -- Compiling module BLK_MEM_GEN_V5_2
# -- Compiling module BLK_MEM_GEN_V5_2_xst
# -- Compiling module STATE_LOGIC
# -- Compiling module beh_vlog_muxf7
# -- Compiling module beh_vlog_ff_clr
# -- Compiling module beh_vlog_ff_pre
# -- Compiling module beh_vlog_ff_ce_clr
# -- Compiling module write_netlist
# -- Compiling module read_netlist
# -- Compiling module blk_mem_axi_write_wrapper_beh_v
# -- Compiling module blk_mem_axi_read_wrapper_beh_v
# -- Compiling module BLK_MEM_GEN_V6_1_output_stage
# -- Compiling module BLK_MEM_GEN_V6_1_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V6_1_mem_module
# -- Compiling module BLK_MEM_GEN_V6_1
# -- Compiling module BLK_MEM_GEN_V6_1_xst
# -- Compiling module STATE_LOGIC_V6_2
# -- Compiling module beh_vlog_muxf7_V6_2
# -- Compiling module beh_vlog_ff_clr_V6_2
# -- Compiling module beh_vlog_ff_pre_V6_2
# -- Compiling module beh_vlog_ff_ce_clr_V6_2
# -- Compiling module write_netlist_V6_2
# -- Compiling module read_netlist_V6_2
# -- Compiling module blk_mem_axi_write_wrapper_beh_V6_2
# -- Compiling module blk_mem_axi_read_wrapper_beh_V6_2
# -- Compiling module blk_mem_axi_regs_fwd
# -- Compiling module BLK_MEM_GEN_V6_2_output_stage
# -- Compiling module BLK_MEM_GEN_V6_2_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V6_2_mem_module
# -- Compiling module BLK_MEM_GEN_V6_2
# -- Compiling module BLK_MEM_GEN_V6_2_xst
# -- Compiling module STATE_LOGIC_V6_3
# -- Compiling module beh_vlog_muxf7_V6_3
# -- Compiling module beh_vlog_ff_clr_V6_3
# -- Compiling module beh_vlog_ff_pre_V6_3
# -- Compiling module beh_vlog_ff_ce_clr_V6_3
# -- Compiling module write_netlist_V6_3
# -- Compiling module read_netlist_V6_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_V6_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_V6_3
# -- Compiling module blk_mem_axi_regs_fwd_v6_3
# -- Compiling module BLK_MEM_GEN_V6_3_output_stage
# -- Compiling module BLK_MEM_GEN_V6_3_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V6_3_mem_module
# -- Compiling module BLK_MEM_GEN_V6_3
# -- Compiling module BLK_MEM_GEN_V6_3_xst
# -- Compiling module STATE_LOGIC_V6_4
# -- Compiling module beh_vlog_muxf7_V6_4
# -- Compiling module beh_vlog_ff_clr_V6_4
# -- Compiling module beh_vlog_ff_pre_V6_4
# -- Compiling module beh_vlog_ff_ce_clr_V6_4
# -- Compiling module write_netlist_V6_4
# -- Compiling module read_netlist_V6_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_V6_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_V6_4
# -- Compiling module blk_mem_axi_regs_fwd_v6_4
# -- Compiling module BLK_MEM_GEN_V6_4_output_stage
# -- Compiling module BLK_MEM_GEN_V6_4_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V6_4_mem_module
# -- Compiling module BLK_MEM_GEN_V6_4
# -- Compiling module BLK_MEM_GEN_V6_4_xst
# -- Compiling module STATE_LOGIC_V7_1
# -- Compiling module beh_vlog_muxf7_V7_1
# -- Compiling module beh_vlog_ff_clr_V7_1
# -- Compiling module beh_vlog_ff_pre_V7_1
# -- Compiling module beh_vlog_ff_ce_clr_V7_1
# -- Compiling module write_netlist_V7_1
# -- Compiling module read_netlist_V7_1
# -- Compiling module blk_mem_axi_write_wrapper_beh_V7_1
# -- Compiling module blk_mem_axi_read_wrapper_beh_V7_1
# -- Compiling module blk_mem_axi_regs_fwd_v7_1
# -- Compiling module BLK_MEM_GEN_V7_1_output_stage
# -- Compiling module BLK_MEM_GEN_V7_1_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V7_1_mem_module
# -- Compiling module BLK_MEM_GEN_V7_1
# -- Compiling module BLK_MEM_GEN_V7_1_xst
# -- Compiling module STATE_LOGIC_V7_2
# -- Compiling module beh_vlog_muxf7_V7_2
# -- Compiling module beh_vlog_ff_clr_V7_2
# -- Compiling module beh_vlog_ff_pre_V7_2
# -- Compiling module beh_vlog_ff_ce_clr_V7_2
# -- Compiling module write_netlist_V7_2
# -- Compiling module read_netlist_V7_2
# -- Compiling module blk_mem_axi_write_wrapper_beh_V7_2
# -- Compiling module blk_mem_axi_read_wrapper_beh_V7_2
# -- Compiling module blk_mem_axi_regs_fwd_v7_2
# -- Compiling module BLK_MEM_GEN_V7_2_output_stage
# -- Compiling module BLK_MEM_GEN_V7_2_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V7_2_mem_module
# -- Compiling module BLK_MEM_GEN_V7_2
# -- Compiling module BLK_MEM_GEN_V7_2_xst
# -- Compiling module STATE_LOGIC_V7_3
# -- Compiling module beh_vlog_muxf7_V7_3
# -- Compiling module beh_vlog_ff_clr_V7_3
# -- Compiling module beh_vlog_ff_pre_V7_3
# -- Compiling module beh_vlog_ff_ce_clr_V7_3
# -- Compiling module write_netlist_V7_3
# -- Compiling module read_netlist_V7_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_V7_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_V7_3
# -- Compiling module blk_mem_axi_regs_fwd_v7_3
# -- Compiling module BLK_MEM_GEN_V7_3_output_stage
# -- Compiling module BLK_MEM_GEN_V7_3_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V7_3_mem_module
# -- Compiling module BLK_MEM_GEN_V7_3
# -- Compiling module BLK_MEM_GEN_V7_3_xst
# -- Compiling module C_ACCUM_V4_0
# -- Compiling module C_ACCUM_V5_0
# -- Compiling module C_ACCUM_V5_1
# -- Compiling module C_ACCUM_V6_0
# -- Compiling module C_ACCUM_V7_0
# -- Compiling module C_ADDSUB_V4_0
# -- Compiling module C_ADDSUB_V5_0
# -- Compiling module C_ADDSUB_V6_0
# -- Compiling module C_ADDSUB_V7_0
# -- Compiling module C_COMPARE_V4_0
# -- Compiling module C_COMPARE_V5_0
# -- Compiling module C_COMPARE_V6_0
# -- Compiling module C_COMPARE_V7_0
# -- Compiling module C_COUNTER_BINARY_V4_0
# -- Compiling module C_COUNTER_BINARY_V5_0
# -- Compiling module C_COUNTER_BINARY_V6_0
# -- Compiling module C_COUNTER_BINARY_V7_0
# -- Compiling module C_DA_FIR_V7_0
# -- Compiling module C_DA_FIR_V9_0
# ** Warning: ./xilinx_lib/C_DA_FIR_V9_0.v(191): (vlog-2263) Redefinition of macro: MAX_NUMBER_SAMPLES.
# 
# ** Warning: ./xilinx_lib/C_DECODE_BINARY_V4_0.v(18): (vlog-2263) Redefinition of macro: all0s.
# 
# -- Compiling module C_DECODE_BINARY_V4_0
# -- Compiling module C_DECODE_BINARY_V5_0
# -- Compiling module C_DECODE_BINARY_V6_0
# -- Compiling module C_DECODE_BINARY_V7_0
# ** Warning: ./xilinx_lib/C_DIST_MEM_V5_0.v(14): (vlog-2263) Redefinition of macro: all1s.
# 
# ** Warning: ./xilinx_lib/C_DIST_MEM_V5_0.v(15): (vlog-2263) Redefinition of macro: allXs.
# 
# -- Compiling module C_DIST_MEM_V5_0
# -- Compiling module C_DIST_MEM_V6_0
# -- Compiling module C_DIST_MEM_V7_0
# -- Compiling module C_DIST_MEM_V7_1
# -- Compiling module C_GATE_BIT_BUS_V4_0
# -- Compiling module C_GATE_BIT_BUS_V5_0
# -- Compiling module C_GATE_BIT_BUS_V6_0
# -- Compiling module C_GATE_BIT_BUS_V7_0
# -- Compiling module C_GATE_BIT_V4_0
# -- Compiling module C_GATE_BIT_V5_0
# -- Compiling module C_GATE_BIT_V6_0
# -- Compiling module C_GATE_BIT_V7_0
# -- Compiling module C_GATE_BUS_V4_0
# -- Compiling module C_GATE_BUS_V5_0
# -- Compiling module C_GATE_BUS_V6_0
# -- Compiling module C_GATE_BUS_V7_0
# -- Compiling module C_MUX_BIT_V4_0
# -- Compiling module C_MUX_BIT_V5_0
# -- Compiling module C_MUX_BIT_V6_0
# -- Compiling module C_MUX_BIT_V7_0
# -- Compiling module C_MUX_BUS_V4_0
# -- Compiling module C_MUX_BUS_V5_0
# -- Compiling module C_MUX_BUS_V6_0
# -- Compiling module C_MUX_BUS_V7_0
# -- Compiling module C_MUX_SLICE_BUFE_V4_0
# -- Compiling module C_MUX_SLICE_BUFE_V5_0
# -- Compiling module C_MUX_SLICE_BUFE_V6_0
# -- Compiling module C_MUX_SLICE_BUFE_V7_0
# -- Compiling module C_MUX_SLICE_BUFT_V4_0
# -- Compiling module C_MUX_SLICE_BUFT_V5_0
# -- Compiling module C_MUX_SLICE_BUFT_V6_0
# -- Compiling module C_MUX_SLICE_BUFT_V7_0
# -- Compiling module C_REG_FD_V4_0
# -- Compiling module C_REG_FD_V5_0
# -- Compiling module C_REG_FD_V6_0
# -- Compiling module C_REG_FD_V7_0
# -- Compiling module C_REG_LD_V4_0
# -- Compiling module C_REG_LD_V5_0
# -- Compiling module C_REG_LD_V6_0
# -- Compiling module C_REG_LD_V7_0
# -- Compiling module C_SHIFT_FD_V4_0
# -- Compiling module C_SHIFT_FD_V5_0
# -- Compiling module C_SHIFT_FD_V6_0
# -- Compiling module C_SHIFT_FD_V7_0
# -- Compiling module C_SHIFT_RAM_V4_0
# -- Compiling module C_SHIFT_RAM_V5_0
# -- Compiling module C_SHIFT_RAM_V6_0
# -- Compiling module C_SHIFT_RAM_V7_0
# -- Compiling module C_TWOS_COMP_V4_0
# -- Compiling module C_TWOS_COMP_V5_0
# -- Compiling module C_TWOS_COMP_V6_0
# -- Compiling module C_TWOS_COMP_V7_0
# -- Compiling module DIST_MEM_GEN_V3_1
# -- Compiling module DIST_MEM_GEN_V3_2
# -- Compiling module DIST_MEM_GEN_V3_3
# -- Compiling module DIST_MEM_GEN_V3_4
# -- Compiling module DIST_MEM_GEN_V3_4_XST
# -- Compiling module DIST_MEM_GEN_V4_1
# -- Compiling module DIST_MEM_GEN_V4_1_XST
# -- Compiling module DIST_MEM_GEN_V4_2
# -- Compiling module DIST_MEM_GEN_V4_2_XST
# -- Compiling module DIST_MEM_GEN_V4_3
# -- Compiling module DIST_MEM_GEN_V4_3_XST
# -- Compiling module DIST_MEM_GEN_V5_1
# -- Compiling module DIST_MEM_GEN_V5_1_XST
# -- Compiling module DIST_MEM_GEN_V6_1
# -- Compiling module DIST_MEM_GEN_V6_1_XST
# -- Compiling module DIST_MEM_GEN_V6_2
# -- Compiling module DIST_MEM_GEN_V6_2_XST
# -- Compiling module DIST_MEM_GEN_V6_3
# -- Compiling module DIST_MEM_GEN_V6_3_XST
# -- Compiling module DIST_MEM_GEN_V6_4
# -- Compiling module DIST_MEM_GEN_V6_4_XST
# -- Compiling module DIST_MEM_GEN_V7_1
# -- Compiling module DIST_MEM_GEN_V7_1_XST
# -- Compiling module DIST_MEM_GEN_V7_2
# -- Compiling module DIST_MEM_GEN_V7_2_XST
# -- Compiling module family
# -- Compiling module FIFO_GENERATOR_V3_3
# -- Compiling module fifo_generator_v3_3_bhv_ver_as
# -- Compiling module fifo_generator_v3_3_bhv_ver_ss
# -- Compiling module fifo_generator_v3_3_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V3_3_XST
# -- Compiling module FIFO_GENERATOR_V4_3
# -- Compiling module fifo_generator_v4_3_bhv_ver_as
# -- Compiling module fifo_generator_v4_3_bhv_ver_ss
# -- Compiling module fifo_generator_v4_3_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V4_3_XST
# -- Compiling module FIFO_GENERATOR_V4_4
# -- Compiling module fifo_generator_v4_4_bhv_ver_as
# -- Compiling module fifo_generator_v4_4_bhv_ver_ss
# -- Compiling module fifo_generator_v4_4_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V4_4_XST
# -- Compiling module FIFO_GENERATOR_V5_1
# -- Compiling module fifo_generator_v5_1_bhv_ver_as
# -- Compiling module fifo_generator_v5_1_bhv_ver_ss
# -- Compiling module fifo_generator_v5_1_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V5_1_XST
# -- Compiling module FIFO_GENERATOR_V5_2
# -- Compiling module fifo_generator_v5_2_bhv_ver_as
# -- Compiling module fifo_generator_v5_2_bhv_ver_ss
# -- Compiling module fifo_generator_v5_2_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V5_2_XST
# -- Compiling module FIFO_GENERATOR_V5_3
# -- Compiling module fifo_generator_v5_3_bhv_ver_as
# -- Compiling module fifo_generator_v5_3_bhv_ver_ss
# -- Compiling module fifo_generator_v5_3_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V5_3_XST
# -- Compiling module FIFO_GENERATOR_V6_1
# -- Compiling module fifo_generator_v6_1_bhv_ver_as
# -- Compiling module fifo_generator_v6_1_bhv_ver_ss
# -- Compiling module fifo_generator_v6_1_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V6_1_XST
# -- Compiling module FIFO_GENERATOR_V6_2
# -- Compiling module fifo_generator_v6_2_bhv_ver_as
# -- Compiling module fifo_generator_v6_2_bhv_ver_ss
# -- Compiling module fifo_generator_v6_2_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V6_2_XST
# -- Compiling module FIFO_GENERATOR_V7_2
# -- Compiling module FIFO_GENERATOR_V7_2_CONV_VER
# -- Compiling module fifo_generator_v7_2_bhv_ver_as
# -- Compiling module fifo_generator_v7_2_bhv_ver_ss
# -- Compiling module fifo_generator_v7_2_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V7_2_XST
# -- Compiling module FIFO_GENERATOR_V7_3
# -- Compiling module FIFO_GENERATOR_V7_3_CONV_VER
# -- Compiling module fifo_generator_v7_3_bhv_ver_as
# -- Compiling module fifo_generator_v7_3_bhv_ver_ss
# -- Compiling module fifo_generator_v7_3_bhv_ver_preload0
# -- Compiling module FIFO_GENERATOR_V7_3_XST
# -- Compiling module FIFO_GENERATOR_V8_1
# -- Compiling module FIFO_GENERATOR_V8_1_CONV_VER
# -- Compiling module fifo_generator_v8_1_bhv_ver_as
# -- Compiling module fifo_generator_v8_1_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_1_bhv_ver_ss
# -- Compiling module fifo_generator_v8_1_bhv_ver_preload0
# -- Compiling module fifo_gen_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_1_XST
# -- Compiling module FIFO_GENERATOR_V8_2
# -- Compiling module FIFO_GENERATOR_V8_2_CONV_VER
# -- Compiling module fifo_generator_v8_2_bhv_ver_as
# -- Compiling module fifo_generator_v8_2_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_2_bhv_ver_ss
# -- Compiling module fifo_generator_v8_2_bhv_ver_preload0
# -- Compiling module fifo_generator_v8_2_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_2_XST
# -- Compiling module FIFO_GENERATOR_V8_3
# -- Compiling module FIFO_GENERATOR_V8_3_CONV_VER
# -- Compiling module fifo_generator_v8_3_bhv_ver_as
# -- Compiling module fifo_generator_v8_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_3_bhv_ver_ss
# -- Compiling module fifo_generator_v8_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v8_3_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_3_XST
# -- Compiling module FIFO_GENERATOR_V8_4
# -- Compiling module FIFO_GENERATOR_V8_4_CONV_VER
# -- Compiling module fifo_generator_v8_4_sync_stage
# -- Compiling module fifo_generator_v8_4_bhv_ver_as
# -- Compiling module fifo_generator_v8_4_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_4_bhv_ver_ss
# -- Compiling module fifo_generator_v8_4_bhv_ver_preload0
# -- Compiling module fifo_generator_v8_4_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_4_XST
# -- Compiling module FIFO_GENERATOR_V8_5
# -- Compiling module FIFO_GENERATOR_V8_5_CONV_VER
# -- Compiling module fifo_generator_v8_5_sync_stage
# -- Compiling module fifo_generator_v8_5_bhv_ver_as
# -- Compiling module fifo_generator_v8_5_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v8_5_bhv_ver_ss
# -- Compiling module fifo_generator_v8_5_bhv_ver_preload0
# -- Compiling module fifo_generator_v8_5_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V8_5_XST
# -- Compiling module FIFO_GENERATOR_V9_1
# -- Compiling module FIFO_GENERATOR_V9_1_CONV_VER
# -- Compiling module fifo_generator_v9_1_sync_stage
# -- Compiling module fifo_generator_v9_1_bhv_ver_as
# -- Compiling module fifo_generator_v9_1_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v9_1_bhv_ver_ss
# -- Compiling module fifo_generator_v9_1_bhv_ver_preload0
# -- Compiling module fifo_generator_v9_1_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V9_1_XST
# -- Compiling module FIFO_GENERATOR_V9_2
# -- Compiling module FIFO_GENERATOR_V9_2_CONV_VER
# -- Compiling module fifo_generator_v9_2_sync_stage
# -- Compiling module fifo_generator_v9_2_bhv_ver_as
# -- Compiling module fifo_generator_v9_2_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v9_2_bhv_ver_ss
# -- Compiling module fifo_generator_v9_2_bhv_ver_preload0
# -- Compiling module fifo_generator_v9_2_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V9_2_XST
# -- Compiling module FIFO_GENERATOR_V9_3
# -- Compiling module FIFO_GENERATOR_V9_3_CONV_VER
# -- Compiling module fifo_generator_v9_3_sync_stage
# -- Compiling module fifo_generator_v9_3_bhv_ver_as
# -- Compiling module fifo_generator_v9_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v9_3_bhv_ver_ss
# -- Compiling module fifo_generator_v9_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v9_3_axic_reg_slice
# -- Compiling module FIFO_GENERATOR_V9_3_XST
# -- Compiling module MULT_GEN_V6_0
# -- Compiling module MULT_GEN_V6_0_NON_SEQ
# -- Compiling module MULT_GEN_V6_0_SEQ
# -- Compiling module MULT_GEN_V7_0
# -- Compiling module MULT_GEN_V7_0_NON_SEQ
# -- Compiling module MULT_GEN_V7_0_SEQ
# -- Compiling module PIPELINE_V4_0
# -- Compiling module PIPELINE_V5_0
# -- Compiling module PIPELINE_V6_0
# -- Compiling module PIPELINE_V7_0
# -- Compiling module SYNC_FIFO_V5_0
# -- Compiling module MEM_BLK_V5_0
# -- Compiling module XORCY
# -- Compiling module glbl
# 
# Top level modules:
# 	ASYNC_FIFO_V5_1
# 	BLKMEMDP_V4_0
# 	BLKMEMDP_V5_0
# 	BLKMEMDP_V6_0
# 	BLKMEMDP_V6_1
# 	BLKMEMDP_V6_2
# 	BLKMEMDP_V6_3
# 	BLKMEMSP_V4_0
# 	BLKMEMSP_V5_0
# 	BLKMEMSP_V6_0
# 	BLKMEMSP_V6_2
# 	BLK_MEM_GEN_V2_1_xst
# 	BLK_MEM_GEN_V2_2_xst
# 	BLK_MEM_GEN_V2_4_xst
# 	BLK_MEM_GEN_V2_5_xst
# 	BLK_MEM_GEN_V2_6_xst
# 	BLK_MEM_GEN_V2_7_xst
# 	BLK_MEM_GEN_V3_1_xst
# 	BLK_MEM_GEN_V3_2_xst
# 	BLK_MEM_GEN_V3_3_xst
# 	BLK_MEM_GEN_V4_1_xst
# 	BLK_MEM_GEN_V4_2_xst
# 	BLK_MEM_GEN_V4_3_xst
# 	BLK_MEM_GEN_V5_2_xst
# 	BLK_MEM_GEN_V6_1_xst
# 	BLK_MEM_GEN_V6_2_xst
# 	BLK_MEM_GEN_V6_3_xst
# 	BLK_MEM_GEN_V6_4_xst
# 	BLK_MEM_GEN_V7_1_xst
# 	BLK_MEM_GEN_V7_2_xst
# 	BLK_MEM_GEN_V7_3_xst
# 	C_ACCUM_V4_0
# 	C_ACCUM_V5_0
# 	C_ACCUM_V5_1
# 	C_ACCUM_V6_0
# 	C_ACCUM_V7_0
# 	C_COUNTER_BINARY_V4_0
# 	C_COUNTER_BINARY_V5_0
# 	C_COUNTER_BINARY_V6_0
# 	C_COUNTER_BINARY_V7_0
# 	C_DA_FIR_V7_0
# 	C_DA_FIR_V9_0
# 	C_DECODE_BINARY_V4_0
# 	C_DECODE_BINARY_V5_0
# 	C_DECODE_BINARY_V6_0
# 	C_DECODE_BINARY_V7_0
# 	C_DIST_MEM_V5_0
# 	C_DIST_MEM_V6_0
# 	C_DIST_MEM_V7_0
# 	C_DIST_MEM_V7_1
# 	C_GATE_BIT_BUS_V4_0
# 	C_GATE_BIT_BUS_V5_0
# 	C_GATE_BIT_BUS_V6_0
# 	C_GATE_BIT_BUS_V7_0
# 	C_GATE_BIT_V4_0
# 	C_GATE_BIT_V5_0
# 	C_GATE_BIT_V6_0
# 	C_GATE_BIT_V7_0
# 	C_GATE_BUS_V4_0
# 	C_GATE_BUS_V5_0
# 	C_GATE_BUS_V6_0
# 	C_GATE_BUS_V7_0
# 	C_MUX_SLICE_BUFE_V4_0
# 	C_MUX_SLICE_BUFE_V5_0
# 	C_MUX_SLICE_BUFE_V6_0
# 	C_MUX_SLICE_BUFE_V7_0
# 	C_MUX_SLICE_BUFT_V4_0
# 	C_MUX_SLICE_BUFT_V5_0
# 	C_MUX_SLICE_BUFT_V6_0
# 	C_MUX_SLICE_BUFT_V7_0
# 	C_REG_LD_V4_0
# 	C_REG_LD_V5_0
# 	C_REG_LD_V6_0
# 	C_REG_LD_V7_0
# 	C_SHIFT_FD_V4_0
# 	C_SHIFT_FD_V5_0
# 	C_SHIFT_FD_V6_0
# 	C_SHIFT_FD_V7_0
# 	C_SHIFT_RAM_V4_0
# 	C_SHIFT_RAM_V5_0
# 	C_SHIFT_RAM_V6_0
# 	C_SHIFT_RAM_V7_0
# 	C_TWOS_COMP_V4_0
# 	C_TWOS_COMP_V5_0
# 	C_TWOS_COMP_V6_0
# 	C_TWOS_COMP_V7_0
# 	DIST_MEM_GEN_V3_1
# 	DIST_MEM_GEN_V3_2
# 	DIST_MEM_GEN_V3_3
# 	DIST_MEM_GEN_V3_4_XST
# 	DIST_MEM_GEN_V4_1_XST
# 	DIST_MEM_GEN_V4_2_XST
# 	DIST_MEM_GEN_V4_3_XST
# 	DIST_MEM_GEN_V5_1_XST
# 	DIST_MEM_GEN_V6_1_XST
# 	DIST_MEM_GEN_V6_2_XST
# 	DIST_MEM_GEN_V6_3_XST
# 	DIST_MEM_GEN_V6_4_XST
# 	DIST_MEM_GEN_V7_1_XST
# 	DIST_MEM_GEN_V7_2_XST
# 	family
# 	FIFO_GENERATOR_V3_3_XST
# 	FIFO_GENERATOR_V4_3_XST
# 	FIFO_GENERATOR_V4_4_XST
# 	FIFO_GENERATOR_V5_1_XST
# 	FIFO_GENERATOR_V5_2_XST
# 	FIFO_GENERATOR_V5_3_XST
# 	FIFO_GENERATOR_V6_1_XST
# 	FIFO_GENERATOR_V6_2_XST
# 	FIFO_GENERATOR_V7_2_XST
# 	FIFO_GENERATOR_V7_3_XST
# 	FIFO_GENERATOR_V8_1_XST
# 	FIFO_GENERATOR_V8_2_XST
# 	FIFO_GENERATOR_V8_3_XST
# 	FIFO_GENERATOR_V8_4_XST
# 	FIFO_GENERATOR_V8_5_XST
# 	FIFO_GENERATOR_V9_1_XST
# 	FIFO_GENERATOR_V9_2_XST
# 	FIFO_GENERATOR_V9_3_XST
# 	MULT_GEN_V6_0
# 	MULT_GEN_V7_0
# 	PIPELINE_V4_0
# 	PIPELINE_V5_0
# 	PIPELINE_V6_0
# 	PIPELINE_V7_0
# 	SYNC_FIFO_V5_0
# 	XORCY
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module tb_fifo_sim
# 
# Top level modules:
# 	tb_fifo_sim
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim -voptargs=+acc work.tb_fifo_sim 
# Loading work.tb_fifo_sim(fast)
# Loading work.top(fast)
# Loading work.fifo(fast)
# Loading work.FIFO_GENERATOR_V9_3(fast)
# Loading work.FIFO_GENERATOR_V9_3_CONV_VER(fast)
# Loading work.fifo_generator_v9_3_bhv_ver_as(fast)
# Loading work.fifo_generator_v9_3_sync_stage(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: 57315  Hostname: DESKTOP-VCDROVB  ProcessID: 4476
# 
#           Attempting to use alternate WLF file "./wlftsb6ge8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftsb6ge8
# 
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
quit -sim
# reading C:/Modelsim_SE10.2/win64/../modelsim.ini
# Loading project VIP_matrix_generate_3x3_8bit
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/VIP_matrix_generate_3x3_8bit.mpf
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module Line_Shift_RAM_8Bit
# 
# Top level modules:
# 	Line_Shift_RAM_8Bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module tb_VIP_matrix_generate_3x3_8bit
# ** Error: ./tb_VIP_matrix_generate_3x3_8bit.v(93): (vlog-2730) Undefined variable: 'send_data'.
# 
# ** Error: ./tb_VIP_matrix_generate_3x3_8bit.v(93): near "$display": syntax error, unexpected SYSTEM_IDENTIFIER
# ** Error: ./tb_VIP_matrix_generate_3x3_8bit.v(96): 'send_data' already exists; must not be redefined as a task.
# ** Error: C:/Modelsim_SE10.2/win64/vlog failed.
# Error in macro ./run.do line 19
# C:/Modelsim_SE10.2/win64/vlog failed.
#     while executing
# "vlog    ./tb_VIP_matrix_generate_3x3_8bit.v  "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/VIP_matrix_generate_3x3_8bit.mpf
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module Line_Shift_RAM_8Bit
# 
# Top level modules:
# 	Line_Shift_RAM_8Bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module tb_VIP_matrix_generate_3x3_8bit
# ** Error: ./tb_VIP_matrix_generate_3x3_8bit.v(100): (vlog-2110) Illegal reference to net "per_frame_href".
# 
# ** Error: ./tb_VIP_matrix_generate_3x3_8bit.v(101): (vlog-2110) Illegal reference to net "per_frame_clken".
# 
# ** Error: ./tb_VIP_matrix_generate_3x3_8bit.v(105): (vlog-2110) Illegal reference to net "per_frame_clken".
# 
# ** Error: ./tb_VIP_matrix_generate_3x3_8bit.v(106): (vlog-2110) Illegal reference to net "per_frame_href".
# 
# ** Error: C:/Modelsim_SE10.2/win64/vlog failed.
# Error in macro ./run.do line 19
# C:/Modelsim_SE10.2/win64/vlog failed.
#     while executing
# "vlog    ./tb_VIP_matrix_generate_3x3_8bit.v  "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/VIP_matrix_generate_3x3_8bit.mpf
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module Line_Shift_RAM_8Bit
# 
# Top level modules:
# 	Line_Shift_RAM_8Bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module tb_VIP_matrix_generate_3x3_8bit
# ** Error: ./tb_VIP_matrix_generate_3x3_8bit.v(101): (vlog-2110) Illegal reference to net "per_frame_clken".
# 
# ** Error: ./tb_VIP_matrix_generate_3x3_8bit.v(105): (vlog-2110) Illegal reference to net "per_frame_clken".
# 
# ** Error: C:/Modelsim_SE10.2/win64/vlog failed.
# Error in macro ./run.do line 19
# C:/Modelsim_SE10.2/win64/vlog failed.
#     while executing
# "vlog    ./tb_VIP_matrix_generate_3x3_8bit.v  "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/VIP_matrix_generate_3x3_8bit.mpf
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module Line_Shift_RAM_8Bit
# 
# Top level modules:
# 	Line_Shift_RAM_8Bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module tb_VIP_matrix_generate_3x3_8bit
# 
# Top level modules:
# 	tb_VIP_matrix_generate_3x3_8bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module VIP_matrix_generate_3x3_8bit
# 
# Top level modules:
# 	VIP_matrix_generate_3x3_8bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module VIP_matrix_generate_3x3_8bit_top
# 
# Top level modules:
# 	VIP_matrix_generate_3x3_8bit_top
# vsim -novopt work.tb_VIP_matrix_generate_3x3_8bit 
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.tb_VIP_matrix_generate_3x3_8bit
# Loading work.tb_VIP_matrix_generate_3x3_8bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.VIP_matrix_generate_3x3_8bit_top
# Loading work.VIP_matrix_generate_3x3_8bit_top
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.VIP_matrix_generate_3x3_8bit
# Loading work.VIP_matrix_generate_3x3_8bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.Line_Shift_RAM_8Bit
# Loading work.Line_Shift_RAM_8Bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.altshift_taps
# Loading work.altshift_taps
# ** Warning: (vsim-3015) ./tb_VIP_matrix_generate_3x3_8bit.v(84): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'per_img_Y'. The port definition is at: ./../rtl/VIP_matrix_generate_3x3_8bit_top.v(25).
# 
#         Region: /tb_VIP_matrix_generate_3x3_8bit/VIP_matrix_generate_3x3_8bit_top_inst
# ** Warning: (vsim-3017) ./../rtl/VIP_matrix_generate_3x3_8bit.v(86): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /tb_VIP_matrix_generate_3x3_8bit/VIP_matrix_generate_3x3_8bit_top_inst/b2v_inst/u_Line_Shift_RAM_8Bit
# ** Warning: (vsim-3722) ./../rtl/VIP_matrix_generate_3x3_8bit.v(86): [TFMPC] - Missing connection for port 'shiftout'.
# 
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/VIP_matrix_generate_3x3_8bit.mpf
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module Line_Shift_RAM_8Bit
# 
# Top level modules:
# 	Line_Shift_RAM_8Bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module tb_VIP_matrix_generate_3x3_8bit
# 
# Top level modules:
# 	tb_VIP_matrix_generate_3x3_8bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module VIP_matrix_generate_3x3_8bit
# 
# Top level modules:
# 	VIP_matrix_generate_3x3_8bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module VIP_matrix_generate_3x3_8bit_top
# 
# Top level modules:
# 	VIP_matrix_generate_3x3_8bit_top
# vsim -novopt work.tb_VIP_matrix_generate_3x3_8bit 
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.tb_VIP_matrix_generate_3x3_8bit
# Loading work.tb_VIP_matrix_generate_3x3_8bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.VIP_matrix_generate_3x3_8bit_top
# Loading work.VIP_matrix_generate_3x3_8bit_top
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.VIP_matrix_generate_3x3_8bit
# Loading work.VIP_matrix_generate_3x3_8bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.Line_Shift_RAM_8Bit
# Loading work.Line_Shift_RAM_8Bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.altshift_taps
# Loading work.altshift_taps
# ** Warning: (vsim-3015) ./tb_VIP_matrix_generate_3x3_8bit.v(84): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'per_img_Y'. The port definition is at: ./../rtl/VIP_matrix_generate_3x3_8bit_top.v(25).
# 
#         Region: /tb_VIP_matrix_generate_3x3_8bit/VIP_matrix_generate_3x3_8bit_top_inst
# ** Warning: (vsim-3017) ./../rtl/VIP_matrix_generate_3x3_8bit.v(86): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /tb_VIP_matrix_generate_3x3_8bit/VIP_matrix_generate_3x3_8bit_top_inst/b2v_inst/u_Line_Shift_RAM_8Bit
# ** Warning: (vsim-3722) ./../rtl/VIP_matrix_generate_3x3_8bit.v(86): [TFMPC] - Missing connection for port 'shiftout'.
# 
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/VIP_matrix_generate_3x3_8bit.mpf
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module Line_Shift_RAM_8Bit
# 
# Top level modules:
# 	Line_Shift_RAM_8Bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module tb_VIP_matrix_generate_3x3_8bit
# 
# Top level modules:
# 	tb_VIP_matrix_generate_3x3_8bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module VIP_matrix_generate_3x3_8bit
# 
# Top level modules:
# 	VIP_matrix_generate_3x3_8bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module VIP_matrix_generate_3x3_8bit_top
# 
# Top level modules:
# 	VIP_matrix_generate_3x3_8bit_top
# vsim -novopt work.tb_VIP_matrix_generate_3x3_8bit 
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.tb_VIP_matrix_generate_3x3_8bit
# Loading work.tb_VIP_matrix_generate_3x3_8bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.VIP_matrix_generate_3x3_8bit_top
# Loading work.VIP_matrix_generate_3x3_8bit_top
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.VIP_matrix_generate_3x3_8bit
# Loading work.VIP_matrix_generate_3x3_8bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.Line_Shift_RAM_8Bit
# Loading work.Line_Shift_RAM_8Bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.altshift_taps
# Loading work.altshift_taps
# ** Warning: (vsim-3015) ./tb_VIP_matrix_generate_3x3_8bit.v(84): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'per_img_Y'. The port definition is at: ./../rtl/VIP_matrix_generate_3x3_8bit_top.v(25).
# 
#         Region: /tb_VIP_matrix_generate_3x3_8bit/VIP_matrix_generate_3x3_8bit_top_inst
# ** Warning: (vsim-3017) ./../rtl/VIP_matrix_generate_3x3_8bit.v(86): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /tb_VIP_matrix_generate_3x3_8bit/VIP_matrix_generate_3x3_8bit_top_inst/b2v_inst/u_Line_Shift_RAM_8Bit
# ** Warning: (vsim-3722) ./../rtl/VIP_matrix_generate_3x3_8bit.v(86): [TFMPC] - Missing connection for port 'shiftout'.
# 
run
# Running testbench
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Modifying C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/VIP_matrix_generate_3x3_8bit.mpf
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module Line_Shift_RAM_8Bit
# 
# Top level modules:
# 	Line_Shift_RAM_8Bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module tb_VIP_matrix_generate_3x3_8bit
# 
# Top level modules:
# 	tb_VIP_matrix_generate_3x3_8bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module VIP_matrix_generate_3x3_8bit
# 
# Top level modules:
# 	VIP_matrix_generate_3x3_8bit
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
# -- Compiling module VIP_matrix_generate_3x3_8bit_top
# 
# Top level modules:
# 	VIP_matrix_generate_3x3_8bit_top
# vsim -novopt work.tb_VIP_matrix_generate_3x3_8bit 
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.tb_VIP_matrix_generate_3x3_8bit
# Loading work.tb_VIP_matrix_generate_3x3_8bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.VIP_matrix_generate_3x3_8bit_top
# Loading work.VIP_matrix_generate_3x3_8bit_top
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.VIP_matrix_generate_3x3_8bit
# Loading work.VIP_matrix_generate_3x3_8bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.Line_Shift_RAM_8Bit
# Loading work.Line_Shift_RAM_8Bit
# Refreshing C:/a_max/max/altera/max/VIP_matrix_generate_3x3_8bit/sim/work.altshift_taps
# Loading work.altshift_taps
# ** Warning: (vsim-3017) ./../rtl/VIP_matrix_generate_3x3_8bit.v(86): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /tb_VIP_matrix_generate_3x3_8bit/VIP_matrix_generate_3x3_8bit_top_inst/b2v_inst/u_Line_Shift_RAM_8Bit
# ** Warning: (vsim-3722) ./../rtl/VIP_matrix_generate_3x3_8bit.v(86): [TFMPC] - Missing connection for port 'shiftout'.
# 
# Running testbench
