riscv/testspace/*

*.o
*.vcd
*.out

!.keep
.vscode
riscv/sim/testbench.v
riscv/fpga/ctrl
