\hypertarget{union__hw__enet__atoff}{}\section{\+\_\+hw\+\_\+enet\+\_\+atoff Union Reference}
\label{union__hw__enet__atoff}\index{\+\_\+hw\+\_\+enet\+\_\+atoff@{\+\_\+hw\+\_\+enet\+\_\+atoff}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+A\+T\+O\+FF -\/ Timer Offset Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__atoff_1_1__hw__enet__atoff__bitfields}{\+\_\+hw\+\_\+enet\+\_\+atoff\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__atoff_a69acb3f9546a4efae35f516d04a44f10}{}\label{union__hw__enet__atoff_a69acb3f9546a4efae35f516d04a44f10}

\item 
struct \hyperlink{struct__hw__enet__atoff_1_1__hw__enet__atoff__bitfields}{\+\_\+hw\+\_\+enet\+\_\+atoff\+::\+\_\+hw\+\_\+enet\+\_\+atoff\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__atoff_ae7d557ef0ec35de96140b731d24e9f60}{}\label{union__hw__enet__atoff_ae7d557ef0ec35de96140b731d24e9f60}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+A\+T\+O\+FF -\/ Timer Offset Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
