# Project1 FIFO Register
![Schematic](https://github.com/TUSKILU/Verilog_project/blob/main/FIFO_Reg/fifo_sch.PNG)
