
motorcontrol_stm32g474re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001223c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001870  08012420  08012420  00022420  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013c90  08013c90  00030204  2**0
                  CONTENTS
  4 .ARM          00000008  08013c90  08013c90  00023c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013c98  08013c98  00030204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013c98  08013c98  00023c98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013c9c  08013c9c  00023c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  08013ca0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a018  20000208  08013ea4  00030208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000a220  08013ea4  0003a220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030a89  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052bd  00000000  00000000  00060cbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001da8  00000000  00000000  00065f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ba8  00000000  00000000  00067d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002da34  00000000  00000000  000698d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002442e  00000000  00000000  00097304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011b215  00000000  00000000  000bb732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001d6947  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000948c  00000000  00000000  001d699c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000208 	.word	0x20000208
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012404 	.word	0x08012404

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000020c 	.word	0x2000020c
 800021c:	08012404 	.word	0x08012404

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a4 	b.w	8001038 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468c      	mov	ip, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f040 8083 	bne.w	8000e8a <__udivmoddi4+0x116>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d947      	bls.n	8000e1a <__udivmoddi4+0xa6>
 8000d8a:	fab2 f282 	clz	r2, r2
 8000d8e:	b142      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	f1c2 0020 	rsb	r0, r2, #32
 8000d94:	fa24 f000 	lsr.w	r0, r4, r0
 8000d98:	4091      	lsls	r1, r2
 8000d9a:	4097      	lsls	r7, r2
 8000d9c:	ea40 0c01 	orr.w	ip, r0, r1
 8000da0:	4094      	lsls	r4, r2
 8000da2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000da6:	0c23      	lsrs	r3, r4, #16
 8000da8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dac:	fa1f fe87 	uxth.w	lr, r7
 8000db0:	fb08 c116 	mls	r1, r8, r6, ip
 8000db4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dbc:	4299      	cmp	r1, r3
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x60>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dc6:	f080 8119 	bcs.w	8000ffc <__udivmoddi4+0x288>
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	f240 8116 	bls.w	8000ffc <__udivmoddi4+0x288>
 8000dd0:	3e02      	subs	r6, #2
 8000dd2:	443b      	add	r3, r7
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ddc:	fb08 3310 	mls	r3, r8, r0, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d909      	bls.n	8000e00 <__udivmoddi4+0x8c>
 8000dec:	193c      	adds	r4, r7, r4
 8000dee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df2:	f080 8105 	bcs.w	8001000 <__udivmoddi4+0x28c>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f240 8102 	bls.w	8001000 <__udivmoddi4+0x28c>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	443c      	add	r4, r7
 8000e00:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e04:	eba4 040e 	sub.w	r4, r4, lr
 8000e08:	2600      	movs	r6, #0
 8000e0a:	b11d      	cbz	r5, 8000e14 <__udivmoddi4+0xa0>
 8000e0c:	40d4      	lsrs	r4, r2
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e9c5 4300 	strd	r4, r3, [r5]
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xaa>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d150      	bne.n	8000ec8 <__udivmoddi4+0x154>
 8000e26:	1bcb      	subs	r3, r1, r7
 8000e28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2c:	fa1f f887 	uxth.w	r8, r7
 8000e30:	2601      	movs	r6, #1
 8000e32:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e36:	0c21      	lsrs	r1, r4, #16
 8000e38:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb08 f30c 	mul.w	r3, r8, ip
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0xe4>
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0xe2>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	f200 80e9 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e56:	4684      	mov	ip, r0
 8000e58:	1ac9      	subs	r1, r1, r3
 8000e5a:	b2a3      	uxth	r3, r4
 8000e5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e60:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e64:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e68:	fb08 f800 	mul.w	r8, r8, r0
 8000e6c:	45a0      	cmp	r8, r4
 8000e6e:	d907      	bls.n	8000e80 <__udivmoddi4+0x10c>
 8000e70:	193c      	adds	r4, r7, r4
 8000e72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x10a>
 8000e78:	45a0      	cmp	r8, r4
 8000e7a:	f200 80d9 	bhi.w	8001030 <__udivmoddi4+0x2bc>
 8000e7e:	4618      	mov	r0, r3
 8000e80:	eba4 0408 	sub.w	r4, r4, r8
 8000e84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e88:	e7bf      	b.n	8000e0a <__udivmoddi4+0x96>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d909      	bls.n	8000ea2 <__udivmoddi4+0x12e>
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	f000 80b1 	beq.w	8000ff6 <__udivmoddi4+0x282>
 8000e94:	2600      	movs	r6, #0
 8000e96:	e9c5 0100 	strd	r0, r1, [r5]
 8000e9a:	4630      	mov	r0, r6
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	fab3 f683 	clz	r6, r3
 8000ea6:	2e00      	cmp	r6, #0
 8000ea8:	d14a      	bne.n	8000f40 <__udivmoddi4+0x1cc>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d302      	bcc.n	8000eb4 <__udivmoddi4+0x140>
 8000eae:	4282      	cmp	r2, r0
 8000eb0:	f200 80b8 	bhi.w	8001024 <__udivmoddi4+0x2b0>
 8000eb4:	1a84      	subs	r4, r0, r2
 8000eb6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eba:	2001      	movs	r0, #1
 8000ebc:	468c      	mov	ip, r1
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d0a8      	beq.n	8000e14 <__udivmoddi4+0xa0>
 8000ec2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ec6:	e7a5      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ed0:	4097      	lsls	r7, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eda:	40d9      	lsrs	r1, r3
 8000edc:	4330      	orrs	r0, r6
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ee4:	fa1f f887 	uxth.w	r8, r7
 8000ee8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ef0:	fb06 f108 	mul.w	r1, r6, r8
 8000ef4:	4299      	cmp	r1, r3
 8000ef6:	fa04 f402 	lsl.w	r4, r4, r2
 8000efa:	d909      	bls.n	8000f10 <__udivmoddi4+0x19c>
 8000efc:	18fb      	adds	r3, r7, r3
 8000efe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f02:	f080 808d 	bcs.w	8001020 <__udivmoddi4+0x2ac>
 8000f06:	4299      	cmp	r1, r3
 8000f08:	f240 808a 	bls.w	8001020 <__udivmoddi4+0x2ac>
 8000f0c:	3e02      	subs	r6, #2
 8000f0e:	443b      	add	r3, r7
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	b281      	uxth	r1, r0
 8000f14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f20:	fb00 f308 	mul.w	r3, r0, r8
 8000f24:	428b      	cmp	r3, r1
 8000f26:	d907      	bls.n	8000f38 <__udivmoddi4+0x1c4>
 8000f28:	1879      	adds	r1, r7, r1
 8000f2a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2e:	d273      	bcs.n	8001018 <__udivmoddi4+0x2a4>
 8000f30:	428b      	cmp	r3, r1
 8000f32:	d971      	bls.n	8001018 <__udivmoddi4+0x2a4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4439      	add	r1, r7
 8000f38:	1acb      	subs	r3, r1, r3
 8000f3a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f3e:	e778      	b.n	8000e32 <__udivmoddi4+0xbe>
 8000f40:	f1c6 0c20 	rsb	ip, r6, #32
 8000f44:	fa03 f406 	lsl.w	r4, r3, r6
 8000f48:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f4c:	431c      	orrs	r4, r3
 8000f4e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f52:	fa01 f306 	lsl.w	r3, r1, r6
 8000f56:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f5a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f5e:	431f      	orrs	r7, r3
 8000f60:	0c3b      	lsrs	r3, r7, #16
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fa1f f884 	uxth.w	r8, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f72:	fb09 fa08 	mul.w	sl, r9, r8
 8000f76:	458a      	cmp	sl, r1
 8000f78:	fa02 f206 	lsl.w	r2, r2, r6
 8000f7c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x220>
 8000f82:	1861      	adds	r1, r4, r1
 8000f84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f88:	d248      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000f8a:	458a      	cmp	sl, r1
 8000f8c:	d946      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000f8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f92:	4421      	add	r1, r4
 8000f94:	eba1 010a 	sub.w	r1, r1, sl
 8000f98:	b2bf      	uxth	r7, r7
 8000f9a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f9e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fa2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fa6:	fb00 f808 	mul.w	r8, r0, r8
 8000faa:	45b8      	cmp	r8, r7
 8000fac:	d907      	bls.n	8000fbe <__udivmoddi4+0x24a>
 8000fae:	19e7      	adds	r7, r4, r7
 8000fb0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fb4:	d22e      	bcs.n	8001014 <__udivmoddi4+0x2a0>
 8000fb6:	45b8      	cmp	r8, r7
 8000fb8:	d92c      	bls.n	8001014 <__udivmoddi4+0x2a0>
 8000fba:	3802      	subs	r0, #2
 8000fbc:	4427      	add	r7, r4
 8000fbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fc2:	eba7 0708 	sub.w	r7, r7, r8
 8000fc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fca:	454f      	cmp	r7, r9
 8000fcc:	46c6      	mov	lr, r8
 8000fce:	4649      	mov	r1, r9
 8000fd0:	d31a      	bcc.n	8001008 <__udivmoddi4+0x294>
 8000fd2:	d017      	beq.n	8001004 <__udivmoddi4+0x290>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x27a>
 8000fd6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fda:	eb67 0701 	sbc.w	r7, r7, r1
 8000fde:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fe2:	40f2      	lsrs	r2, r6
 8000fe4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fe8:	40f7      	lsrs	r7, r6
 8000fea:	e9c5 2700 	strd	r2, r7, [r5]
 8000fee:	2600      	movs	r6, #0
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e70b      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e9      	b.n	8000dd4 <__udivmoddi4+0x60>
 8001000:	4618      	mov	r0, r3
 8001002:	e6fd      	b.n	8000e00 <__udivmoddi4+0x8c>
 8001004:	4543      	cmp	r3, r8
 8001006:	d2e5      	bcs.n	8000fd4 <__udivmoddi4+0x260>
 8001008:	ebb8 0e02 	subs.w	lr, r8, r2
 800100c:	eb69 0104 	sbc.w	r1, r9, r4
 8001010:	3801      	subs	r0, #1
 8001012:	e7df      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001014:	4608      	mov	r0, r1
 8001016:	e7d2      	b.n	8000fbe <__udivmoddi4+0x24a>
 8001018:	4660      	mov	r0, ip
 800101a:	e78d      	b.n	8000f38 <__udivmoddi4+0x1c4>
 800101c:	4681      	mov	r9, r0
 800101e:	e7b9      	b.n	8000f94 <__udivmoddi4+0x220>
 8001020:	4666      	mov	r6, ip
 8001022:	e775      	b.n	8000f10 <__udivmoddi4+0x19c>
 8001024:	4630      	mov	r0, r6
 8001026:	e74a      	b.n	8000ebe <__udivmoddi4+0x14a>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	4439      	add	r1, r7
 800102e:	e713      	b.n	8000e58 <__udivmoddi4+0xe4>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	e724      	b.n	8000e80 <__udivmoddi4+0x10c>
 8001036:	bf00      	nop

08001038 <__aeabi_idiv0>:
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop

0800103c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08c      	sub	sp, #48	; 0x30
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001042:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2220      	movs	r2, #32
 8001052:	2100      	movs	r1, #0
 8001054:	4618      	mov	r0, r3
 8001056:	f00c fdb3 	bl	800dbc0 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800105a:	4b32      	ldr	r3, [pc, #200]	; (8001124 <MX_ADC1_Init+0xe8>)
 800105c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001060:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001062:	4b30      	ldr	r3, [pc, #192]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001064:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001068:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800106a:	4b2e      	ldr	r3, [pc, #184]	; (8001124 <MX_ADC1_Init+0xe8>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001070:	4b2c      	ldr	r3, [pc, #176]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800107c:	4b29      	ldr	r3, [pc, #164]	; (8001124 <MX_ADC1_Init+0xe8>)
 800107e:	2200      	movs	r2, #0
 8001080:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001082:	4b28      	ldr	r3, [pc, #160]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001084:	2204      	movs	r2, #4
 8001086:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001088:	4b26      	ldr	r3, [pc, #152]	; (8001124 <MX_ADC1_Init+0xe8>)
 800108a:	2200      	movs	r2, #0
 800108c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800108e:	4b25      	ldr	r3, [pc, #148]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001090:	2200      	movs	r2, #0
 8001092:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001094:	4b23      	ldr	r3, [pc, #140]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001096:	2201      	movs	r2, #1
 8001098:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800109a:	4b22      	ldr	r3, [pc, #136]	; (8001124 <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a2:	4b20      	ldr	r3, [pc, #128]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a8:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ae:	4b1d      	ldr	r3, [pc, #116]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010b6:	4b1b      	ldr	r3, [pc, #108]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010bc:	4b19      	ldr	r3, [pc, #100]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c4:	4817      	ldr	r0, [pc, #92]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010c6:	f005 fb1d 	bl	8006704 <HAL_ADC_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010d0:	f003 ffc0 	bl	8005054 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010d4:	2300      	movs	r3, #0
 80010d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010dc:	4619      	mov	r1, r3
 80010de:	4811      	ldr	r0, [pc, #68]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010e0:	f006 fa8c 	bl	80075fc <HAL_ADCEx_MultiModeConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010ea:	f003 ffb3 	bl	8005054 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <MX_ADC1_Init+0xec>)
 80010f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f2:	2306      	movs	r3, #6
 80010f4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010fa:	237f      	movs	r3, #127	; 0x7f
 80010fc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010fe:	2304      	movs	r3, #4
 8001100:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	4619      	mov	r1, r3
 800110a:	4806      	ldr	r0, [pc, #24]	; (8001124 <MX_ADC1_Init+0xe8>)
 800110c:	f005 fdae 	bl	8006c6c <HAL_ADC_ConfigChannel>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001116:	f003 ff9d 	bl	8005054 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111a:	bf00      	nop
 800111c:	3730      	adds	r7, #48	; 0x30
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000f28 	.word	0x20000f28
 8001128:	19200040 	.word	0x19200040

0800112c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001132:	463b      	mov	r3, r7
 8001134:	2220      	movs	r2, #32
 8001136:	2100      	movs	r1, #0
 8001138:	4618      	mov	r0, r3
 800113a:	f00c fd41 	bl	800dbc0 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800113e:	4b2b      	ldr	r3, [pc, #172]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001140:	4a2b      	ldr	r2, [pc, #172]	; (80011f0 <MX_ADC2_Init+0xc4>)
 8001142:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001144:	4b29      	ldr	r3, [pc, #164]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001146:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800114a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800114c:	4b27      	ldr	r3, [pc, #156]	; (80011ec <MX_ADC2_Init+0xc0>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001152:	4b26      	ldr	r3, [pc, #152]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001158:	4b24      	ldr	r3, [pc, #144]	; (80011ec <MX_ADC2_Init+0xc0>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800115e:	4b23      	ldr	r3, [pc, #140]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001164:	4b21      	ldr	r3, [pc, #132]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001166:	2204      	movs	r2, #4
 8001168:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800116a:	4b20      	ldr	r3, [pc, #128]	; (80011ec <MX_ADC2_Init+0xc0>)
 800116c:	2200      	movs	r2, #0
 800116e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001170:	4b1e      	ldr	r3, [pc, #120]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001172:	2200      	movs	r2, #0
 8001174:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001176:	4b1d      	ldr	r3, [pc, #116]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001178:	2201      	movs	r2, #1
 800117a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800117c:	4b1b      	ldr	r3, [pc, #108]	; (80011ec <MX_ADC2_Init+0xc0>)
 800117e:	2200      	movs	r2, #0
 8001180:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001184:	4b19      	ldr	r3, [pc, #100]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001186:	2200      	movs	r2, #0
 8001188:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800118a:	4b18      	ldr	r3, [pc, #96]	; (80011ec <MX_ADC2_Init+0xc0>)
 800118c:	2200      	movs	r2, #0
 800118e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001190:	4b16      	ldr	r3, [pc, #88]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001192:	2200      	movs	r2, #0
 8001194:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <MX_ADC2_Init+0xc0>)
 800119a:	2200      	movs	r2, #0
 800119c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800119e:	4b13      	ldr	r3, [pc, #76]	; (80011ec <MX_ADC2_Init+0xc0>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011a6:	4811      	ldr	r0, [pc, #68]	; (80011ec <MX_ADC2_Init+0xc0>)
 80011a8:	f005 faac 	bl	8006704 <HAL_ADC_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80011b2:	f003 ff4f 	bl	8005054 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80011b6:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_ADC2_Init+0xc8>)
 80011b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011ba:	2306      	movs	r3, #6
 80011bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011be:	2300      	movs	r3, #0
 80011c0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011c2:	237f      	movs	r3, #127	; 0x7f
 80011c4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011c6:	2304      	movs	r3, #4
 80011c8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011ce:	463b      	mov	r3, r7
 80011d0:	4619      	mov	r1, r3
 80011d2:	4806      	ldr	r0, [pc, #24]	; (80011ec <MX_ADC2_Init+0xc0>)
 80011d4:	f005 fd4a 	bl	8006c6c <HAL_ADC_ConfigChannel>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80011de:	f003 ff39 	bl	8005054 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	3720      	adds	r7, #32
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000ebc 	.word	0x20000ebc
 80011f0:	50000100 	.word	0x50000100
 80011f4:	1d500080 	.word	0x1d500080

080011f8 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08c      	sub	sp, #48	; 0x30
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80011fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800120a:	1d3b      	adds	r3, r7, #4
 800120c:	2220      	movs	r2, #32
 800120e:	2100      	movs	r1, #0
 8001210:	4618      	mov	r0, r3
 8001212:	f00c fcd5 	bl	800dbc0 <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8001216:	4b31      	ldr	r3, [pc, #196]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001218:	4a31      	ldr	r2, [pc, #196]	; (80012e0 <MX_ADC3_Init+0xe8>)
 800121a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800121c:	4b2f      	ldr	r3, [pc, #188]	; (80012dc <MX_ADC3_Init+0xe4>)
 800121e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001222:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_8B;
 8001224:	4b2d      	ldr	r3, [pc, #180]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001226:	2210      	movs	r2, #16
 8001228:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800122a:	4b2c      	ldr	r3, [pc, #176]	; (80012dc <MX_ADC3_Init+0xe4>)
 800122c:	2200      	movs	r2, #0
 800122e:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001230:	4b2a      	ldr	r3, [pc, #168]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001236:	4b29      	ldr	r3, [pc, #164]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001238:	2200      	movs	r2, #0
 800123a:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800123c:	4b27      	ldr	r3, [pc, #156]	; (80012dc <MX_ADC3_Init+0xe4>)
 800123e:	2204      	movs	r2, #4
 8001240:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001242:	4b26      	ldr	r3, [pc, #152]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001244:	2200      	movs	r2, #0
 8001246:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001248:	4b24      	ldr	r3, [pc, #144]	; (80012dc <MX_ADC3_Init+0xe4>)
 800124a:	2200      	movs	r2, #0
 800124c:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 800124e:	4b23      	ldr	r3, [pc, #140]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001250:	2201      	movs	r2, #1
 8001252:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001256:	2200      	movs	r2, #0
 8001258:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800125c:	4b1f      	ldr	r3, [pc, #124]	; (80012dc <MX_ADC3_Init+0xe4>)
 800125e:	2200      	movs	r2, #0
 8001260:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001262:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001264:	2200      	movs	r2, #0
 8001266:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001268:	4b1c      	ldr	r3, [pc, #112]	; (80012dc <MX_ADC3_Init+0xe4>)
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001270:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001272:	2200      	movs	r2, #0
 8001274:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001276:	4b19      	ldr	r3, [pc, #100]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800127e:	4817      	ldr	r0, [pc, #92]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001280:	f005 fa40 	bl	8006704 <HAL_ADC_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 800128a:	f003 fee3 	bl	8005054 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001296:	4619      	mov	r1, r3
 8001298:	4810      	ldr	r0, [pc, #64]	; (80012dc <MX_ADC3_Init+0xe4>)
 800129a:	f006 f9af 	bl	80075fc <HAL_ADCEx_MultiModeConfigChannel>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 80012a4:	f003 fed6 	bl	8005054 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80012a8:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <MX_ADC3_Init+0xec>)
 80012aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012ac:	2306      	movs	r3, #6
 80012ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80012b0:	2307      	movs	r3, #7
 80012b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012b4:	237f      	movs	r3, #127	; 0x7f
 80012b6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012b8:	2304      	movs	r3, #4
 80012ba:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	4619      	mov	r1, r3
 80012c4:	4805      	ldr	r0, [pc, #20]	; (80012dc <MX_ADC3_Init+0xe4>)
 80012c6:	f005 fcd1 	bl	8006c6c <HAL_ADC_ConfigChannel>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 80012d0:	f003 fec0 	bl	8005054 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	3730      	adds	r7, #48	; 0x30
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20000f94 	.word	0x20000f94
 80012e0:	50000400 	.word	0x50000400
 80012e4:	32601000 	.word	0x32601000

080012e8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08e      	sub	sp, #56	; 0x38
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001308:	d12d      	bne.n	8001366 <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800130a:	4b47      	ldr	r3, [pc, #284]	; (8001428 <HAL_ADC_MspInit+0x140>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	3301      	adds	r3, #1
 8001310:	4a45      	ldr	r2, [pc, #276]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001312:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001314:	4b44      	ldr	r3, [pc, #272]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d10b      	bne.n	8001334 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800131c:	4b43      	ldr	r3, [pc, #268]	; (800142c <HAL_ADC_MspInit+0x144>)
 800131e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001320:	4a42      	ldr	r2, [pc, #264]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001322:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001326:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001328:	4b40      	ldr	r3, [pc, #256]	; (800142c <HAL_ADC_MspInit+0x144>)
 800132a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001330:	623b      	str	r3, [r7, #32]
 8001332:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001334:	4b3d      	ldr	r3, [pc, #244]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001338:	4a3c      	ldr	r2, [pc, #240]	; (800142c <HAL_ADC_MspInit+0x144>)
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001340:	4b3a      	ldr	r3, [pc, #232]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	61fb      	str	r3, [r7, #28]
 800134a:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800134c:	2301      	movs	r3, #1
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001350:	2303      	movs	r3, #3
 8001352:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001358:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800135c:	4619      	mov	r1, r3
 800135e:	4834      	ldr	r0, [pc, #208]	; (8001430 <HAL_ADC_MspInit+0x148>)
 8001360:	f007 fcf2 	bl	8008d48 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001364:	e05b      	b.n	800141e <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC2)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a32      	ldr	r2, [pc, #200]	; (8001434 <HAL_ADC_MspInit+0x14c>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d12d      	bne.n	80013cc <HAL_ADC_MspInit+0xe4>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001370:	4b2d      	ldr	r3, [pc, #180]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	4a2c      	ldr	r2, [pc, #176]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001378:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800137a:	4b2b      	ldr	r3, [pc, #172]	; (8001428 <HAL_ADC_MspInit+0x140>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d10b      	bne.n	800139a <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001382:	4b2a      	ldr	r3, [pc, #168]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001386:	4a29      	ldr	r2, [pc, #164]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001388:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800138c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800138e:	4b27      	ldr	r3, [pc, #156]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001392:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001396:	61bb      	str	r3, [r7, #24]
 8001398:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800139a:	4b24      	ldr	r3, [pc, #144]	; (800142c <HAL_ADC_MspInit+0x144>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139e:	4a23      	ldr	r2, [pc, #140]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a6:	4b21      	ldr	r3, [pc, #132]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013b2:	2302      	movs	r3, #2
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b6:	2303      	movs	r3, #3
 80013b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c2:	4619      	mov	r1, r3
 80013c4:	481a      	ldr	r0, [pc, #104]	; (8001430 <HAL_ADC_MspInit+0x148>)
 80013c6:	f007 fcbf 	bl	8008d48 <HAL_GPIO_Init>
}
 80013ca:	e028      	b.n	800141e <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC3)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a19      	ldr	r2, [pc, #100]	; (8001438 <HAL_ADC_MspInit+0x150>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d123      	bne.n	800141e <HAL_ADC_MspInit+0x136>
    __HAL_RCC_ADC345_CLK_ENABLE();
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013da:	4a14      	ldr	r2, [pc, #80]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013e2:	4b12      	ldr	r3, [pc, #72]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ee:	4b0f      	ldr	r3, [pc, #60]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	4a0e      	ldr	r2, [pc, #56]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013fa:	4b0c      	ldr	r3, [pc, #48]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001406:	2301      	movs	r3, #1
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800140a:	2303      	movs	r3, #3
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001412:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001416:	4619      	mov	r1, r3
 8001418:	4808      	ldr	r0, [pc, #32]	; (800143c <HAL_ADC_MspInit+0x154>)
 800141a:	f007 fc95 	bl	8008d48 <HAL_GPIO_Init>
}
 800141e:	bf00      	nop
 8001420:	3738      	adds	r7, #56	; 0x38
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000224 	.word	0x20000224
 800142c:	40021000 	.word	0x40021000
 8001430:	48000800 	.word	0x48000800
 8001434:	50000100 	.word	0x50000100
 8001438:	50000400 	.word	0x50000400
 800143c:	48000400 	.word	0x48000400

08001440 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001444:	b090      	sub	sp, #64	; 0x40
 8001446:	af06      	add	r7, sp, #24
 8001448:	60f8      	str	r0, [r7, #12]
 800144a:	60b9      	str	r1, [r7, #8]
 800144c:	607a      	str	r2, [r7, #4]
 800144e:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 8001450:	4ba3      	ldr	r3, [pc, #652]	; (80016e0 <order_phases+0x2a0>)
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]

	static unsigned debugCounter = 0;


	if(!cal->started){
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7c1b      	ldrb	r3, [r3, #16]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d108      	bne.n	8001470 <order_phases+0x30>
		printf("Checking phase sign, pole pairs\r\n");
 800145e:	48a1      	ldr	r0, [pc, #644]	; (80016e4 <order_phases+0x2a4>)
 8001460:	f00d f8a6 	bl	800e5b0 <puts>
		cal->started = 1;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2201      	movs	r2, #1
 8001468:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	683a      	ldr	r2, [r7, #0]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	ee07 3a90 	vmov	s15, r3
 800147c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001480:	ed9f 7a99 	vldr	s14, [pc, #612]	; 80016e8 <order_phases+0x2a8>
 8001484:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	edc3 7a05 	vstr	s15, [r3, #20]

	int debug_sine = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	623b      	str	r3, [r7, #32]
	if(debug_sine){
 8001492:	6a3b      	ldr	r3, [r7, #32]
 8001494:	2b00      	cmp	r3, #0
 8001496:	f000 813d 	beq.w	8001714 <order_phases+0x2d4>
		#define sampleRate 100
		static float valsA[sampleCount];
		static float valsB[sampleCount];
		static float valsC[sampleCount];
		static float times[sampleCount];
		if(debugCounter%sampleRate==0){
 800149a:	4b94      	ldr	r3, [pc, #592]	; (80016ec <order_phases+0x2ac>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	4b94      	ldr	r3, [pc, #592]	; (80016f0 <order_phases+0x2b0>)
 80014a0:	fba3 1302 	umull	r1, r3, r3, r2
 80014a4:	095b      	lsrs	r3, r3, #5
 80014a6:	2164      	movs	r1, #100	; 0x64
 80014a8:	fb01 f303 	mul.w	r3, r1, r3
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d169      	bne.n	8001586 <order_phases+0x146>
			//printf("DC %u k, time = %f\n\r", debugCounter/1000, cal->time);
			//printf("%f %f %f \r\n", controller->i_a, controller->i_b, controller->i_c);
			//printf("%f %f \r\n", cal->time, controller->i_a);
			int k = debugCounter/sampleRate;
 80014b2:	4b8e      	ldr	r3, [pc, #568]	; (80016ec <order_phases+0x2ac>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a8e      	ldr	r2, [pc, #568]	; (80016f0 <order_phases+0x2b0>)
 80014b8:	fba2 2303 	umull	r2, r3, r2, r3
 80014bc:	095b      	lsrs	r3, r3, #5
 80014be:	61bb      	str	r3, [r7, #24]
			//printf("%d\n\r",k);
			if(k<sampleCount){
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	2bc7      	cmp	r3, #199	; 0xc7
 80014c4:	dc1c      	bgt.n	8001500 <order_phases+0xc0>
			valsA[k] = controller->i_a;
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	695a      	ldr	r2, [r3, #20]
 80014ca:	498a      	ldr	r1, [pc, #552]	; (80016f4 <order_phases+0x2b4>)
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	440b      	add	r3, r1
 80014d2:	601a      	str	r2, [r3, #0]
			valsB[k] = controller->i_b;
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	699a      	ldr	r2, [r3, #24]
 80014d8:	4987      	ldr	r1, [pc, #540]	; (80016f8 <order_phases+0x2b8>)
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	440b      	add	r3, r1
 80014e0:	601a      	str	r2, [r3, #0]
			valsC[k] = controller->i_c;
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	69da      	ldr	r2, [r3, #28]
 80014e6:	4985      	ldr	r1, [pc, #532]	; (80016fc <order_phases+0x2bc>)
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	440b      	add	r3, r1
 80014ee:	601a      	str	r2, [r3, #0]
			times[k] = cal->time;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	695a      	ldr	r2, [r3, #20]
 80014f4:	4982      	ldr	r1, [pc, #520]	; (8001700 <order_phases+0x2c0>)
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	440b      	add	r3, r1
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	e042      	b.n	8001586 <order_phases+0x146>
			}
			else{
				static int printed = 0;
				if(printed){
 8001500:	4b80      	ldr	r3, [pc, #512]	; (8001704 <order_phases+0x2c4>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d13e      	bne.n	8001586 <order_phases+0x146>

				}
				else{
					printed = 1;
 8001508:	4b7e      	ldr	r3, [pc, #504]	; (8001704 <order_phases+0x2c4>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]
					for(int i=0;i<sampleCount;i++){
 800150e:	2300      	movs	r3, #0
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
 8001512:	e035      	b.n	8001580 <order_phases+0x140>
						printf("%f %f %f %f \r\n", times[i], valsA[i], valsB[i], valsC[i]);
 8001514:	4a7a      	ldr	r2, [pc, #488]	; (8001700 <order_phases+0x2c0>)
 8001516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff f83a 	bl	8000598 <__aeabi_f2d>
 8001524:	4682      	mov	sl, r0
 8001526:	468b      	mov	fp, r1
 8001528:	4a72      	ldr	r2, [pc, #456]	; (80016f4 <order_phases+0x2b4>)
 800152a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff f830 	bl	8000598 <__aeabi_f2d>
 8001538:	4604      	mov	r4, r0
 800153a:	460d      	mov	r5, r1
 800153c:	4a6e      	ldr	r2, [pc, #440]	; (80016f8 <order_phases+0x2b8>)
 800153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	4413      	add	r3, r2
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff f826 	bl	8000598 <__aeabi_f2d>
 800154c:	4680      	mov	r8, r0
 800154e:	4689      	mov	r9, r1
 8001550:	4a6a      	ldr	r2, [pc, #424]	; (80016fc <order_phases+0x2bc>)
 8001552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff f81c 	bl	8000598 <__aeabi_f2d>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001568:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800156c:	e9cd 4500 	strd	r4, r5, [sp]
 8001570:	4652      	mov	r2, sl
 8001572:	465b      	mov	r3, fp
 8001574:	4864      	ldr	r0, [pc, #400]	; (8001708 <order_phases+0x2c8>)
 8001576:	f00c ff95 	bl	800e4a4 <iprintf>
					for(int i=0;i<sampleCount;i++){
 800157a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157c:	3301      	adds	r3, #1
 800157e:	627b      	str	r3, [r7, #36]	; 0x24
 8001580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001582:	2bc7      	cmp	r3, #199	; 0xc7
 8001584:	ddc6      	ble.n	8001514 <order_phases+0xd4>
					}
				}
			}
		}
		debugCounter++;
 8001586:	4b59      	ldr	r3, [pc, #356]	; (80016ec <order_phases+0x2ac>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	3301      	adds	r3, #1
 800158c:	4a57      	ldr	r2, [pc, #348]	; (80016ec <order_phases+0x2ac>)
 800158e:	6013      	str	r3, [r2, #0]
		//blindly rotate motor instead of callibration
		float A = 0.04;
 8001590:	4b5e      	ldr	r3, [pc, #376]	; (800170c <order_phases+0x2cc>)
 8001592:	617b      	str	r3, [r7, #20]
		float f = 10;
 8001594:	4b5e      	ldr	r3, [pc, #376]	; (8001710 <order_phases+0x2d0>)
 8001596:	613b      	str	r3, [r7, #16]
		controller->i_d_des = 0.0f;
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	f04f 0200 	mov.w	r2, #0
 800159e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		controller->i_q_des = 0.0f;
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->dtc_u = 0.5 + A*sin_lut(2*3.14*(f*cal->time));
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	ed93 7a05 	vldr	s14, [r3, #20]
 80015b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80015b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ba:	ee17 0a90 	vmov	r0, s15
 80015be:	f7fe ffeb 	bl	8000598 <__aeabi_f2d>
 80015c2:	a341      	add	r3, pc, #260	; (adr r3, 80016c8 <order_phases+0x288>)
 80015c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c8:	f7ff f83e 	bl	8000648 <__aeabi_dmul>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4610      	mov	r0, r2
 80015d2:	4619      	mov	r1, r3
 80015d4:	f7ff fb30 	bl	8000c38 <__aeabi_d2f>
 80015d8:	4603      	mov	r3, r0
 80015da:	ee00 3a10 	vmov	s0, r3
 80015de:	f003 fe5b 	bl	8005298 <sin_lut>
 80015e2:	eeb0 7a40 	vmov.f32	s14, s0
 80015e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80015ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80015f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		controller->dtc_v = 0.5 + A*sin_lut(2*3.14*(f*cal->time)+6.28/3.0);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	ed93 7a05 	vldr	s14, [r3, #20]
 8001602:	edd7 7a04 	vldr	s15, [r7, #16]
 8001606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800160a:	ee17 0a90 	vmov	r0, s15
 800160e:	f7fe ffc3 	bl	8000598 <__aeabi_f2d>
 8001612:	a32d      	add	r3, pc, #180	; (adr r3, 80016c8 <order_phases+0x288>)
 8001614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001618:	f7ff f816 	bl	8000648 <__aeabi_dmul>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	a32a      	add	r3, pc, #168	; (adr r3, 80016d0 <order_phases+0x290>)
 8001626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162a:	f7fe fe57 	bl	80002dc <__adddf3>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	4610      	mov	r0, r2
 8001634:	4619      	mov	r1, r3
 8001636:	f7ff faff 	bl	8000c38 <__aeabi_d2f>
 800163a:	4603      	mov	r3, r0
 800163c:	ee00 3a10 	vmov	s0, r3
 8001640:	f003 fe2a 	bl	8005298 <sin_lut>
 8001644:	eeb0 7a40 	vmov.f32	s14, s0
 8001648:	edd7 7a05 	vldr	s15, [r7, #20]
 800164c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001650:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001654:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		controller->dtc_w = 0.5 + A*sin_lut(2*3.14*(f*cal->time)+2*6.28/3.0);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	ed93 7a05 	vldr	s14, [r3, #20]
 8001664:	edd7 7a04 	vldr	s15, [r7, #16]
 8001668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166c:	ee17 0a90 	vmov	r0, s15
 8001670:	f7fe ff92 	bl	8000598 <__aeabi_f2d>
 8001674:	a314      	add	r3, pc, #80	; (adr r3, 80016c8 <order_phases+0x288>)
 8001676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167a:	f7fe ffe5 	bl	8000648 <__aeabi_dmul>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4610      	mov	r0, r2
 8001684:	4619      	mov	r1, r3
 8001686:	a314      	add	r3, pc, #80	; (adr r3, 80016d8 <order_phases+0x298>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	f7fe fe26 	bl	80002dc <__adddf3>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	f7ff face 	bl	8000c38 <__aeabi_d2f>
 800169c:	4603      	mov	r3, r0
 800169e:	ee00 3a10 	vmov	s0, r3
 80016a2:	f003 fdf9 	bl	8005298 <sin_lut>
 80016a6:	eeb0 7a40 	vmov.f32	s14, s0
 80016aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80016ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016b2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80016b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		set_dtc(controller);
 80016c0:	68b8      	ldr	r0, [r7, #8]
 80016c2:	f001 f909 	bl	80028d8 <set_dtc>
		return;
 80016c6:	e0ed      	b.n	80018a4 <order_phases+0x464>
 80016c8:	51eb851f 	.word	0x51eb851f
 80016cc:	40191eb8 	.word	0x40191eb8
 80016d0:	8bf258bf 	.word	0x8bf258bf
 80016d4:	4000bf25 	.word	0x4000bf25
 80016d8:	8bf258bf 	.word	0x8bf258bf
 80016dc:	4010bf25 	.word	0x4010bf25
 80016e0:	20009bbc 	.word	0x20009bbc
 80016e4:	08012420 	.word	0x08012420
 80016e8:	37f34507 	.word	0x37f34507
 80016ec:	20000228 	.word	0x20000228
 80016f0:	51eb851f 	.word	0x51eb851f
 80016f4:	2000022c 	.word	0x2000022c
 80016f8:	2000054c 	.word	0x2000054c
 80016fc:	2000086c 	.word	0x2000086c
 8001700:	20000b8c 	.word	0x20000b8c
 8001704:	20000eac 	.word	0x20000eac
 8001708:	08012444 	.word	0x08012444
 800170c:	3d23d70a 	.word	0x3d23d70a
 8001710:	41200000 	.word	0x41200000
		//debug sine end
		}

    if(cal->time < T1){
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	edd3 7a05 	vldr	s15, [r3, #20]
 800171a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800171e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001726:	d528      	bpl.n	800177a <order_phases+0x33a>
	    // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800173a:	3388      	adds	r3, #136	; 0x88
 800173c:	601a      	str	r2, [r3, #0]
        cal->cal_position.elec_velocity = 0;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001744:	3390      	adds	r3, #144	; 0x90
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 800174c:	4b57      	ldr	r3, [pc, #348]	; (80018ac <order_phases+0x46c>)
 800174e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001766:	332c      	adds	r3, #44	; 0x2c
 8001768:	4619      	mov	r1, r3
 800176a:	68b8      	ldr	r0, [r7, #8]
 800176c:	f001 fd5e 	bl	800322c <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	68da      	ldr	r2, [r3, #12]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	619a      	str	r2, [r3, #24]
    	return;
 8001778:	e094      	b.n	80018a4 <order_phases+0x464>
    }
    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001780:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80018b0 <order_phases+0x470>
 8001784:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178c:	d51b      	bpl.n	80017c6 <order_phases+0x386>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	edd3 7a05 	vldr	s15, [r3, #20]
 8001794:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001798:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800179c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689a      	ldr	r2, [r3, #8]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017b0:	3388      	adds	r3, #136	; 0x88
 80017b2:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017ba:	332c      	adds	r3, #44	; 0x2c
 80017bc:	4619      	mov	r1, r3
 80017be:	68b8      	ldr	r0, [r7, #8]
 80017c0:	f001 fd34 	bl	800322c <commutate>
    	return;
 80017c4:	e06e      	b.n	80018a4 <order_phases+0x464>
    }

	reset_foc(controller);
 80017c6:	68b8      	ldr	r0, [r7, #8]
 80017c8:	f001 fc46 	bl	8003058 <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	61fb      	str	r3, [r7, #28]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	edd3 7a06 	vldr	s15, [r3, #24]
 80017d8:	ed97 7a07 	vldr	s14, [r7, #28]
 80017dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017e0:	eef0 7ae7 	vabs.f32	s15, s15
 80017e4:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80018b4 <order_phases+0x474>
 80017e8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80017ec:	ee16 0a90 	vmov	r0, s13
 80017f0:	f7fe fed2 	bl	8000598 <__aeabi_f2d>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	ec43 2b10 	vmov	d0, r2, r3
 80017fc:	f010 fabe 	bl	8011d7c <round>
 8001800:	ec53 2b10 	vmov	r2, r3, d0
 8001804:	4610      	mov	r0, r2
 8001806:	4619      	mov	r1, r3
 8001808:	f7ff f9f6 	bl	8000bf8 <__aeabi_d2uiz>
 800180c:	4603      	mov	r3, r0
 800180e:	b2da      	uxtb	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	edd3 7a06 	vldr	s15, [r3, #24]
 800181a:	ed97 7a07 	vldr	s14, [r7, #28]
 800181e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001826:	dd07      	ble.n	8001838 <order_phases+0x3f8>
		cal->phase_order = 0;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 8001830:	4821      	ldr	r0, [pc, #132]	; (80018b8 <order_phases+0x478>)
 8001832:	f00c febd 	bl	800e5b0 <puts>
 8001836:	e006      	b.n	8001846 <order_phases+0x406>
	}
	else{
		cal->phase_order = 1;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2201      	movs	r2, #1
 800183c:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 8001840:	481e      	ldr	r0, [pc, #120]	; (80018bc <order_phases+0x47c>)
 8001842:	f00c feb5 	bl	800e5b0 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	4619      	mov	r1, r3
 800184c:	481c      	ldr	r0, [pc, #112]	; (80018c0 <order_phases+0x480>)
 800184e:	f00c fe29 	bl	800e4a4 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	4618      	mov	r0, r3
 8001858:	f7fe fe9e 	bl	8000598 <__aeabi_f2d>
 800185c:	4604      	mov	r4, r0
 800185e:	460d      	mov	r5, r1
 8001860:	69f8      	ldr	r0, [r7, #28]
 8001862:	f7fe fe99 	bl	8000598 <__aeabi_f2d>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	e9cd 2300 	strd	r2, r3, [sp]
 800186e:	4622      	mov	r2, r4
 8001870:	462b      	mov	r3, r5
 8001872:	4814      	ldr	r0, [pc, #80]	; (80018c4 <order_phases+0x484>)
 8001874:	f00c fe16 	bl	800e4a4 <iprintf>
    PHASE_ORDER = cal->phase_order;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800187e:	461a      	mov	r2, r3
 8001880:	4b11      	ldr	r3, [pc, #68]	; (80018c8 <order_phases+0x488>)
 8001882:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	ee07 3a90 	vmov	s15, r3
 800188c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001890:	4b06      	ldr	r3, [pc, #24]	; (80018ac <order_phases+0x46c>)
 8001892:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2201      	movs	r2, #1
 80018a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80018a4:	3728      	adds	r7, #40	; 0x28
 80018a6:	46bd      	mov	sp, r7
 80018a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018ac:	2000130c 	.word	0x2000130c
 80018b0:	408487ee 	.word	0x408487ee
 80018b4:	40c90fdb 	.word	0x40c90fdb
 80018b8:	08012454 	.word	0x08012454
 80018bc:	0801246c 	.word	0x0801246c
 80018c0:	08012484 	.word	0x08012484
 80018c4:	08012498 	.word	0x08012498
 80018c8:	20009bbc 	.word	0x20009bbc

080018cc <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 80018cc:	b5b0      	push	{r4, r5, r7, lr}
 80018ce:	b094      	sub	sp, #80	; 0x50
 80018d0:	af02      	add	r7, sp, #8
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
 80018d8:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	7c1b      	ldrb	r3, [r3, #16]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10f      	bne.n	8001902 <calibrate_encoder+0x36>
			printf("Starting offset cal and linearization\r\n");
 80018e2:	489e      	ldr	r0, [pc, #632]	; (8001b5c <calibrate_encoder+0x290>)
 80018e4:	f00c fe64 	bl	800e5b0 <puts>
			cal->started = 1;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80018fa:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	849a      	strh	r2, [r3, #36]	; 0x24
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	683a      	ldr	r2, [r7, #0]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	ee07 3a90 	vmov	s15, r3
 800190e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001912:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001b60 <calibrate_encoder+0x294>
 8001916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	edd3 7a05 	vldr	s15, [r3, #20]
 8001926:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800192a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	d525      	bpl.n	8001980 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f04f 0200 	mov.w	r2, #0
 800193a:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689a      	ldr	r2, [r3, #8]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001946:	3388      	adds	r3, #136	; 0x88
 8001948:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 800194a:	4b86      	ldr	r3, [pc, #536]	; (8001b64 <calibrate_encoder+0x298>)
 800194c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	f04f 0200 	mov.w	r2, #0
 800195a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001964:	332c      	adds	r3, #44	; 0x2c
 8001966:	4619      	mov	r1, r3
 8001968:	68b8      	ldr	r0, [r7, #8]
 800196a:	f001 fc5f 	bl	800322c <commutate>

    	cal->theta_start = encoder->angle_multiturn[0];
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	68da      	ldr	r2, [r3, #12]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	695a      	ldr	r2, [r3, #20]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 800197e:	e259      	b.n	8001e34 <calibrate_encoder+0x568>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	ed93 7a05 	vldr	s14, [r3, #20]
 8001986:	4b77      	ldr	r3, [pc, #476]	; (8001b64 <calibrate_encoder+0x298>)
 8001988:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800198c:	eddf 6a76 	vldr	s13, [pc, #472]	; 8001b68 <calibrate_encoder+0x29c>
 8001990:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001994:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001998:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800199c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80019a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80019a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ac:	f140 808f 	bpl.w	8001ace <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80019b6:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001b6c <calibrate_encoder+0x2a0>
 80019ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80019ce:	3388      	adds	r3, #136	; 0x88
 80019d0:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80019d8:	332c      	adds	r3, #44	; 0x2c
 80019da:	4619      	mov	r1, r3
 80019dc:	68b8      	ldr	r0, [r7, #8]
 80019de:	f001 fc25 	bl	800322c <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	ed93 7a05 	vldr	s14, [r3, #20]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f6:	dc00      	bgt.n	80019fa <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 80019f8:	e21c      	b.n	8001e34 <calibrate_encoder+0x568>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a00:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001b80 <calibrate_encoder+0x2b4>
 8001a04:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001a08:	4b56      	ldr	r3, [pc, #344]	; (8001b64 <calibrate_encoder+0x298>)
 8001a0a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a0e:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001b68 <calibrate_encoder+0x29c>
 8001a12:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a1e:	ee17 3a90 	vmov	r3, s15
 8001a22:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	13db      	asrs	r3, r3, #15
 8001a32:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	441a      	add	r2, r3
 8001a40:	6879      	ldr	r1, [r7, #4]
 8001a42:	f100 030a 	add.w	r3, r0, #10
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	440b      	add	r3, r1
 8001a4a:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a50:	461d      	mov	r5, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	330a      	adds	r3, #10
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4413      	add	r3, r2
 8001a5e:	685c      	ldr	r4, [r3, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7fe fd97 	bl	8000598 <__aeabi_f2d>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	e9cd 2300 	strd	r2, r3, [sp]
 8001a72:	4623      	mov	r3, r4
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	4629      	mov	r1, r5
 8001a78:	483d      	ldr	r0, [pc, #244]	; (8001b70 <calibrate_encoder+0x2a4>)
 8001a7a:	f00c fd13 	bl	800e4a4 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a84:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001b74 <calibrate_encoder+0x2a8>
 8001a88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a96:	ee07 3a90 	vmov	s15, r3
 8001a9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a9e:	4b31      	ldr	r3, [pc, #196]	; (8001b64 <calibrate_encoder+0x298>)
 8001aa0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001aa4:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001b78 <calibrate_encoder+0x2ac>
 8001aa8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001aac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001ab0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001ab4:	eeb4 7a67 	vcmp.f32	s14, s15
 8001ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abc:	f000 81b7 	beq.w	8001e2e <calibrate_encoder+0x562>
			cal->sample_count++;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001acc:	e1b2      	b.n	8001e34 <calibrate_encoder+0x568>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ad4:	4b23      	ldr	r3, [pc, #140]	; (8001b64 <calibrate_encoder+0x298>)
 8001ad6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ada:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001b7c <calibrate_encoder+0x2b0>
 8001ade:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001ae2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001ae6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001aea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001aee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afa:	f140 80a9 	bpl.w	8001c50 <calibrate_encoder+0x384>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b04:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001b6c <calibrate_encoder+0x2a0>
 8001b08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 8001b12:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <calibrate_encoder+0x298>)
 8001b14:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		controller->i_q_des = 0.0f;
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		cal->cal_position.elec_angle = cal->theta_ref;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001b30:	3388      	adds	r3, #136	; 0x88
 8001b32:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001b3a:	332c      	adds	r3, #44	; 0x2c
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	68b8      	ldr	r0, [r7, #8]
 8001b40:	f001 fb74 	bl	800322c <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b58:	dc14      	bgt.n	8001b84 <calibrate_encoder+0x2b8>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 8001b5a:	e16a      	b.n	8001e32 <calibrate_encoder+0x566>
 8001b5c:	080124b4 	.word	0x080124b4
 8001b60:	37f34507 	.word	0x37f34507
 8001b64:	2000130c 	.word	0x2000130c
 8001b68:	40c90fdb 	.word	0x40c90fdb
 8001b6c:	38734507 	.word	0x38734507
 8001b70:	080124dc 	.word	0x080124dc
 8001b74:	3cc90fdb 	.word	0x3cc90fdb
 8001b78:	43000000 	.word	0x43000000
 8001b7c:	41490fdb 	.word	0x41490fdb
 8001b80:	47800000 	.word	0x47800000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 8152 	beq.w	8001e32 <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b94:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001b80 <calibrate_encoder+0x2b4>
 8001b98:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001b9c:	4ba7      	ldr	r3, [pc, #668]	; (8001e3c <calibrate_encoder+0x570>)
 8001b9e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ba2:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8001e40 <calibrate_encoder+0x574>
 8001ba6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001baa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bb2:	ee17 3a90 	vmov	r3, s15
 8001bb6:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001bbc:	6a3b      	ldr	r3, [r7, #32]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	13db      	asrs	r3, r3, #15
 8001bc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bca:	69fa      	ldr	r2, [r7, #28]
 8001bcc:	4413      	add	r3, r2
 8001bce:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	330a      	adds	r3, #10
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4413      	add	r3, r2
 8001bdc:	685a      	ldr	r2, [r3, #4]
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	4413      	add	r3, r2
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8001be6:	4610      	mov	r0, r2
 8001be8:	0fda      	lsrs	r2, r3, #31
 8001bea:	4413      	add	r3, r2
 8001bec:	105b      	asrs	r3, r3, #1
 8001bee:	4619      	mov	r1, r3
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	f100 030a 	add.w	r3, r0, #10
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001c00:	461d      	mov	r5, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	330a      	adds	r3, #10
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	4413      	add	r3, r2
 8001c0e:	685c      	ldr	r4, [r3, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7fe fcbf 	bl	8000598 <__aeabi_f2d>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	e9cd 2300 	strd	r2, r3, [sp]
 8001c22:	4623      	mov	r3, r4
 8001c24:	6a3a      	ldr	r2, [r7, #32]
 8001c26:	4629      	mov	r1, r5
 8001c28:	4886      	ldr	r0, [pc, #536]	; (8001e44 <calibrate_encoder+0x578>)
 8001c2a:	f00c fc3b 	bl	800e4a4 <iprintf>
			cal->sample_count--;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001c32:	3b01      	subs	r3, #1
 8001c34:	b29a      	uxth	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001c40:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8001e48 <calibrate_encoder+0x57c>
 8001c44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 8001c4e:	e0f0      	b.n	8001e32 <calibrate_encoder+0x566>
    }

    reset_foc(controller);
 8001c50:	68b8      	ldr	r0, [r7, #8]
 8001c52:	f001 fa01 	bl	8003058 <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	643b      	str	r3, [r7, #64]	; 0x40
 8001c5e:	e00b      	b.n	8001c78 <calibrate_encoder+0x3ac>
		ezero_mean += cal->error_arr[i];
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c64:	330a      	adds	r3, #10
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	4413      	add	r3, r2
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001c6e:	4413      	add	r3, r2
 8001c70:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001c72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c74:	3301      	adds	r3, #1
 8001c76:	643b      	str	r3, [r7, #64]	; 0x40
 8001c78:	4b70      	ldr	r3, [pc, #448]	; (8001e3c <calibrate_encoder+0x570>)
 8001c7a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001c7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c82:	ee17 3a90 	vmov	r3, s15
 8001c86:	01db      	lsls	r3, r3, #7
 8001c88:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	dbe8      	blt.n	8001c60 <calibrate_encoder+0x394>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001c8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c90:	ee07 3a90 	vmov	s15, r3
 8001c94:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c98:	4b68      	ldr	r3, [pc, #416]	; (8001e3c <calibrate_encoder+0x570>)
 8001c9a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001c9e:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001e4c <calibrate_encoder+0x580>
 8001ca2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ca6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001caa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cae:	ee17 2a90 	vmov	r2, s15
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 8001cb6:	2380      	movs	r3, #128	; 0x80
 8001cb8:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cbe:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	da01      	bge.n	8001cca <calibrate_encoder+0x3fe>
 8001cc6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001cca:	125b      	asrs	r3, r3, #9
 8001ccc:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001cce:	2300      	movs	r3, #0
 8001cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cd2:	e0a0      	b.n	8001e16 <calibrate_encoder+0x54a>
			int moving_avg = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cda:	0fda      	lsrs	r2, r3, #31
 8001cdc:	4413      	add	r3, r2
 8001cde:	105b      	asrs	r3, r3, #1
 8001ce0:	425b      	negs	r3, r3
 8001ce2:	637b      	str	r3, [r7, #52]	; 0x34
 8001ce4:	e068      	b.n	8001db8 <calibrate_encoder+0x4ec>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001ce6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ce8:	ee07 3a90 	vmov	s15, r3
 8001cec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cf0:	4b52      	ldr	r3, [pc, #328]	; (8001e3c <calibrate_encoder+0x570>)
 8001cf2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cfa:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001e4c <calibrate_encoder+0x580>
 8001cfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d02:	eddf 6a52 	vldr	s13, [pc, #328]	; 8001e4c <calibrate_encoder+0x580>
 8001d06:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d0c:	ee07 3a90 	vmov	s15, r3
 8001d10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d1c:	ee17 3a90 	vmov	r3, s15
 8001d20:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	da13      	bge.n	8001d50 <calibrate_encoder+0x484>
 8001d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d2a:	ee07 3a90 	vmov	s15, r3
 8001d2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d32:	4b42      	ldr	r3, [pc, #264]	; (8001e3c <calibrate_encoder+0x570>)
 8001d34:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001d38:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001e4c <calibrate_encoder+0x580>
 8001d3c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d48:	ee17 3a90 	vmov	r3, s15
 8001d4c:	633b      	str	r3, [r7, #48]	; 0x30
 8001d4e:	e027      	b.n	8001da0 <calibrate_encoder+0x4d4>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d52:	ee07 3a90 	vmov	s15, r3
 8001d56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d5a:	4b38      	ldr	r3, [pc, #224]	; (8001e3c <calibrate_encoder+0x570>)
 8001d5c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001d60:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001e4c <calibrate_encoder+0x580>
 8001d64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001d6c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001d70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d78:	dd12      	ble.n	8001da0 <calibrate_encoder+0x4d4>
 8001d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d7c:	ee07 3a90 	vmov	s15, r3
 8001d80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d84:	4b2d      	ldr	r3, [pc, #180]	; (8001e3c <calibrate_encoder+0x570>)
 8001d86:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001d8a:	eddf 6a30 	vldr	s13, [pc, #192]	; 8001e4c <calibrate_encoder+0x580>
 8001d8e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d9a:	ee17 3a90 	vmov	r3, s15
 8001d9e:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da4:	330a      	adds	r3, #10
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001dae:	4413      	add	r3, r2
 8001db0:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001db2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001db4:	3301      	adds	r3, #1
 8001db6:	637b      	str	r3, [r7, #52]	; 0x34
 8001db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dba:	0fda      	lsrs	r2, r3, #31
 8001dbc:	4413      	add	r3, r2
 8001dbe:	105b      	asrs	r3, r3, #1
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	db8e      	blt.n	8001ce6 <calibrate_encoder+0x41a>
			}
			moving_avg = moving_avg/window;
 8001dc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dcc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001dd0:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dd6:	4413      	add	r3, r2
 8001dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ddc:	2b7f      	cmp	r3, #127	; 0x7f
 8001dde:	dd02      	ble.n	8001de6 <calibrate_encoder+0x51a>
 8001de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001de2:	3b80      	subs	r3, #128	; 0x80
 8001de4:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001dec:	1ad2      	subs	r2, r2, r3
 8001dee:	6879      	ldr	r1, [r7, #4]
 8001df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001df2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001df6:	330a      	adds	r3, #10
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	440b      	add	r3, r1
 8001dfc:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	461a      	mov	r2, r3
 8001e08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001e0a:	4811      	ldr	r0, [pc, #68]	; (8001e50 <calibrate_encoder+0x584>)
 8001e0c:	f00c fb4a 	bl	800e4a4 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001e10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e12:	3301      	adds	r3, #1
 8001e14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e18:	2b7f      	cmp	r3, #127	; 0x7f
 8001e1a:	f77f af5b 	ble.w	8001cd4 <calibrate_encoder+0x408>

		}

	cal->started = 0;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001e2c:	e002      	b.n	8001e34 <calibrate_encoder+0x568>
				return;
 8001e2e:	bf00      	nop
 8001e30:	e000      	b.n	8001e34 <calibrate_encoder+0x568>
		return;
 8001e32:	bf00      	nop
}
 8001e34:	3748      	adds	r7, #72	; 0x48
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bdb0      	pop	{r4, r5, r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	2000130c 	.word	0x2000130c
 8001e40:	40c90fdb 	.word	0x40c90fdb
 8001e44:	080124dc 	.word	0x080124dc
 8001e48:	3cc90fdb 	.word	0x3cc90fdb
 8001e4c:	43000000 	.word	0x43000000
 8001e50:	080124ec 	.word	0x080124ec

08001e54 <drv_spi_write>:
#include <drv8353.h>
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af02      	add	r7, sp, #8
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	887a      	ldrh	r2, [r7, #2]
 8001e64:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001e66:	2200      	movs	r2, #0
 8001e68:	2110      	movs	r1, #16
 8001e6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e6e:	f007 f8ed 	bl	800904c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001e72:	6879      	ldr	r1, [r7, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	1c9a      	adds	r2, r3, #2
 8001e78:	2364      	movs	r3, #100	; 0x64
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	480b      	ldr	r0, [pc, #44]	; (8001eac <drv_spi_write+0x58>)
 8001e80:	f008 f9db 	bl	800a23a <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001e84:	bf00      	nop
 8001e86:	4b09      	ldr	r3, [pc, #36]	; (8001eac <drv_spi_write+0x58>)
 8001e88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d0f9      	beq.n	8001e86 <drv_spi_write+0x32>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001e92:	2201      	movs	r2, #1
 8001e94:	2110      	movs	r1, #16
 8001e96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e9a:	f007 f8d7 	bl	800904c <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	885b      	ldrh	r3, [r3, #2]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	2000a0cc 	.word	0x2000a0cc

08001eb0 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	463b      	mov	r3, r7
 8001eb8:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 8001ebc:	463b      	mov	r3, r7
 8001ebe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff ffc6 	bl	8001e54 <drv_spi_write>
 8001ec8:	4603      	mov	r3, r0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	463b      	mov	r3, r7
 8001eda:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 8001ede:	463b      	mov	r3, r7
 8001ee0:	f248 0101 	movw	r1, #32769	; 0x8001
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ffb5 	bl	8001e54 <drv_spi_write>
 8001eea:	4603      	mov	r3, r0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	f107 0308 	add.w	r3, r7, #8
 8001efe:	e883 0003 	stmia.w	r3, {r0, r1}
 8001f02:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	02db      	lsls	r3, r3, #11
 8001f08:	b21b      	sxth	r3, r3
 8001f0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f12:	b21b      	sxth	r3, r3
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	f107 0308 	add.w	r3, r7, #8
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff ff99 	bl	8001e54 <drv_spi_write>
 8001f22:	4603      	mov	r3, r0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 8001f2c:	b590      	push	{r4, r7, lr}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	f107 0408 	add.w	r4, r7, #8
 8001f36:	e884 0003 	stmia.w	r4, {r0, r1}
 8001f3a:	607a      	str	r2, [r7, #4]
 8001f3c:	603b      	str	r3, [r7, #0]
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, (reg<<11)|val);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	02db      	lsls	r3, r3, #11
 8001f42:	b21a      	sxth	r2, r3
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	b21b      	sxth	r3, r3
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	b29a      	uxth	r2, r3
 8001f4e:	f107 0308 	add.w	r3, r7, #8
 8001f52:	4611      	mov	r1, r2
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff ff7d 	bl	8001e54 <drv_spi_write>
}
 8001f5a:	bf00      	nop
 8001f5c:	3714      	adds	r7, #20
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd90      	pop	{r4, r7, pc}

08001f62 <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8001f62:	b590      	push	{r4, r7, lr}
 8001f64:	b087      	sub	sp, #28
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	f107 0408 	add.w	r4, r7, #8
 8001f6c:	e884 0003 	stmia.w	r4, {r0, r1}
 8001f70:	607a      	str	r2, [r7, #4]
 8001f72:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	025b      	lsls	r3, r3, #9
 8001f78:	b21b      	sxth	r3, r3
 8001f7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f7e:	b21a      	sxth	r2, r3
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	021b      	lsls	r3, r3, #8
 8001f84:	b21b      	sxth	r3, r3
 8001f86:	4313      	orrs	r3, r2
 8001f88:	b21a      	sxth	r2, r3
 8001f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f8c:	01db      	lsls	r3, r3, #7
 8001f8e:	b21b      	sxth	r3, r3
 8001f90:	4313      	orrs	r3, r2
 8001f92:	b21a      	sxth	r2, r3
 8001f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f96:	015b      	lsls	r3, r3, #5
 8001f98:	b21b      	sxth	r3, r3
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	b21a      	sxth	r2, r3
 8001f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa0:	011b      	lsls	r3, r3, #4
 8001fa2:	b21b      	sxth	r3, r3
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	b21a      	sxth	r2, r3
 8001fa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	b21b      	sxth	r3, r3
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	b21a      	sxth	r2, r3
 8001fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	b21b      	sxth	r3, r3
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	b21a      	sxth	r2, r3
 8001fbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	b21b      	sxth	r3, r3
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	b21a      	sxth	r2, r3
 8001fc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fc8:	b21b      	sxth	r3, r3
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	b21b      	sxth	r3, r3
 8001fce:	82fb      	strh	r3, [r7, #22]
	uint16_t mask = 0x07FF;
 8001fd0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001fd4:	82bb      	strh	r3, [r7, #20]
	//printf("spi w %d, data being %d \n\r", val, (val&mask));
	uint16_t retval = drv_spi_write(&drv, val);
 8001fd6:	8afa      	ldrh	r2, [r7, #22]
 8001fd8:	f107 0308 	add.w	r3, r7, #8
 8001fdc:	4611      	mov	r1, r2
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff ff38 	bl	8001e54 <drv_spi_write>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	827b      	strh	r3, [r7, #18]
	//printf("loop retval = %d\n\r", (retval&mask));
}
 8001fe8:	bf00      	nop
 8001fea:	371c      	adds	r7, #28
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd90      	pop	{r4, r7, pc}

08001ff0 <drv_write_OCPCR>:
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 8001ff0:	b590      	push	{r4, r7, lr}
 8001ff2:	b087      	sub	sp, #28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	f107 0408 	add.w	r4, r7, #8
 8001ffa:	e884 0003 	stmia.w	r4, {r0, r1}
 8001ffe:	607a      	str	r2, [r7, #4]
 8002000:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	029b      	lsls	r3, r3, #10
 8002006:	b21b      	sxth	r3, r3
 8002008:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800200c:	b21a      	sxth	r2, r3
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	021b      	lsls	r3, r3, #8
 8002012:	b21b      	sxth	r3, r3
 8002014:	4313      	orrs	r3, r2
 8002016:	b21a      	sxth	r2, r3
 8002018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800201a:	019b      	lsls	r3, r3, #6
 800201c:	b21b      	sxth	r3, r3
 800201e:	4313      	orrs	r3, r2
 8002020:	b21a      	sxth	r2, r3
 8002022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002024:	011b      	lsls	r3, r3, #4
 8002026:	b21b      	sxth	r3, r3
 8002028:	4313      	orrs	r3, r2
 800202a:	b21a      	sxth	r2, r3
 800202c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800202e:	b21b      	sxth	r3, r3
 8002030:	4313      	orrs	r3, r2
 8002032:	b21b      	sxth	r3, r3
 8002034:	82fb      	strh	r3, [r7, #22]
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
 8002036:	8afa      	ldrh	r2, [r7, #22]
 8002038:	f107 0308 	add.w	r3, r7, #8
 800203c:	4611      	mov	r1, r2
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff ff08 	bl	8001e54 <drv_spi_write>
}
 8002044:	bf00      	nop
 8002046:	371c      	adds	r7, #28
 8002048:	46bd      	mov	sp, r7
 800204a:	bd90      	pop	{r4, r7, pc}

0800204c <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 800204c:	b590      	push	{r4, r7, lr}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	f107 0408 	add.w	r4, r7, #8
 8002056:	e884 0003 	stmia.w	r4, {r0, r1}
 800205a:	607a      	str	r2, [r7, #4]
 800205c:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	029b      	lsls	r3, r3, #10
 8002062:	b21b      	sxth	r3, r3
 8002064:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002068:	b21a      	sxth	r2, r3
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	025b      	lsls	r3, r3, #9
 800206e:	b21b      	sxth	r3, r3
 8002070:	4313      	orrs	r3, r2
 8002072:	b21a      	sxth	r2, r3
 8002074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002076:	021b      	lsls	r3, r3, #8
 8002078:	b21b      	sxth	r3, r3
 800207a:	4313      	orrs	r3, r2
 800207c:	b21a      	sxth	r2, r3
 800207e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002080:	019b      	lsls	r3, r3, #6
 8002082:	b21b      	sxth	r3, r3
 8002084:	4313      	orrs	r3, r2
 8002086:	b21a      	sxth	r2, r3
 8002088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800208a:	015b      	lsls	r3, r3, #5
 800208c:	b21b      	sxth	r3, r3
 800208e:	4313      	orrs	r3, r2
 8002090:	b21a      	sxth	r2, r3
 8002092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002094:	011b      	lsls	r3, r3, #4
 8002096:	b21b      	sxth	r3, r3
 8002098:	4313      	orrs	r3, r2
 800209a:	b21a      	sxth	r2, r3
 800209c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800209e:	00db      	lsls	r3, r3, #3
 80020a0:	b21b      	sxth	r3, r3
 80020a2:	4313      	orrs	r3, r2
 80020a4:	b21a      	sxth	r2, r3
 80020a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	b21b      	sxth	r3, r3
 80020ac:	4313      	orrs	r3, r2
 80020ae:	b21a      	sxth	r2, r3
 80020b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020b2:	b21b      	sxth	r3, r3
 80020b4:	4313      	orrs	r3, r2
 80020b6:	b21b      	sxth	r3, r3
 80020b8:	82fb      	strh	r3, [r7, #22]
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
 80020ba:	8afa      	ldrh	r2, [r7, #22]
 80020bc:	f107 0308 	add.w	r3, r7, #8
 80020c0:	4611      	mov	r1, r2
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff fec6 	bl	8001e54 <drv_spi_write>
}
 80020c8:	bf00      	nop
 80020ca:	371c      	adds	r7, #28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd90      	pop	{r4, r7, pc}

080020d0 <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	463b      	mov	r3, r7
 80020d8:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 80020dc:	2202      	movs	r2, #2
 80020de:	463b      	mov	r3, r7
 80020e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80020e4:	f7ff ff06 	bl	8001ef4 <drv_read_register>
 80020e8:	4603      	mov	r3, r0
 80020ea:	f023 0304 	bic.w	r3, r3, #4
 80020ee:	81fb      	strh	r3, [r7, #14]
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 80020f0:	89fb      	ldrh	r3, [r7, #14]
 80020f2:	2202      	movs	r2, #2
 80020f4:	4639      	mov	r1, r7
 80020f6:	c903      	ldmia	r1, {r0, r1}
 80020f8:	f7ff ff18 	bl	8001f2c <drv_write_register>
}
 80020fc:	bf00      	nop
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	463b      	mov	r3, r7
 800210c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 8002110:	2202      	movs	r2, #2
 8002112:	463b      	mov	r3, r7
 8002114:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002118:	f7ff feec 	bl	8001ef4 <drv_read_register>
 800211c:	4603      	mov	r3, r0
 800211e:	f043 0304 	orr.w	r3, r3, #4
 8002122:	81fb      	strh	r3, [r7, #14]
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 8002124:	89fb      	ldrh	r3, [r7, #14]
 8002126:	2202      	movs	r2, #2
 8002128:	4639      	mov	r1, r7
 800212a:	c903      	ldmia	r1, {r0, r1}
 800212c:	f7ff fefe 	bl	8001f2c <drv_write_register>
}
 8002130:	bf00      	nop
 8002132:	3710      	adds	r7, #16
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <drv_print_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	//printf("spi w %d \n", val);
	drv_write_register(drv, CSACR, val);
}
void drv_print_faults(DRVStruct drv){
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	463b      	mov	r3, r7
 8002140:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t val1 = drv_read_FSR1(drv);
 8002144:	463b      	mov	r3, r7
 8002146:	e893 0003 	ldmia.w	r3, {r0, r1}
 800214a:	f7ff feb1 	bl	8001eb0 <drv_read_FSR1>
 800214e:	4603      	mov	r3, r0
 8002150:	81fb      	strh	r3, [r7, #14]
    uint16_t val2 = drv_read_FSR2(drv);
 8002152:	463b      	mov	r3, r7
 8002154:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002158:	f7ff febb 	bl	8001ed2 <drv_read_FSR2>
 800215c:	4603      	mov	r3, r0
 800215e:	81bb      	strh	r3, [r7, #12]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8002160:	89fb      	ldrh	r3, [r7, #14]
 8002162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002166:	2b00      	cmp	r3, #0
 8002168:	d002      	beq.n	8002170 <drv_print_faults+0x38>
 800216a:	4857      	ldr	r0, [pc, #348]	; (80022c8 <drv_print_faults+0x190>)
 800216c:	f00c f99a 	bl	800e4a4 <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8002170:	89fb      	ldrh	r3, [r7, #14]
 8002172:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002176:	2b00      	cmp	r3, #0
 8002178:	d002      	beq.n	8002180 <drv_print_faults+0x48>
 800217a:	4854      	ldr	r0, [pc, #336]	; (80022cc <drv_print_faults+0x194>)
 800217c:	f00c f992 	bl	800e4a4 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8002180:	89fb      	ldrh	r3, [r7, #14]
 8002182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002186:	2b00      	cmp	r3, #0
 8002188:	d002      	beq.n	8002190 <drv_print_faults+0x58>
 800218a:	4851      	ldr	r0, [pc, #324]	; (80022d0 <drv_print_faults+0x198>)
 800218c:	f00c f98a 	bl	800e4a4 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8002190:	89fb      	ldrh	r3, [r7, #14]
 8002192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002196:	2b00      	cmp	r3, #0
 8002198:	d002      	beq.n	80021a0 <drv_print_faults+0x68>
 800219a:	484e      	ldr	r0, [pc, #312]	; (80022d4 <drv_print_faults+0x19c>)
 800219c:	f00c f982 	bl	800e4a4 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 80021a0:	89fb      	ldrh	r3, [r7, #14]
 80021a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <drv_print_faults+0x78>
 80021aa:	484b      	ldr	r0, [pc, #300]	; (80022d8 <drv_print_faults+0x1a0>)
 80021ac:	f00c f97a 	bl	800e4a4 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 80021b0:	89fb      	ldrh	r3, [r7, #14]
 80021b2:	f003 0320 	and.w	r3, r3, #32
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d002      	beq.n	80021c0 <drv_print_faults+0x88>
 80021ba:	4848      	ldr	r0, [pc, #288]	; (80022dc <drv_print_faults+0x1a4>)
 80021bc:	f00c f972 	bl	800e4a4 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 80021c0:	89fb      	ldrh	r3, [r7, #14]
 80021c2:	f003 0310 	and.w	r3, r3, #16
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d002      	beq.n	80021d0 <drv_print_faults+0x98>
 80021ca:	4845      	ldr	r0, [pc, #276]	; (80022e0 <drv_print_faults+0x1a8>)
 80021cc:	f00c f96a 	bl	800e4a4 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 80021d0:	89fb      	ldrh	r3, [r7, #14]
 80021d2:	f003 0308 	and.w	r3, r3, #8
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d002      	beq.n	80021e0 <drv_print_faults+0xa8>
 80021da:	4842      	ldr	r0, [pc, #264]	; (80022e4 <drv_print_faults+0x1ac>)
 80021dc:	f00c f962 	bl	800e4a4 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 80021e0:	89fb      	ldrh	r3, [r7, #14]
 80021e2:	f003 0304 	and.w	r3, r3, #4
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d002      	beq.n	80021f0 <drv_print_faults+0xb8>
 80021ea:	483f      	ldr	r0, [pc, #252]	; (80022e8 <drv_print_faults+0x1b0>)
 80021ec:	f00c f95a 	bl	800e4a4 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 80021f0:	89fb      	ldrh	r3, [r7, #14]
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d002      	beq.n	8002200 <drv_print_faults+0xc8>
 80021fa:	483c      	ldr	r0, [pc, #240]	; (80022ec <drv_print_faults+0x1b4>)
 80021fc:	f00c f952 	bl	800e4a4 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8002200:	89fb      	ldrh	r3, [r7, #14]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b00      	cmp	r3, #0
 8002208:	d002      	beq.n	8002210 <drv_print_faults+0xd8>
 800220a:	4839      	ldr	r0, [pc, #228]	; (80022f0 <drv_print_faults+0x1b8>)
 800220c:	f00c f94a 	bl	800e4a4 <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8002210:	89bb      	ldrh	r3, [r7, #12]
 8002212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002216:	2b00      	cmp	r3, #0
 8002218:	d002      	beq.n	8002220 <drv_print_faults+0xe8>
 800221a:	4836      	ldr	r0, [pc, #216]	; (80022f4 <drv_print_faults+0x1bc>)
 800221c:	f00c f942 	bl	800e4a4 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8002220:	89bb      	ldrh	r3, [r7, #12]
 8002222:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002226:	2b00      	cmp	r3, #0
 8002228:	d002      	beq.n	8002230 <drv_print_faults+0xf8>
 800222a:	4833      	ldr	r0, [pc, #204]	; (80022f8 <drv_print_faults+0x1c0>)
 800222c:	f00c f93a 	bl	800e4a4 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8002230:	89bb      	ldrh	r3, [r7, #12]
 8002232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002236:	2b00      	cmp	r3, #0
 8002238:	d002      	beq.n	8002240 <drv_print_faults+0x108>
 800223a:	4830      	ldr	r0, [pc, #192]	; (80022fc <drv_print_faults+0x1c4>)
 800223c:	f00c f932 	bl	800e4a4 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8002240:	89bb      	ldrh	r3, [r7, #12]
 8002242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002246:	2b00      	cmp	r3, #0
 8002248:	d002      	beq.n	8002250 <drv_print_faults+0x118>
 800224a:	482d      	ldr	r0, [pc, #180]	; (8002300 <drv_print_faults+0x1c8>)
 800224c:	f00c f92a 	bl	800e4a4 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8002250:	89bb      	ldrh	r3, [r7, #12]
 8002252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002256:	2b00      	cmp	r3, #0
 8002258:	d002      	beq.n	8002260 <drv_print_faults+0x128>
 800225a:	482a      	ldr	r0, [pc, #168]	; (8002304 <drv_print_faults+0x1cc>)
 800225c:	f00c f922 	bl	800e4a4 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8002260:	89bb      	ldrh	r3, [r7, #12]
 8002262:	f003 0320 	and.w	r3, r3, #32
 8002266:	2b00      	cmp	r3, #0
 8002268:	d002      	beq.n	8002270 <drv_print_faults+0x138>
 800226a:	4827      	ldr	r0, [pc, #156]	; (8002308 <drv_print_faults+0x1d0>)
 800226c:	f00c f91a 	bl	800e4a4 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8002270:	89bb      	ldrh	r3, [r7, #12]
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	2b00      	cmp	r3, #0
 8002278:	d002      	beq.n	8002280 <drv_print_faults+0x148>
 800227a:	4824      	ldr	r0, [pc, #144]	; (800230c <drv_print_faults+0x1d4>)
 800227c:	f00c f912 	bl	800e4a4 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8002280:	89bb      	ldrh	r3, [r7, #12]
 8002282:	f003 0308 	and.w	r3, r3, #8
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <drv_print_faults+0x158>
 800228a:	4821      	ldr	r0, [pc, #132]	; (8002310 <drv_print_faults+0x1d8>)
 800228c:	f00c f90a 	bl	800e4a4 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8002290:	89bb      	ldrh	r3, [r7, #12]
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	2b00      	cmp	r3, #0
 8002298:	d002      	beq.n	80022a0 <drv_print_faults+0x168>
 800229a:	481e      	ldr	r0, [pc, #120]	; (8002314 <drv_print_faults+0x1dc>)
 800229c:	f00c f902 	bl	800e4a4 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 80022a0:	89bb      	ldrh	r3, [r7, #12]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d002      	beq.n	80022b0 <drv_print_faults+0x178>
 80022aa:	481b      	ldr	r0, [pc, #108]	; (8002318 <drv_print_faults+0x1e0>)
 80022ac:	f00c f8fa 	bl	800e4a4 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 80022b0:	89bb      	ldrh	r3, [r7, #12]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d002      	beq.n	80022c0 <drv_print_faults+0x188>
 80022ba:	4818      	ldr	r0, [pc, #96]	; (800231c <drv_print_faults+0x1e4>)
 80022bc:	f00c f8f2 	bl	800e4a4 <iprintf>

}
 80022c0:	bf00      	nop
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	080124f8 	.word	0x080124f8
 80022cc:	08012504 	.word	0x08012504
 80022d0:	08012510 	.word	0x08012510
 80022d4:	08012518 	.word	0x08012518
 80022d8:	08012520 	.word	0x08012520
 80022dc:	08012528 	.word	0x08012528
 80022e0:	08012534 	.word	0x08012534
 80022e4:	08012540 	.word	0x08012540
 80022e8:	0801254c 	.word	0x0801254c
 80022ec:	08012558 	.word	0x08012558
 80022f0:	08012564 	.word	0x08012564
 80022f4:	08012570 	.word	0x08012570
 80022f8:	08012578 	.word	0x08012578
 80022fc:	08012580 	.word	0x08012580
 8002300:	08012588 	.word	0x08012588
 8002304:	08012590 	.word	0x08012590
 8002308:	08012598 	.word	0x08012598
 800230c:	080125a4 	.word	0x080125a4
 8002310:	080125b0 	.word	0x080125b0
 8002314:	080125bc 	.word	0x080125bc
 8002318:	080125c8 	.word	0x080125c8
 800231c:	080125d4 	.word	0x080125d4

08002320 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002324:	4b1e      	ldr	r3, [pc, #120]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002326:	4a1f      	ldr	r2, [pc, #124]	; (80023a4 <MX_FDCAN2_Init+0x84>)
 8002328:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800232a:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 800232c:	2200      	movs	r2, #0
 800232e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8002330:	4b1b      	ldr	r3, [pc, #108]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002332:	2200      	movs	r2, #0
 8002334:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8002336:	4b1a      	ldr	r3, [pc, #104]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002338:	2200      	movs	r2, #0
 800233a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800233c:	4b18      	ldr	r3, [pc, #96]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 800233e:	2200      	movs	r2, #0
 8002340:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8002342:	4b17      	ldr	r3, [pc, #92]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002344:	2200      	movs	r2, #0
 8002346:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8002348:	4b15      	ldr	r3, [pc, #84]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 800234a:	2201      	movs	r2, #1
 800234c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800234e:	4b14      	ldr	r3, [pc, #80]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002350:	2201      	movs	r2, #1
 8002352:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 12;
 8002354:	4b12      	ldr	r3, [pc, #72]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002356:	220c      	movs	r2, #12
 8002358:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 3;
 800235a:	4b11      	ldr	r3, [pc, #68]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 800235c:	2203      	movs	r2, #3
 800235e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8002360:	4b0f      	ldr	r3, [pc, #60]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002362:	2201      	movs	r2, #1
 8002364:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8002366:	4b0e      	ldr	r3, [pc, #56]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002368:	2201      	movs	r2, #1
 800236a:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 12;
 800236c:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 800236e:	220c      	movs	r2, #12
 8002370:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 3;
 8002372:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002374:	2203      	movs	r2, #3
 8002376:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8002378:	4b09      	ldr	r3, [pc, #36]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 800237a:	2201      	movs	r2, #1
 800237c:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 1;
 800237e:	4b08      	ldr	r3, [pc, #32]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002380:	2201      	movs	r2, #1
 8002382:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002384:	4b06      	ldr	r3, [pc, #24]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 8002386:	2200      	movs	r2, #0
 8002388:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800238a:	4805      	ldr	r0, [pc, #20]	; (80023a0 <MX_FDCAN2_Init+0x80>)
 800238c:	f005 fc0e 	bl	8007bac <HAL_FDCAN_Init>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <MX_FDCAN2_Init+0x7a>
  {
    Error_Handler();
 8002396:	f002 fe5d 	bl	8005054 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20001000 	.word	0x20001000
 80023a4:	40006800 	.word	0x40006800

080023a8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08a      	sub	sp, #40	; 0x28
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b0:	f107 0314 	add.w	r3, r7, #20
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	60da      	str	r2, [r3, #12]
 80023be:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN2)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a1b      	ldr	r2, [pc, #108]	; (8002434 <HAL_FDCAN_MspInit+0x8c>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d12f      	bne.n	800242a <HAL_FDCAN_MspInit+0x82>
  {
  /* USER CODE BEGIN FDCAN2_MspInit 0 */

  /* USER CODE END FDCAN2_MspInit 0 */
    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80023ca:	4b1b      	ldr	r3, [pc, #108]	; (8002438 <HAL_FDCAN_MspInit+0x90>)
 80023cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ce:	4a1a      	ldr	r2, [pc, #104]	; (8002438 <HAL_FDCAN_MspInit+0x90>)
 80023d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023d4:	6593      	str	r3, [r2, #88]	; 0x58
 80023d6:	4b18      	ldr	r3, [pc, #96]	; (8002438 <HAL_FDCAN_MspInit+0x90>)
 80023d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <HAL_FDCAN_MspInit+0x90>)
 80023e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e6:	4a14      	ldr	r2, [pc, #80]	; (8002438 <HAL_FDCAN_MspInit+0x90>)
 80023e8:	f043 0302 	orr.w	r3, r3, #2
 80023ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023ee:	4b12      	ldr	r3, [pc, #72]	; (8002438 <HAL_FDCAN_MspInit+0x90>)
 80023f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PB5     ------> FDCAN2_RX
    PB6     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80023fa:	2360      	movs	r3, #96	; 0x60
 80023fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fe:	2302      	movs	r3, #2
 8002400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002406:	2300      	movs	r3, #0
 8002408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800240a:	2309      	movs	r3, #9
 800240c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240e:	f107 0314 	add.w	r3, r7, #20
 8002412:	4619      	mov	r1, r3
 8002414:	4809      	ldr	r0, [pc, #36]	; (800243c <HAL_FDCAN_MspInit+0x94>)
 8002416:	f006 fc97 	bl	8008d48 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 1, 0);
 800241a:	2200      	movs	r2, #0
 800241c:	2101      	movs	r1, #1
 800241e:	2056      	movs	r0, #86	; 0x56
 8002420:	f005 facf 	bl	80079c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8002424:	2056      	movs	r0, #86	; 0x56
 8002426:	f005 fae6 	bl	80079f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800242a:	bf00      	nop
 800242c:	3728      	adds	r7, #40	; 0x28
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40006800 	.word	0x40006800
 8002438:	40021000 	.word	0x40021000
 800243c:	48000400 	.word	0x48000400

08002440 <can_rx_init>:
  /* USER CODE END FDCAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_rx_init(CANRxMessage *msg){
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af02      	add	r7, sp, #8
 8002446:	6078      	str	r0, [r7, #4]
	msg->filter.FilterID1 = CAN_ID;//<<5;
 8002448:	4b13      	ldr	r3, [pc, #76]	; (8002498 <can_rx_init+0x58>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	461a      	mov	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterID2 = 0x7FF;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002458:	649a      	str	r2, [r3, #72]	; 0x48
	msg->filter.FilterIndex = 0;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterType = FDCAN_FILTER_MASK;//FDCAN_FILTER_RANGE;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2202      	movs	r2, #2
 8002464:	63da      	str	r2, [r3, #60]	; 0x3c
	msg->filter.IdType = FDCAN_STANDARD_ID;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2201      	movs	r2, #1
 8002470:	641a      	str	r2, [r3, #64]	; 0x40
	//msg->filter.FilterConfig = FDCAN_FILTER_DISABLE;


	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	3334      	adds	r3, #52	; 0x34
 8002476:	4619      	mov	r1, r3
 8002478:	4808      	ldr	r0, [pc, #32]	; (800249c <can_rx_init+0x5c>)
 800247a:	f005 fcf1 	bl	8007e60 <HAL_FDCAN_ConfigFilter>

	//HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE);
	HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT);
 800247e:	2302      	movs	r3, #2
 8002480:	9300      	str	r3, [sp, #0]
 8002482:	2302      	movs	r3, #2
 8002484:	2202      	movs	r2, #2
 8002486:	2102      	movs	r1, #2
 8002488:	4804      	ldr	r0, [pc, #16]	; (800249c <can_rx_init+0x5c>)
 800248a:	f005 fd43 	bl	8007f14 <HAL_FDCAN_ConfigGlobalFilter>
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
	msg->filter.FilterActivation=ENABLE;
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
	*/
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20009bbc 	.word	0x20009bbc
 800249c:	20001000 	.word	0x20001000

080024a0 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	61da      	str	r2, [r3, #28]
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80024b4:	615a      	str	r2, [r3, #20]
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE; //???
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	619a      	str	r2, [r3, #24]
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	621a      	str	r2, [r3, #32]
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	60da      	str	r2, [r3, #12]
	msg->tx_header.Identifier = CAN_MASTER; // ?
 80024c8:	4b0a      	ldr	r3, [pc, #40]	; (80024f4 <can_tx_init+0x54>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	461a      	mov	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	609a      	str	r2, [r3, #8]
	msg->tx_header.MessageMarker = 0; //???
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	629a      	str	r2, [r3, #40]	; 0x28
	msg->tx_header.TxEventFifoControl = FDCAN_STORE_TX_EVENTS; //???
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80024de:	625a      	str	r2, [r3, #36]	; 0x24
	msg->tx_header.TxFrameType = FDCAN_DATA_FRAME;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	611a      	str	r2, [r3, #16]
	msg->tx_header.DLC = 6; 			// message size of 8 byte - DataLength
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard - TxFrameType
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request? - ???
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID - ??? Probably Identifier
	*/
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	20009bbc 	.word	0x20009bbc

080024f8 <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 80024f8:	b084      	sub	sp, #16
 80024fa:	b590      	push	{r4, r7, lr}
 80024fc:	b087      	sub	sp, #28
 80024fe:	af00      	add	r7, sp, #0
 8002500:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002504:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8002508:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800250c:	021b      	lsls	r3, r3, #8
 800250e:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8002512:	4313      	orrs	r3, r2
 8002514:	617b      	str	r3, [r7, #20]
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8002516:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002520:	0912      	lsrs	r2, r2, #4
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8002528:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800252c:	021b      	lsls	r3, r3, #8
 800252e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002532:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002536:	4313      	orrs	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 800253a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800253e:	011b      	lsls	r3, r3, #4
 8002540:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8002544:	0912      	lsrs	r2, r2, #4
 8002546:	b2d2      	uxtb	r2, r2
 8002548:	4313      	orrs	r3, r2
 800254a:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 800254c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002550:	021b      	lsls	r3, r3, #8
 8002552:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002556:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800255a:	4313      	orrs	r3, r2
 800255c:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 800255e:	4b3e      	ldr	r3, [pc, #248]	; (8002658 <unpack_cmd+0x160>)
 8002560:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002564:	4b3c      	ldr	r3, [pc, #240]	; (8002658 <unpack_cmd+0x160>)
 8002566:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800256a:	2110      	movs	r1, #16
 800256c:	eef0 0a47 	vmov.f32	s1, s14
 8002570:	eeb0 0a67 	vmov.f32	s0, s15
 8002574:	6978      	ldr	r0, [r7, #20]
 8002576:	f002 fe5d 	bl	8005234 <uint_to_float>
 800257a:	eef0 7a40 	vmov.f32	s15, s0
 800257e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002580:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 8002584:	4b34      	ldr	r3, [pc, #208]	; (8002658 <unpack_cmd+0x160>)
 8002586:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800258a:	4b33      	ldr	r3, [pc, #204]	; (8002658 <unpack_cmd+0x160>)
 800258c:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8002590:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002592:	1d1c      	adds	r4, r3, #4
 8002594:	210c      	movs	r1, #12
 8002596:	eef0 0a47 	vmov.f32	s1, s14
 800259a:	eeb0 0a67 	vmov.f32	s0, s15
 800259e:	6938      	ldr	r0, [r7, #16]
 80025a0:	f002 fe48 	bl	8005234 <uint_to_float>
 80025a4:	eef0 7a40 	vmov.f32	s15, s0
 80025a8:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 80025ac:	4b2a      	ldr	r3, [pc, #168]	; (8002658 <unpack_cmd+0x160>)
 80025ae:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80025b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025b4:	f103 0408 	add.w	r4, r3, #8
 80025b8:	210c      	movs	r1, #12
 80025ba:	eef0 0a67 	vmov.f32	s1, s15
 80025be:	ed9f 0a27 	vldr	s0, [pc, #156]	; 800265c <unpack_cmd+0x164>
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f002 fe36 	bl	8005234 <uint_to_float>
 80025c8:	eef0 7a40 	vmov.f32	s15, s0
 80025cc:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 80025d0:	4b21      	ldr	r3, [pc, #132]	; (8002658 <unpack_cmd+0x160>)
 80025d2:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80025d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025d8:	f103 040c 	add.w	r4, r3, #12
 80025dc:	210c      	movs	r1, #12
 80025de:	eef0 0a67 	vmov.f32	s1, s15
 80025e2:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800265c <unpack_cmd+0x164>
 80025e6:	68b8      	ldr	r0, [r7, #8]
 80025e8:	f002 fe24 	bl	8005234 <uint_to_float>
 80025ec:	eef0 7a40 	vmov.f32	s15, s0
 80025f0:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 80025f4:	4b18      	ldr	r3, [pc, #96]	; (8002658 <unpack_cmd+0x160>)
 80025f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80025fa:	eeb1 7a67 	vneg.f32	s14, s15
 80025fe:	4b16      	ldr	r3, [pc, #88]	; (8002658 <unpack_cmd+0x160>)
 8002600:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002604:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002608:	4b13      	ldr	r3, [pc, #76]	; (8002658 <unpack_cmd+0x160>)
 800260a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800260e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002612:	4b11      	ldr	r3, [pc, #68]	; (8002658 <unpack_cmd+0x160>)
 8002614:	ed93 7a03 	vldr	s14, [r3, #12]
 8002618:	4b0f      	ldr	r3, [pc, #60]	; (8002658 <unpack_cmd+0x160>)
 800261a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800261e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002622:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <unpack_cmd+0x160>)
 8002624:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002628:	ee67 7a27 	vmul.f32	s15, s14, s15
 800262c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800262e:	f103 0410 	add.w	r4, r3, #16
 8002632:	210c      	movs	r1, #12
 8002634:	eef0 0a67 	vmov.f32	s1, s15
 8002638:	eeb0 0a66 	vmov.f32	s0, s13
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f002 fdf9 	bl	8005234 <uint_to_float>
 8002642:	eef0 7a40 	vmov.f32	s15, s0
 8002646:	edc4 7a00 	vstr	s15, [r4]

    }
 800264a:	bf00      	nop
 800264c:	371c      	adds	r7, #28
 800264e:	46bd      	mov	sp, r7
 8002650:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002654:	b004      	add	sp, #16
 8002656:	4770      	bx	lr
 8002658:	2000130c 	.word	0x2000130c
 800265c:	00000000 	.word	0x00000000

08002660 <load_from_flash>:


/**
  * @brief  Loads floats and ints from flash memory into global arrays
  */
void load_from_flash(){
 8002660:	b480      	push	{r7}
 8002662:	b093      	sub	sp, #76	; 0x4c
 8002664:	af00      	add	r7, sp, #0
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
 8002666:	2300      	movs	r3, #0
 8002668:	647b      	str	r3, [r7, #68]	; 0x44
 800266a:	e02f      	b.n	80026cc <load_from_flash+0x6c>
    	uint32_t address = FLOATS_ADDR + i*4;
 800266c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800266e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8002672:	f503 33fb 	add.w	r3, r3, #128512	; 0x1f600
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	627b      	str	r3, [r7, #36]	; 0x24
    	uint64_t doubleWord = *((uint64_t*)(address));
 800267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002680:	e9c7 2306 	strd	r2, r3, [r7, #24]

    	uint32_t word1 = doubleWord&0x00000000ffffffff;
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	60fb      	str	r3, [r7, #12]
    	uint32_t word2 = (doubleWord&0xffffffff00000000) >> 32;
 8002688:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	f04f 0300 	mov.w	r3, #0
 8002694:	000a      	movs	r2, r1
 8002696:	2300      	movs	r3, #0
 8002698:	4613      	mov	r3, r2
 800269a:	60bb      	str	r3, [r7, #8]

    	float float1 = *((float*)(&word1));
 800269c:	f107 030c 	add.w	r3, r7, #12
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	617b      	str	r3, [r7, #20]
    	float float2 = *((float*)(&word2));
 80026a4:	f107 0308 	add.w	r3, r7, #8
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	613b      	str	r3, [r7, #16]

    	__float_reg[i] =   float1;
 80026ac:	4a2f      	ldr	r2, [pc, #188]	; (800276c <load_from_flash+0x10c>)
 80026ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	697a      	ldr	r2, [r7, #20]
 80026b6:	601a      	str	r2, [r3, #0]
    	__float_reg[i+1] = float2;
 80026b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026ba:	3301      	adds	r3, #1
 80026bc:	4a2b      	ldr	r2, [pc, #172]	; (800276c <load_from_flash+0x10c>)
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	601a      	str	r2, [r3, #0]
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
 80026c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026c8:	3302      	adds	r3, #2
 80026ca:	647b      	str	r3, [r7, #68]	; 0x44
 80026cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026ce:	2b3f      	cmp	r3, #63	; 0x3f
 80026d0:	ddcc      	ble.n	800266c <load_from_flash+0xc>

    }
    for(int i = 0;i<INTSCOUNT;i=i+2){
 80026d2:	2300      	movs	r3, #0
 80026d4:	643b      	str	r3, [r7, #64]	; 0x40
 80026d6:	e03e      	b.n	8002756 <load_from_flash+0xf6>
    	uint32_t address = INTS_ADDR + i*4;
 80026d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	461a      	mov	r2, r3
 80026de:	4b24      	ldr	r3, [pc, #144]	; (8002770 <load_from_flash+0x110>)
 80026e0:	4413      	add	r3, r2
 80026e2:	63fb      	str	r3, [r7, #60]	; 0x3c

    	uint64_t doubleWord = *((uint64_t*)(address));
 80026e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ea:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    	uint32_t word1 = doubleWord&0x00000000ffffffff;
 80026ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f0:	607b      	str	r3, [r7, #4]
    	uint32_t word2 = (doubleWord&0xffffffff00000000) >> 32;
 80026f2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80026f6:	f04f 0200 	mov.w	r2, #0
 80026fa:	f04f 0300 	mov.w	r3, #0
 80026fe:	000a      	movs	r2, r1
 8002700:	2300      	movs	r3, #0
 8002702:	4613      	mov	r3, r2
 8002704:	603b      	str	r3, [r7, #0]

		float int1 = *((int*)(&word1));
 8002706:	1d3b      	adds	r3, r7, #4
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	ee07 3a90 	vmov	s15, r3
 800270e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002712:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		float int2 = *((int*)(&word2));
 8002716:	463b      	mov	r3, r7
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	ee07 3a90 	vmov	s15, r3
 800271e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002722:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		__int_reg[i] =   int1;
 8002726:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800272a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800272e:	ee17 1a90 	vmov	r1, s15
 8002732:	4a10      	ldr	r2, [pc, #64]	; (8002774 <load_from_flash+0x114>)
 8002734:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002736:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		__int_reg[i+1] = int2;
 800273a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800273c:	3301      	adds	r3, #1
 800273e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002742:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002746:	ee17 1a90 	vmov	r1, s15
 800274a:	4a0a      	ldr	r2, [pc, #40]	; (8002774 <load_from_flash+0x114>)
 800274c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0;i<INTSCOUNT;i=i+2){
 8002750:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002752:	3302      	adds	r3, #2
 8002754:	643b      	str	r3, [r7, #64]	; 0x40
 8002756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002758:	2bff      	cmp	r3, #255	; 0xff
 800275a:	ddbd      	ble.n	80026d8 <load_from_flash+0x78>
    }
}
 800275c:	bf00      	nop
 800275e:	bf00      	nop
 8002760:	374c      	adds	r7, #76	; 0x4c
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	2000130c 	.word	0x2000130c
 8002770:	0807d900 	.word	0x0807d900
 8002774:	20009bbc 	.word	0x20009bbc

08002778 <erase_reserved_flash>:

/**
  * @brief  Erase used page of flash memory to prepare for reprogramming
  * @retval uint32_t PageError. 0xFFFFFFFF means no problem
  */
int erase_reserved_flash(){
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
    FLASH_EraseInitTypeDef eraseStruct;
    eraseStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
    eraseStruct.Banks = FLASH_BANK_2;
 8002782:	2302      	movs	r3, #2
 8002784:	60fb      	str	r3, [r7, #12]
    eraseStruct.Page = RESERVED_PAGE;
 8002786:	237b      	movs	r3, #123	; 0x7b
 8002788:	613b      	str	r3, [r7, #16]
    eraseStruct.NbPages = RESERVED_AREA_LEN;
 800278a:	2305      	movs	r3, #5
 800278c:	617b      	str	r3, [r7, #20]
    uint32_t error;
    HAL_FLASHEx_Erase(&eraseStruct, &error);
 800278e:	1d3a      	adds	r2, r7, #4
 8002790:	f107 0308 	add.w	r3, r7, #8
 8002794:	4611      	mov	r1, r2
 8002796:	4618      	mov	r0, r3
 8002798:	f006 f974 	bl	8008a84 <HAL_FLASHEx_Erase>
    printf("Leaving erase flash.");
 800279c:	4803      	ldr	r0, [pc, #12]	; (80027ac <erase_reserved_flash+0x34>)
 800279e:	f00b fe81 	bl	800e4a4 <iprintf>
    return error;
 80027a2:	687b      	ldr	r3, [r7, #4]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	080125e0 	.word	0x080125e0

080027b0 <save_to_flash>:
  * @brief  Saves floats and ints from global arrays into flash memory.
  * This should be done sparingly as it causes wear of flash memory and shortens it's lifespan.
  * Should it become necessary to perform this often, consider implementing some form of wear leveling.
  * @retval Zero when OK, nonzero when an error was encountered
  */
int save_to_flash(){
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef status = HAL_FLASH_Unlock();
 80027b6:	f006 f837 	bl	8008828 <HAL_FLASH_Unlock>
 80027ba:	4603      	mov	r3, r0
 80027bc:	75fb      	strb	r3, [r7, #23]
	if(status!=HAL_OK) return 1;
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <save_to_flash+0x18>
 80027c4:	2301      	movs	r3, #1
 80027c6:	e075      	b.n	80028b4 <save_to_flash+0x104>

	status = HAL_FLASH_OB_Unlock();
 80027c8:	f006 f86a 	bl	80088a0 <HAL_FLASH_OB_Unlock>
 80027cc:	4603      	mov	r3, r0
 80027ce:	75fb      	strb	r3, [r7, #23]
	if(status!=HAL_OK) return 2;
 80027d0:	7dfb      	ldrb	r3, [r7, #23]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <save_to_flash+0x2a>
 80027d6:	2302      	movs	r3, #2
 80027d8:	e06c      	b.n	80028b4 <save_to_flash+0x104>

    unsigned int eraseError = erase_reserved_flash();
 80027da:	f7ff ffcd 	bl	8002778 <erase_reserved_flash>
 80027de:	4603      	mov	r3, r0
 80027e0:	613b      	str	r3, [r7, #16]
    if(eraseError!=0xFFFFFFFF) return 3;
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e8:	d001      	beq.n	80027ee <save_to_flash+0x3e>
 80027ea:	2303      	movs	r3, #3
 80027ec:	e062      	b.n	80028b4 <save_to_flash+0x104>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_SR_ERRORS);
 80027ee:	4b33      	ldr	r3, [pc, #204]	; (80028bc <save_to_flash+0x10c>)
 80027f0:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80027f4:	611a      	str	r2, [r3, #16]

    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80027f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027fa:	f006 f893 	bl	8008924 <FLASH_WaitForLastOperation>
 80027fe:	4603      	mov	r3, r0
 8002800:	75fb      	strb	r3, [r7, #23]
    if(status!=HAL_OK) return 5;
 8002802:	7dfb      	ldrb	r3, [r7, #23]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <save_to_flash+0x5c>
 8002808:	2305      	movs	r3, #5
 800280a:	e053      	b.n	80028b4 <save_to_flash+0x104>

    for(int i=0;i<FLOATSCOUNT;i=i+2){
 800280c:	2300      	movs	r3, #0
 800280e:	61fb      	str	r3, [r7, #28]
 8002810:	e020      	b.n	8002854 <save_to_flash+0xa4>
        uint64_t doubleWord = *((uint64_t*) (__float_reg + i)); //read two floats from array as one uint64
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	4a2a      	ldr	r2, [pc, #168]	; (80028c0 <save_to_flash+0x110>)
 8002818:	4413      	add	r3, r2
 800281a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281e:	e9c7 2300 	strd	r2, r3, [r7]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLOATS_ADDR + i*sizeof(float), doubleWord);
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8002828:	f503 33fb 	add.w	r3, r3, #128512	; 0x1f600
 800282c:	0099      	lsls	r1, r3, #2
 800282e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002832:	2000      	movs	r0, #0
 8002834:	f005 ffa2 	bl	800877c <HAL_FLASH_Program>
 8002838:	4603      	mov	r3, r0
 800283a:	75fb      	strb	r3, [r7, #23]
        if(status!=HAL_OK) {printf("SaveToFlash fail writing float #%d", i);return 6;}
 800283c:	7dfb      	ldrb	r3, [r7, #23]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d005      	beq.n	800284e <save_to_flash+0x9e>
 8002842:	69f9      	ldr	r1, [r7, #28]
 8002844:	481f      	ldr	r0, [pc, #124]	; (80028c4 <save_to_flash+0x114>)
 8002846:	f00b fe2d 	bl	800e4a4 <iprintf>
 800284a:	2306      	movs	r3, #6
 800284c:	e032      	b.n	80028b4 <save_to_flash+0x104>
    for(int i=0;i<FLOATSCOUNT;i=i+2){
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	3302      	adds	r3, #2
 8002852:	61fb      	str	r3, [r7, #28]
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	2b3f      	cmp	r3, #63	; 0x3f
 8002858:	dddb      	ble.n	8002812 <save_to_flash+0x62>
    }

    for(int i=0;i<INTSCOUNT;i=i+2){
 800285a:	2300      	movs	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]
 800285e:	e01e      	b.n	800289e <save_to_flash+0xee>
        uint64_t doubleWord = *((uint64_t*) (__int_reg + i));
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4a18      	ldr	r2, [pc, #96]	; (80028c8 <save_to_flash+0x118>)
 8002866:	4413      	add	r3, r2
 8002868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286c:	e9c7 2302 	strd	r2, r3, [r7, #8]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, INTS_ADDR + i*sizeof(int), doubleWord);
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	4b16      	ldr	r3, [pc, #88]	; (80028cc <save_to_flash+0x11c>)
 8002874:	4413      	add	r3, r2
 8002876:	0099      	lsls	r1, r3, #2
 8002878:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800287c:	2000      	movs	r0, #0
 800287e:	f005 ff7d 	bl	800877c <HAL_FLASH_Program>
 8002882:	4603      	mov	r3, r0
 8002884:	75fb      	strb	r3, [r7, #23]
        if(status!=HAL_OK) {printf("SaveToFlash fail writing int #%d", i);return 7;}
 8002886:	7dfb      	ldrb	r3, [r7, #23]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d005      	beq.n	8002898 <save_to_flash+0xe8>
 800288c:	69b9      	ldr	r1, [r7, #24]
 800288e:	4810      	ldr	r0, [pc, #64]	; (80028d0 <save_to_flash+0x120>)
 8002890:	f00b fe08 	bl	800e4a4 <iprintf>
 8002894:	2307      	movs	r3, #7
 8002896:	e00d      	b.n	80028b4 <save_to_flash+0x104>
    for(int i=0;i<INTSCOUNT;i=i+2){
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	3302      	adds	r3, #2
 800289c:	61bb      	str	r3, [r7, #24]
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2bff      	cmp	r3, #255	; 0xff
 80028a2:	dddd      	ble.n	8002860 <save_to_flash+0xb0>
    }
    HAL_FLASH_Lock();
 80028a4:	f005 ffe2 	bl	800886c <HAL_FLASH_Lock>
    HAL_FLASH_OB_Lock();
 80028a8:	f006 f820 	bl	80088ec <HAL_FLASH_OB_Lock>
    printf("SaveToFlash All Ok\n");
 80028ac:	4809      	ldr	r0, [pc, #36]	; (80028d4 <save_to_flash+0x124>)
 80028ae:	f00b fe7f 	bl	800e5b0 <puts>
    return 0;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3720      	adds	r7, #32
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40022000 	.word	0x40022000
 80028c0:	2000130c 	.word	0x2000130c
 80028c4:	080125f8 	.word	0x080125f8
 80028c8:	20009bbc 	.word	0x20009bbc
 80028cc:	0201f640 	.word	0x0201f640
 80028d0:	0801261c 	.word	0x0801261c
 80028d4:	08012640 	.word	0x08012640

080028d8 <set_dtc>:
#include "user_config.h"

#include <stdio.h>


void set_dtc(ControllerStruct *controller){
 80028d8:	b480      	push	{r7}
 80028da:	b087      	sub	sp, #28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e4:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ea:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f0:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80028f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002900:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800290a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800290e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002912:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800291c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002920:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002924:	edc7 7a03 	vstr	s15, [r7, #12]

	//printf("foc setDtcs: %f %f %f \n\r", dtc_u, dtc_v, dtc_w);


	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002928:	4b3b      	ldr	r3, [pc, #236]	; (8002a18 <set_dtc+0x140>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d136      	bne.n	800299e <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002930:	4b3a      	ldr	r3, [pc, #232]	; (8002a1c <set_dtc+0x144>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002936:	ee07 3a90 	vmov	s15, r3
 800293a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800293e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002946:	4b35      	ldr	r3, [pc, #212]	; (8002a1c <set_dtc+0x144>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800294e:	ee17 2a90 	vmov	r2, s15
 8002952:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 8002954:	4b31      	ldr	r3, [pc, #196]	; (8002a1c <set_dtc+0x144>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295a:	ee07 3a90 	vmov	s15, r3
 800295e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002962:	edd7 7a04 	vldr	s15, [r7, #16]
 8002966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800296a:	4b2c      	ldr	r3, [pc, #176]	; (8002a1c <set_dtc+0x144>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002972:	ee17 2a90 	vmov	r2, s15
 8002976:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 8002978:	4b28      	ldr	r3, [pc, #160]	; (8002a1c <set_dtc+0x144>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297e:	ee07 3a90 	vmov	s15, r3
 8002982:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002986:	edd7 7a03 	vldr	s15, [r7, #12]
 800298a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800298e:	4b23      	ldr	r3, [pc, #140]	; (8002a1c <set_dtc+0x144>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002996:	ee17 2a90 	vmov	r2, s15
 800299a:	635a      	str	r2, [r3, #52]	; 0x34
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 800299c:	e035      	b.n	8002a0a <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 800299e:	4b1f      	ldr	r3, [pc, #124]	; (8002a1c <set_dtc+0x144>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a4:	ee07 3a90 	vmov	s15, r3
 80029a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80029b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b4:	4b19      	ldr	r3, [pc, #100]	; (8002a1c <set_dtc+0x144>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029bc:	ee17 2a90 	vmov	r2, s15
 80029c0:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_v);
 80029c2:	4b16      	ldr	r3, [pc, #88]	; (8002a1c <set_dtc+0x144>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c8:	ee07 3a90 	vmov	s15, r3
 80029cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80029d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029d8:	4b10      	ldr	r3, [pc, #64]	; (8002a1c <set_dtc+0x144>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029e0:	ee17 2a90 	vmov	r2, s15
 80029e4:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_w);
 80029e6:	4b0d      	ldr	r3, [pc, #52]	; (8002a1c <set_dtc+0x144>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ec:	ee07 3a90 	vmov	s15, r3
 80029f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80029f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029fc:	4b07      	ldr	r3, [pc, #28]	; (8002a1c <set_dtc+0x144>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a04:	ee17 2a90 	vmov	r2, s15
 8002a08:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002a0a:	bf00      	nop
 8002a0c:	371c      	adds	r7, #28
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	20009bbc 	.word	0x20009bbc
 8002a1c:	2000a130 	.word	0x2000a130

08002a20 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
	//don't do Vbus
	//HAL_ADC_Start(&ADC_CH_MAIN);
	//HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY); //vbus conversion is slower, probably replace with polling IB if vbus is ever removed

	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002a28:	4b2e      	ldr	r3, [pc, #184]	; (8002ae4 <analog_sample+0xc4>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d10e      	bne.n	8002a4e <analog_sample+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002a30:	482d      	ldr	r0, [pc, #180]	; (8002ae8 <analog_sample+0xc8>)
 8002a32:	f004 f90d 	bl	8006c50 <HAL_ADC_GetValue>
 8002a36:	4603      	mov	r3, r0
 8002a38:	461a      	mov	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002a3e:	482b      	ldr	r0, [pc, #172]	; (8002aec <analog_sample+0xcc>)
 8002a40:	f004 f906 	bl	8006c50 <HAL_ADC_GetValue>
 8002a44:	4603      	mov	r3, r0
 8002a46:	461a      	mov	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	e00d      	b.n	8002a6a <analog_sample+0x4a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002a4e:	4827      	ldr	r0, [pc, #156]	; (8002aec <analog_sample+0xcc>)
 8002a50:	f004 f8fe 	bl	8006c50 <HAL_ADC_GetValue>
 8002a54:	4603      	mov	r3, r0
 8002a56:	461a      	mov	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002a5c:	4822      	ldr	r0, [pc, #136]	; (8002ae8 <analog_sample+0xc8>)
 8002a5e:	f004 f8f7 	bl	8006c50 <HAL_ADC_GetValue>
 8002a62:	4603      	mov	r3, r0
 8002a64:	461a      	mov	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	609a      	str	r2, [r3, #8]
		//adc_ch_ic = ADC_CH_IB;
	}

	//controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
	//controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
	controller->v_bus = 24.0;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a20      	ldr	r2, [pc, #128]	; (8002af0 <analog_sample+0xd0>)
 8002a6e:	621a      	str	r2, [r3, #32]

    controller->i_a = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	ee07 3a90 	vmov	s15, r3
 8002a80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a84:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002af4 <analog_sample+0xd4>
 8002a88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	ee07 3a90 	vmov	s15, r3
 8002aa2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aa6:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002af4 <analog_sample+0xd4>
 8002aaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	edd3 7a05 	vldr	s15, [r3, #20]
 8002aba:	eeb1 7a67 	vneg.f32	s14, s15
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	edd3 7a06 	vldr	s15, [r3, #24]
 8002ac4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	edc3 7a07 	vstr	s15, [r3, #28]

    HAL_ADC_Start(&ADC_CH_IA);
 8002ace:	4806      	ldr	r0, [pc, #24]	; (8002ae8 <analog_sample+0xc8>)
 8002ad0:	f003 ffda 	bl	8006a88 <HAL_ADC_Start>
    HAL_ADC_Start(&ADC_CH_IB);
 8002ad4:	4805      	ldr	r0, [pc, #20]	; (8002aec <analog_sample+0xcc>)
 8002ad6:	f003 ffd7 	bl	8006a88 <HAL_ADC_Start>

}
 8002ada:	bf00      	nop
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20009bbc 	.word	0x20009bbc
 8002ae8:	20000f28 	.word	0x20000f28
 8002aec:	20000ebc 	.word	0x20000ebc
 8002af0:	41c00000 	.word	0x41c00000
 8002af4:	3ca50000 	.word	0x3ca50000

08002af8 <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b088      	sub	sp, #32
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	ed87 0a05 	vstr	s0, [r7, #20]
 8002b02:	edc7 0a04 	vstr	s1, [r7, #16]
 8002b06:	ed87 1a03 	vstr	s2, [r7, #12]
 8002b0a:	60b8      	str	r0, [r7, #8]
 8002b0c:	6079      	str	r1, [r7, #4]
 8002b0e:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 8002b10:	ed97 0a05 	vldr	s0, [r7, #20]
 8002b14:	f002 fbfa 	bl	800530c <cos_lut>
 8002b18:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002b1c:	ed97 0a05 	vldr	s0, [r7, #20]
 8002b20:	f002 fbba 	bl	8005298 <sin_lut>
 8002b24:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 8002b28:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b34:	edd7 6a06 	vldr	s13, [r7, #24]
 8002b38:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 8002b4a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b4e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002bf8 <abc+0x100>
 8002b52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b56:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b5a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002b5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b62:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b66:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b6e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b72:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002bfc <abc+0x104>
 8002b76:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002b7a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b7e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b82:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b86:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002b9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ba0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002bfc <abc+0x104>
 8002ba4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ba8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bac:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002bb0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bb4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bb8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bc0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bc4:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002bf8 <abc+0x100>
 8002bc8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002bcc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002bd0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002bd4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002bd8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002bdc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002be0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002be4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	edc3 7a00 	vstr	s15, [r3]
    }
 8002bee:	bf00      	nop
 8002bf0:	3720      	adds	r7, #32
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	3f5db3d7 	.word	0x3f5db3d7
 8002bfc:	bf5db3d7 	.word	0xbf5db3d7

08002c00 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	ed87 0a05 	vstr	s0, [r7, #20]
 8002c0a:	edc7 0a04 	vstr	s1, [r7, #16]
 8002c0e:	ed87 1a03 	vstr	s2, [r7, #12]
 8002c12:	edc7 1a02 	vstr	s3, [r7, #8]
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 8002c1a:	ed97 0a05 	vldr	s0, [r7, #20]
 8002c1e:	f002 fb75 	bl	800530c <cos_lut>
 8002c22:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002c26:	ed97 0a05 	vldr	s0, [r7, #20]
 8002c2a:	f002 fb35 	bl	8005298 <sin_lut>
 8002c2e:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002c32:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c36:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c3e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c42:	eddf 6a34 	vldr	s13, [pc, #208]	; 8002d14 <dq0+0x114>
 8002c46:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c4e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002c52:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002c56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c66:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c6a:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002d18 <dq0+0x118>
 8002c6e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c72:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c76:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002c7a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002c7e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c82:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c8e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002d1c <dq0+0x11c>
 8002c92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002c9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ca0:	eeb1 7a67 	vneg.f32	s14, s15
 8002ca4:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ca8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cac:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cb0:	eddf 6a19 	vldr	s13, [pc, #100]	; 8002d18 <dq0+0x118>
 8002cb4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002cb8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cbc:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002cc0:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002cc4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ccc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cd0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cd4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cd8:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002d14 <dq0+0x114>
 8002cdc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ce0:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ce4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002ce8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002cec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cf0:	edd7 7a02 	vldr	s15, [r7, #8]
 8002cf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cfc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002d1c <dq0+0x11c>
 8002d00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	edc3 7a00 	vstr	s15, [r3]

    }
 8002d0a:	bf00      	nop
 8002d0c:	3720      	adds	r7, #32
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	3f5db3d7 	.word	0x3f5db3d7
 8002d18:	bf5db3d7 	.word	0xbf5db3d7
 8002d1c:	3f2aaaab 	.word	0x3f2aaaab

08002d20 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 8002d20:	b580      	push	{r7, lr}
 8002d22:	ed2d 8b02 	vpush	{d8}
 8002d26:	b08a      	sub	sp, #40	; 0x28
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	ed87 0a07 	vstr	s0, [r7, #28]
 8002d2e:	edc7 0a06 	vstr	s1, [r7, #24]
 8002d32:	ed87 1a05 	vstr	s2, [r7, #20]
 8002d36:	edc7 1a04 	vstr	s3, [r7, #16]
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002d40:	ed97 1a04 	vldr	s2, [r7, #16]
 8002d44:	edd7 0a05 	vldr	s1, [r7, #20]
 8002d48:	ed97 0a06 	vldr	s0, [r7, #24]
 8002d4c:	f002 f9f5 	bl	800513a <fminf3>
 8002d50:	eeb0 8a40 	vmov.f32	s16, s0
 8002d54:	ed97 1a04 	vldr	s2, [r7, #16]
 8002d58:	edd7 0a05 	vldr	s1, [r7, #20]
 8002d5c:	ed97 0a06 	vldr	s0, [r7, #24]
 8002d60:	f002 f9b7 	bl	80050d2 <fmaxf3>
 8002d64:	eef0 7a40 	vmov.f32	s15, s0
 8002d68:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002d6c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d74:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 8002d78:	4b41      	ldr	r3, [pc, #260]	; (8002e80 <svm+0x160>)
 8002d7a:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002d7c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002d80:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d88:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d90:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002e84 <svm+0x164>
 8002d94:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002d98:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002da0:	edd7 7a08 	vldr	s15, [r7, #32]
 8002da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002da8:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002e88 <svm+0x168>
 8002dac:	eeb0 0a67 	vmov.f32	s0, s15
 8002db0:	f002 f957 	bl	8005062 <fast_fmaxf>
 8002db4:	eef0 7a40 	vmov.f32	s15, s0
 8002db8:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002e8c <svm+0x16c>
 8002dbc:	eeb0 0a67 	vmov.f32	s0, s15
 8002dc0:	f002 f96b 	bl	800509a <fast_fminf>
 8002dc4:	eef0 7a40 	vmov.f32	s15, s0
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002dce:	ed97 7a05 	vldr	s14, [r7, #20]
 8002dd2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002dd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dda:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002dde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002de2:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002e84 <svm+0x164>
 8002de6:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002dea:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002df2:	edd7 7a08 	vldr	s15, [r7, #32]
 8002df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dfa:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002e88 <svm+0x168>
 8002dfe:	eeb0 0a67 	vmov.f32	s0, s15
 8002e02:	f002 f92e 	bl	8005062 <fast_fmaxf>
 8002e06:	eef0 7a40 	vmov.f32	s15, s0
 8002e0a:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002e8c <svm+0x16c>
 8002e0e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e12:	f002 f942 	bl	800509a <fast_fminf>
 8002e16:	eef0 7a40 	vmov.f32	s15, s0
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002e20:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e24:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e2c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e34:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002e84 <svm+0x164>
 8002e38:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002e3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e44:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e4c:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002e88 <svm+0x168>
 8002e50:	eeb0 0a67 	vmov.f32	s0, s15
 8002e54:	f002 f905 	bl	8005062 <fast_fmaxf>
 8002e58:	eef0 7a40 	vmov.f32	s15, s0
 8002e5c:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002e8c <svm+0x16c>
 8002e60:	eeb0 0a67 	vmov.f32	s0, s15
 8002e64:	f002 f919 	bl	800509a <fast_fminf>
 8002e68:	eef0 7a40 	vmov.f32	s15, s0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	edc3 7a00 	vstr	s15, [r3]

    }
 8002e72:	bf00      	nop
 8002e74:	3728      	adds	r7, #40	; 0x28
 8002e76:	46bd      	mov	sp, r7
 8002e78:	ecbd 8b02 	vpop	{d8}
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	3ef0a3d7 	.word	0x3ef0a3d7
 8002e84:	3f933333 	.word	0x3f933333
 8002e88:	00000000 	.word	0x00000000
 8002e8c:	3f70a3d7 	.word	0x3f70a3d7

08002e90 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002ea0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ea4:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f04f 0200 	mov.w	r2, #0
 8002ebc:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7ff fd0a 	bl	80028d8 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	e00f      	b.n	8002eea <zero_current+0x5a>
    	analog_sample(controller);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f7ff fda8 	bl	8002a20 <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	60fb      	str	r3, [r7, #12]
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	dbeb      	blt.n	8002eca <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	fb92 f2f3 	sdiv	r2, r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->adc_b_offset = adc_b_offset/n;
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	fb92 f2f3 	sdiv	r2, r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    }
 8002f0e:	bf00      	nop
 8002f10:	3718      	adds	r7, #24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
	...

08002f18 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a42      	ldr	r2, [pc, #264]	; (800302c <init_controller_params+0x114>)
 8002f24:	679a      	str	r2, [r3, #120]	; 0x78
    controller->ki_q = KI_Q;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a40      	ldr	r2, [pc, #256]	; (800302c <init_controller_params+0x114>)
 8002f2a:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->k_d = K_SCALE*I_BW;
 8002f2c:	4b40      	ldr	r3, [pc, #256]	; (8003030 <init_controller_params+0x118>)
 8002f2e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f32:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8003034 <init_controller_params+0x11c>
 8002f36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
    controller->k_q = K_SCALE*I_BW;
 8002f40:	4b3b      	ldr	r3, [pc, #236]	; (8003030 <init_controller_params+0x118>)
 8002f42:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f46:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003034 <init_controller_params+0x11c>
 8002f4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002f54:	4b36      	ldr	r3, [pc, #216]	; (8003030 <init_controller_params+0x118>)
 8002f56:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f5a:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003038 <init_controller_params+0x120>
 8002f5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f62:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800303c <init_controller_params+0x124>
 8002f66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002f6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002f76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002f7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->ki_fw = .1f*controller->ki_d;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002f8e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8003040 <init_controller_params+0x128>
 8002f92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
    controller->phase_order = PHASE_ORDER;
 8002f9c:	4b29      	ldr	r3, [pc, #164]	; (8003044 <init_controller_params+0x12c>)
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	e036      	b.n	800301a <init_controller_params+0x102>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	ee07 3a90 	vmov	s15, r3
 8002fb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fb6:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8003048 <init_controller_params+0x130>
 8002fba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fbe:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800304c <init_controller_params+0x134>
 8002fc2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002fc6:	ee16 0a90 	vmov	r0, s13
 8002fca:	f7fd fae5 	bl	8000598 <__aeabi_f2d>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	ec43 2b10 	vmov	d0, r2, r3
 8002fd6:	f00e ff6b 	bl	8011eb0 <exp>
 8002fda:	ec51 0b10 	vmov	r0, r1, d0
 8002fde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fe2:	4b1b      	ldr	r3, [pc, #108]	; (8003050 <init_controller_params+0x138>)
 8002fe4:	f7fd fb30 	bl	8000648 <__aeabi_dmul>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	460b      	mov	r3, r1
 8002fec:	4610      	mov	r0, r2
 8002fee:	4619      	mov	r1, r3
 8002ff0:	f04f 0200 	mov.w	r2, #0
 8002ff4:	4b17      	ldr	r3, [pc, #92]	; (8003054 <init_controller_params+0x13c>)
 8002ff6:	f7fd f971 	bl	80002dc <__adddf3>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	4610      	mov	r0, r2
 8003000:	4619      	mov	r1, r3
 8003002:	f7fd fe19 	bl	8000c38 <__aeabi_d2f>
 8003006:	4601      	mov	r1, r0
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	333c      	adds	r3, #60	; 0x3c
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	3301      	adds	r3, #1
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2b7f      	cmp	r3, #127	; 0x7f
 800301e:	ddc5      	ble.n	8002fac <init_controller_params+0x94>
    }

    }
 8003020:	bf00      	nop
 8003022:	bf00      	nop
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	3d3851ec 	.word	0x3d3851ec
 8003030:	2000130c 	.word	0x2000130c
 8003034:	38d1b717 	.word	0x38d1b717
 8003038:	37f34507 	.word	0x37f34507
 800303c:	40c90fdb 	.word	0x40c90fdb
 8003040:	3dcccccd 	.word	0x3dcccccd
 8003044:	20009bbc 	.word	0x20009bbc
 8003048:	bc000000 	.word	0xbc000000
 800304c:	3d03126f 	.word	0x3d03126f
 8003050:	3ff33333 	.word	0x3ff33333
 8003054:	3ff00000 	.word	0x3ff00000

08003058 <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8003060:	4b36      	ldr	r3, [pc, #216]	; (800313c <reset_foc+0xe4>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003066:	ee07 3a90 	vmov	s15, r3
 800306a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800306e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003072:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003076:	4b31      	ldr	r3, [pc, #196]	; (800313c <reset_foc+0xe4>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800307e:	ee17 2a90 	vmov	r2, s15
 8003082:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8003084:	4b2d      	ldr	r3, [pc, #180]	; (800313c <reset_foc+0xe4>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308a:	ee07 3a90 	vmov	s15, r3
 800308e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003092:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003096:	ee67 7a87 	vmul.f32	s15, s15, s14
 800309a:	4b28      	ldr	r3, [pc, #160]	; (800313c <reset_foc+0xe4>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030a2:	ee17 2a90 	vmov	r2, s15
 80030a6:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 80030a8:	4b24      	ldr	r3, [pc, #144]	; (800313c <reset_foc+0xe4>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ae:	ee07 3a90 	vmov	s15, r3
 80030b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80030ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030be:	4b1f      	ldr	r3, [pc, #124]	; (800313c <reset_foc+0xe4>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030c6:	ee17 2a90 	vmov	r2, s15
 80030ca:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f04f 0200 	mov.w	r2, #0
 80030d2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    controller->i_q_des = 0;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f04f 0200 	mov.w	r2, #0
 80030dc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_d = 0;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f04f 0200 	mov.w	r2, #0
 80030e6:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f04f 0200 	mov.w	r2, #0
 80030ee:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f04f 0200 	mov.w	r2, #0
 80030f6:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f04f 0200 	mov.w	r2, #0
 80030fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->d_int = 0;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    controller->v_q = 0;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f04f 0200 	mov.w	r2, #0
 8003112:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f04f 0200 	mov.w	r2, #0
 8003122:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    controller->otw_flag = 0;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

    }
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	2000a130 	.word	0x2000a130

08003140 <field_weaken>:
    float val2 = controller->inverter_tab[index+1];
    return val1 + (val2 - val1)*(duty*128.0f - (float)index);
}

void field_weaken(ControllerStruct *controller)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
       /// Field Weakening ///

       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	ed93 7a39 	vldr	s14, [r3, #228]	; 0xe4
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 800315a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800315e:	eddf 6a30 	vldr	s13, [pc, #192]	; 8003220 <field_weaken+0xe0>
 8003162:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003166:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8003176:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8003224 <field_weaken+0xe4>
 800317a:	eeb0 0a67 	vmov.f32	s0, s15
 800317e:	f001 ff8c 	bl	800509a <fast_fminf>
 8003182:	eeb0 7a40 	vmov.f32	s14, s0
 8003186:	4b28      	ldr	r3, [pc, #160]	; (8003228 <field_weaken+0xe8>)
 8003188:	edd3 7a06 	vldr	s15, [r3, #24]
 800318c:	eef1 7a67 	vneg.f32	s15, s15
 8003190:	eef0 0a67 	vmov.f32	s1, s15
 8003194:	eeb0 0a47 	vmov.f32	s0, s14
 8003198:	f001 ff63 	bl	8005062 <fast_fmaxf>
 800319c:	eef0 7a40 	vmov.f32	s15, s0
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->i_d_des = controller->fw_int;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	ed93 7a3b 	vldr	s14, [r3, #236]	; 0xec
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 80031be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80031ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031d6:	eeb0 0a67 	vmov.f32	s0, s15
 80031da:	f00e fee3 	bl	8011fa4 <sqrtf>
 80031de:	ed87 0a03 	vstr	s0, [r7, #12]
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80031e8:	edd7 0a03 	vldr	s1, [r7, #12]
 80031ec:	eeb0 0a67 	vmov.f32	s0, s15
 80031f0:	f001 ff53 	bl	800509a <fast_fminf>
 80031f4:	eeb0 7a40 	vmov.f32	s14, s0
 80031f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80031fc:	eef1 7a67 	vneg.f32	s15, s15
 8003200:	eef0 0a67 	vmov.f32	s1, s15
 8003204:	eeb0 0a47 	vmov.f32	s0, s14
 8003208:	f001 ff2b 	bl	8005062 <fast_fmaxf>
 800320c:	eef0 7a40 	vmov.f32	s15, s0
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4


}
 8003216:	bf00      	nop
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	3ba3d70a 	.word	0x3ba3d70a
 8003224:	00000000 	.word	0x00000000
 8003228:	2000130c 	.word	0x2000130c

0800322c <commutate>:
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity*GR;
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800324c:	4bd7      	ldr	r3, [pc, #860]	; (80035ac <commutate+0x380>)
 800324e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	edd3 6a03 	vldr	s13, [r3, #12]
 8003262:	4bd2      	ldr	r3, [pc, #840]	; (80035ac <commutate+0x380>)
 8003264:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8003268:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	ed93 7a05 	vldr	s14, [r3, #20]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	edd3 6a06 	vldr	s13, [r3, #24]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	ed93 6a07 	vldr	s12, [r3, #28]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	3340      	adds	r3, #64	; 0x40
 8003294:	4619      	mov	r1, r3
 8003296:	4610      	mov	r0, r2
 8003298:	eef0 1a46 	vmov.f32	s3, s12
 800329c:	eeb0 1a66 	vmov.f32	s2, s13
 80032a0:	eef0 0a47 	vmov.f32	s1, s14
 80032a4:	eeb0 0a67 	vmov.f32	s0, s15
 80032a8:	f7ff fcaa 	bl	8002c00 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80032b2:	ed9f 7abf 	vldr	s14, [pc, #764]	; 80035b0 <commutate+0x384>
 80032b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80032c0:	eddf 6abc 	vldr	s13, [pc, #752]	; 80035b4 <commutate+0x388>
 80032c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80032d8:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80035b0 <commutate+0x384>
 80032dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80032e6:	eddf 6ab3 	vldr	s13, [pc, #716]	; 80035b4 <commutate+0x388>
 80032ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80032fe:	ed9f 7aae 	vldr	s14, [pc, #696]	; 80035b8 <commutate+0x38c>
 8003302:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	edd3 7a08 	vldr	s15, [r3, #32]
 800330c:	eddf 6aab 	vldr	s13, [pc, #684]	; 80035bc <commutate+0x390>
 8003310:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003314:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003324:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80035c0 <commutate+0x394>
 8003328:	ee67 7a87 	vmul.f32	s15, s15, s14
 800332c:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 80035c4 <commutate+0x398>
 8003330:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003334:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 80035c8 <commutate+0x39c>
 8003338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 8003342:	4b9a      	ldr	r3, [pc, #616]	; (80035ac <commutate+0x380>)
 8003344:	68da      	ldr	r2, [r3, #12]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f103 01a4 	add.w	r1, r3, #164	; 0xa4
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 800335e:	eeb0 0a67 	vmov.f32	s0, s15
 8003362:	4610      	mov	r0, r2
 8003364:	f001 ff1d 	bl	80051a2 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003374:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003378:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003388:	ee77 7a67 	vsub.f32	s15, s14, s15
 800338c:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 8003390:	f04f 0300 	mov.w	r3, #0
 8003394:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 8003396:	f04f 0300 	mov.w	r3, #0
 800339a:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 80033a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80033a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80033b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80033b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 80033ce:	eef0 0a47 	vmov.f32	s1, s14
 80033d2:	eeb0 0a67 	vmov.f32	s0, s15
 80033d6:	f001 fe60 	bl	800509a <fast_fminf>
 80033da:	eeb0 7a40 	vmov.f32	s14, s0
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 80033e4:	eef1 7a67 	vneg.f32	s15, s15
 80033e8:	eef0 0a67 	vmov.f32	s1, s15
 80033ec:	eeb0 0a47 	vmov.f32	s0, s14
 80033f0:	f001 fe37 	bl	8005062 <fast_fmaxf>
 80033f4:	eef0 7a40 	vmov.f32	s15, s0
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003410:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003414:	edd7 7a07 	vldr	s15, [r7, #28]
 8003418:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800341c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8003432:	eef0 0a47 	vmov.f32	s1, s14
 8003436:	eeb0 0a67 	vmov.f32	s0, s15
 800343a:	f001 fe2e 	bl	800509a <fast_fminf>
 800343e:	eeb0 7a40 	vmov.f32	s14, s0
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003448:	eef1 7a67 	vneg.f32	s15, s15
 800344c:	eef0 0a67 	vmov.f32	s1, s15
 8003450:	eeb0 0a47 	vmov.f32	s0, s14
 8003454:	f001 fe05 	bl	8005062 <fast_fmaxf>
 8003458:	eef0 7a40 	vmov.f32	s15, s0
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 800346e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800347e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003482:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003486:	eeb0 0a67 	vmov.f32	s0, s15
 800348a:	f00e fd8b 	bl	8011fa4 <sqrtf>
 800348e:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8003498:	edd7 7a06 	vldr	s15, [r7, #24]
 800349c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80034a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80034ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80034ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80034ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80034d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 80034ec:	eef0 0a47 	vmov.f32	s1, s14
 80034f0:	eeb0 0a67 	vmov.f32	s0, s15
 80034f4:	f001 fdd1 	bl	800509a <fast_fminf>
 80034f8:	eeb0 7a40 	vmov.f32	s14, s0
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003502:	eef1 7a67 	vneg.f32	s15, s15
 8003506:	eef0 0a67 	vmov.f32	s1, s15
 800350a:	eeb0 0a47 	vmov.f32	s0, s14
 800350e:	f001 fda8 	bl	8005062 <fast_fmaxf>
 8003512:	eef0 7a40 	vmov.f32	s15, s0
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003528:	ee27 7a27 	vmul.f32	s14, s14, s15
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003538:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800353c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003540:	eeb0 0a67 	vmov.f32	s0, s15
 8003544:	f00e fd2e 	bl	8011fa4 <sqrtf>
 8003548:	eef0 7a40 	vmov.f32	s15, s0
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003558:	edd7 0a03 	vldr	s1, [r7, #12]
 800355c:	eeb0 0a67 	vmov.f32	s0, s15
 8003560:	f001 fd9b 	bl	800509a <fast_fminf>
 8003564:	eeb0 7a40 	vmov.f32	s14, s0
 8003568:	edd7 7a03 	vldr	s15, [r7, #12]
 800356c:	eef1 7a67 	vneg.f32	s15, s15
 8003570:	eef0 0a67 	vmov.f32	s1, s15
 8003574:	eeb0 0a47 	vmov.f32	s0, s14
 8003578:	f001 fd73 	bl	8005062 <fast_fmaxf>
 800357c:	eef0 7a40 	vmov.f32	s15, s0
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003598:	eeb0 0a67 	vmov.f32	s0, s15
 800359c:	4610      	mov	r0, r2
 800359e:	f001 fe00 	bl	80051a2 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	e011      	b.n	80035d0 <commutate+0x3a4>
 80035ac:	2000130c 	.word	0x2000130c
 80035b0:	3f7d70a4 	.word	0x3f7d70a4
 80035b4:	3c23d70a 	.word	0x3c23d70a
 80035b8:	3f666666 	.word	0x3f666666
 80035bc:	3dcccccd 	.word	0x3dcccccd
 80035c0:	3f933333 	.word	0x3f933333
 80035c4:	3f70a3d7 	.word	0x3f70a3d7
 80035c8:	3f13cd3a 	.word	0x3f13cd3a
 80035cc:	383673c5 	.word	0x383673c5
 80035d0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80035d4:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80035cc <commutate+0x3a0>
 80035d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80035dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f103 0064 	add.w	r0, r3, #100	; 0x64
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f103 0168 	add.w	r1, r3, #104	; 0x68
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	336c      	adds	r3, #108	; 0x6c
 80035fc:	461a      	mov	r2, r3
 80035fe:	eeb0 1a66 	vmov.f32	s2, s13
 8003602:	eef0 0a47 	vmov.f32	s1, s14
 8003606:	eeb0 0a67 	vmov.f32	s0, s15
 800360a:	f7ff fa75 	bl	8002af8 <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f103 0058 	add.w	r0, r3, #88	; 0x58
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	3360      	adds	r3, #96	; 0x60
 8003636:	461a      	mov	r2, r3
 8003638:	eef0 1a46 	vmov.f32	s3, s12
 800363c:	eeb0 1a66 	vmov.f32	s2, s13
 8003640:	eef0 0a47 	vmov.f32	s1, s14
 8003644:	eeb0 0a67 	vmov.f32	s0, s15
 8003648:	f7ff fb6a 	bl	8002d20 <svm>

       //DEBUG zeros svm(controller->v_max, 0*(controller->v_u), 0*(controller->v_v), 0*(controller->v_w), &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation

       set_dtc(controller);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f7ff f943 	bl	80028d8 <set_dtc>

    }
 8003652:	bf00      	nop
 8003654:	3720      	adds	r7, #32
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop

0800365c <torque_control>:


void torque_control(ControllerStruct *controller){
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	edd3 6a32 	vldr	s13, [r3, #200]	; 0xc8
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003676:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800367a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003684:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	ed93 6a33 	vldr	s12, [r3, #204]	; 0xcc
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800369a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800369e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036a6:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = torque_des/(KT*GR);
 80036aa:	4b0d      	ldr	r3, [pc, #52]	; (80036e0 <torque_control+0x84>)
 80036ac:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80036b0:	4b0b      	ldr	r3, [pc, #44]	; (80036e0 <torque_control+0x84>)
 80036b2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80036b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036ba:	edd7 6a03 	vldr	s13, [r7, #12]
 80036be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
    controller->i_d_des = 0.0f;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f04f 0200 	mov.w	r2, #0
 80036ce:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

    }
 80036d2:	bf00      	nop
 80036d4:	3714      	adds	r7, #20
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	2000130c 	.word	0x2000130c

080036e4 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
	//printf("ZERO COMMANDS!!");
	controller->t_ff = 0;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f04f 0200 	mov.w	r2, #0
 80036f2:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->kp = 0;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f04f 0200 	mov.w	r2, #0
 80036fc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->kd = 0;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f04f 0200 	mov.w	r2, #0
 8003706:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->p_des = 0;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f04f 0200 	mov.w	r2, #0
 8003710:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	controller->v_des = 0;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->i_q_des = 0;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f04f 0200 	mov.w	r2, #0
 8003724:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "flash_access.h"

 void run_fsm(FSMStruct * fsmstate){
 8003734:	b590      	push	{r4, r7, lr}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	785a      	ldrb	r2, [r3, #1]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d00d      	beq.n	8003764 <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 f92b 	bl	80039a4 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	78db      	ldrb	r3, [r3, #3]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d006      	beq.n	8003764 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	785a      	ldrb	r2, [r3, #1]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f8ba 	bl	80038d8 <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	2b06      	cmp	r3, #6
 800376a:	f200 80a3 	bhi.w	80038b4 <run_fsm+0x180>
 800376e:	a201      	add	r2, pc, #4	; (adr r2, 8003774 <run_fsm+0x40>)
 8003770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003774:	080038b3 	.word	0x080038b3
 8003778:	08003791 	.word	0x08003791
 800377c:	08003867 	.word	0x08003867
 8003780:	080038b5 	.word	0x080038b5
 8003784:	080038b3 	.word	0x080038b3
 8003788:	080038a9 	.word	0x080038a9
 800378c:	080038b3 	.word	0x080038b3
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 8003790:	4b4a      	ldr	r3, [pc, #296]	; (80038bc <run_fsm+0x188>)
 8003792:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003796:	2b00      	cmp	r3, #0
 8003798:	d108      	bne.n	80037ac <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800379a:	4b49      	ldr	r3, [pc, #292]	; (80038c0 <run_fsm+0x18c>)
 800379c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80037a0:	4a46      	ldr	r2, [pc, #280]	; (80038bc <run_fsm+0x188>)
 80037a2:	4947      	ldr	r1, [pc, #284]	; (80038c0 <run_fsm+0x18c>)
 80037a4:	4847      	ldr	r0, [pc, #284]	; (80038c4 <run_fsm+0x190>)
 80037a6:	f7fd fe4b 	bl	8001440 <order_phases>
				 save_to_flash();
				 load_from_flash();
				 update_fsm(fsmstate, 27);
			 }

			 break;
 80037aa:	e083      	b.n	80038b4 <run_fsm+0x180>
			 else if(!comm_encoder_cal.done_cal){
 80037ac:	4b43      	ldr	r3, [pc, #268]	; (80038bc <run_fsm+0x188>)
 80037ae:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d108      	bne.n	80037c8 <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 80037b6:	4b42      	ldr	r3, [pc, #264]	; (80038c0 <run_fsm+0x18c>)
 80037b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80037bc:	4a3f      	ldr	r2, [pc, #252]	; (80038bc <run_fsm+0x188>)
 80037be:	4940      	ldr	r1, [pc, #256]	; (80038c0 <run_fsm+0x18c>)
 80037c0:	4840      	ldr	r0, [pc, #256]	; (80038c4 <run_fsm+0x190>)
 80037c2:	f7fe f883 	bl	80018cc <calibrate_encoder>
			 break;
 80037c6:	e075      	b.n	80038b4 <run_fsm+0x180>
				 E_ZERO = comm_encoder_cal.ezero;
 80037c8:	4b3c      	ldr	r3, [pc, #240]	; (80038bc <run_fsm+0x188>)
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	4a3e      	ldr	r2, [pc, #248]	; (80038c8 <run_fsm+0x194>)
 80037ce:	6153      	str	r3, [r2, #20]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80037d0:	4b3d      	ldr	r3, [pc, #244]	; (80038c8 <run_fsm+0x194>)
 80037d2:	695c      	ldr	r4, [r3, #20]
 80037d4:	4b3b      	ldr	r3, [pc, #236]	; (80038c4 <run_fsm+0x190>)
 80037d6:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80037da:	4b3b      	ldr	r3, [pc, #236]	; (80038c8 <run_fsm+0x194>)
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	425b      	negs	r3, r3
 80037e0:	ee07 3a90 	vmov	s15, r3
 80037e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ec:	eddf 6a37 	vldr	s13, [pc, #220]	; 80038cc <run_fsm+0x198>
 80037f0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037f4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80037f8:	eeb0 0a47 	vmov.f32	s0, s14
 80037fc:	f00e fba6 	bl	8011f4c <fmodf>
 8003800:	eef0 7a40 	vmov.f32	s15, s0
 8003804:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80038d0 <run_fsm+0x19c>
 8003808:	ee67 7a87 	vmul.f32	s15, s15, s14
 800380c:	ee17 0a90 	vmov	r0, s15
 8003810:	f7fc fec2 	bl	8000598 <__aeabi_f2d>
 8003814:	4602      	mov	r2, r0
 8003816:	460b      	mov	r3, r1
 8003818:	4621      	mov	r1, r4
 800381a:	482e      	ldr	r0, [pc, #184]	; (80038d4 <run_fsm+0x1a0>)
 800381c:	f00a fe42 	bl	800e4a4 <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 8003820:	4a28      	ldr	r2, [pc, #160]	; (80038c4 <run_fsm+0x190>)
 8003822:	4b26      	ldr	r3, [pc, #152]	; (80038bc <run_fsm+0x188>)
 8003824:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003828:	332c      	adds	r3, #44	; 0x2c
 800382a:	f102 008c 	add.w	r0, r2, #140	; 0x8c
 800382e:	4619      	mov	r1, r3
 8003830:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003834:	461a      	mov	r2, r3
 8003836:	f00a f9b5 	bl	800dba4 <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 800383a:	4a23      	ldr	r2, [pc, #140]	; (80038c8 <run_fsm+0x194>)
 800383c:	4b1f      	ldr	r3, [pc, #124]	; (80038bc <run_fsm+0x188>)
 800383e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003842:	332c      	adds	r3, #44	; 0x2c
 8003844:	f102 0018 	add.w	r0, r2, #24
 8003848:	4619      	mov	r1, r3
 800384a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800384e:	461a      	mov	r2, r3
 8003850:	f00a f9a8 	bl	800dba4 <memcpy>
				 save_to_flash();
 8003854:	f7fe ffac 	bl	80027b0 <save_to_flash>
				 load_from_flash();
 8003858:	f7fe ff02 	bl	8002660 <load_from_flash>
				 update_fsm(fsmstate, 27);
 800385c:	211b      	movs	r1, #27
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f912 	bl	8003a88 <update_fsm>
			 break;
 8003864:	e026      	b.n	80038b4 <run_fsm+0x180>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 8003866:	4b18      	ldr	r3, [pc, #96]	; (80038c8 <run_fsm+0x194>)
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	2b00      	cmp	r3, #0
 800386c:	dd0a      	ble.n	8003884 <run_fsm+0x150>
 800386e:	4b14      	ldr	r3, [pc, #80]	; (80038c0 <run_fsm+0x18c>)
 8003870:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8003874:	4b14      	ldr	r3, [pc, #80]	; (80038c8 <run_fsm+0x194>)
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	429a      	cmp	r2, r3
 800387a:	dd03      	ble.n	8003884 <run_fsm+0x150>
				 zero_commands(&controller);
 800387c:	4810      	ldr	r0, [pc, #64]	; (80038c0 <run_fsm+0x18c>)
 800387e:	f7ff ff31 	bl	80036e4 <zero_commands>
 8003882:	e009      	b.n	8003898 <run_fsm+0x164>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 8003884:	480e      	ldr	r0, [pc, #56]	; (80038c0 <run_fsm+0x18c>)
 8003886:	f7ff fee9 	bl	800365c <torque_control>
				 field_weaken(&controller);
 800388a:	480d      	ldr	r0, [pc, #52]	; (80038c0 <run_fsm+0x18c>)
 800388c:	f7ff fc58 	bl	8003140 <field_weaken>
				 commutate(&controller, &comm_encoder);
 8003890:	490c      	ldr	r1, [pc, #48]	; (80038c4 <run_fsm+0x190>)
 8003892:	480b      	ldr	r0, [pc, #44]	; (80038c0 <run_fsm+0x18c>)
 8003894:	f7ff fcca 	bl	800322c <commutate>
			 }
			 controller.timeout ++;
 8003898:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <run_fsm+0x18c>)
 800389a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800389e:	3301      	adds	r3, #1
 80038a0:	4a07      	ldr	r2, [pc, #28]	; (80038c0 <run_fsm+0x18c>)
 80038a2:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
			 break;
 80038a6:	e005      	b.n	80038b4 <run_fsm+0x180>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 ps_print(&comm_encoder, 100);
 80038a8:	2164      	movs	r1, #100	; 0x64
 80038aa:	4806      	ldr	r0, [pc, #24]	; (80038c4 <run_fsm+0x190>)
 80038ac:	f001 fef0 	bl	8005690 <ps_print>
			 break;
 80038b0:	e000      	b.n	80038b4 <run_fsm+0x180>
			 break;
 80038b2:	bf00      	nop

		 case INIT_TEMP_MODE:
			 break;
	 }

 }
 80038b4:	bf00      	nop
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd90      	pop	{r4, r7, pc}
 80038bc:	20001700 	.word	0x20001700
 80038c0:	2000140c 	.word	0x2000140c
 80038c4:	20001068 	.word	0x20001068
 80038c8:	20009bbc 	.word	0x20009bbc
 80038cc:	47800000 	.word	0x47800000
 80038d0:	40c90fdb 	.word	0x40c90fdb
 80038d4:	08012654 	.word	0x08012654

080038d8 <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	2b05      	cmp	r3, #5
 80038e6:	d84d      	bhi.n	8003984 <fsm_enter_state+0xac>
 80038e8:	a201      	add	r2, pc, #4	; (adr r2, 80038f0 <fsm_enter_state+0x18>)
 80038ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ee:	bf00      	nop
 80038f0:	08003909 	.word	0x08003909
 80038f4:	0800393f 	.word	0x0800393f
 80038f8:	08003915 	.word	0x08003915
 80038fc:	08003985 	.word	0x08003985
 8003900:	0800390f 	.word	0x0800390f
 8003904:	08003983 	.word	0x08003983
				case MENU_MODE:
				//printf("Entering Main Menu\r\n");
				enter_menu_state();
 8003908:	f000 fb54 	bl	8003fb4 <enter_menu_state>
				break;
 800390c:	e03a      	b.n	8003984 <fsm_enter_state+0xac>
			case SETUP_MODE:
				//printf("Entering Setup\r\n");
				enter_setup_state();
 800390e:	f000 fb87 	bl	8004020 <enter_setup_state>

				break;
 8003912:	e037      	b.n	8003984 <fsm_enter_state+0xac>
				//printf("Entering Encoder Mode\r\n");
				break;
			case MOTOR_MODE:

				//printf("Entering Motor Mode\r\n");
				HAL_GPIO_WritePin(LED2, GPIO_PIN_SET );
 8003914:	2201      	movs	r2, #1
 8003916:	2108      	movs	r1, #8
 8003918:	481c      	ldr	r0, [pc, #112]	; (800398c <fsm_enter_state+0xb4>)
 800391a:	f005 fb97 	bl	800904c <HAL_GPIO_WritePin>
				reset_foc(&controller);
 800391e:	481c      	ldr	r0, [pc, #112]	; (8003990 <fsm_enter_state+0xb8>)
 8003920:	f7ff fb9a 	bl	8003058 <reset_foc>
				drv_enable_gd(drv);
 8003924:	4b1b      	ldr	r3, [pc, #108]	; (8003994 <fsm_enter_state+0xbc>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	2100      	movs	r1, #0
 800392a:	4611      	mov	r1, r2
 800392c:	889a      	ldrh	r2, [r3, #4]
 800392e:	2300      	movs	r3, #0
 8003930:	f362 030f 	bfi	r3, r2, #0, #16
 8003934:	4608      	mov	r0, r1
 8003936:	4619      	mov	r1, r3
 8003938:	f7fe fbca 	bl	80020d0 <drv_enable_gd>
				break;
 800393c:	e022      	b.n	8003984 <fsm_enter_state+0xac>
			case CALIBRATION_MODE:
				//printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 800393e:	4b16      	ldr	r3, [pc, #88]	; (8003998 <fsm_enter_state+0xc0>)
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8003946:	4b14      	ldr	r3, [pc, #80]	; (8003998 <fsm_enter_state+0xc0>)
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 800394e:	4b12      	ldr	r3, [pc, #72]	; (8003998 <fsm_enter_state+0xc0>)
 8003950:	2200      	movs	r2, #0
 8003952:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 8003954:	4b11      	ldr	r3, [pc, #68]	; (800399c <fsm_enter_state+0xc4>)
 8003956:	2200      	movs	r2, #0
 8003958:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 800395c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003960:	2100      	movs	r1, #0
 8003962:	480f      	ldr	r0, [pc, #60]	; (80039a0 <fsm_enter_state+0xc8>)
 8003964:	f00a f92c 	bl	800dbc0 <memset>
				drv_enable_gd(drv);
 8003968:	4b0a      	ldr	r3, [pc, #40]	; (8003994 <fsm_enter_state+0xbc>)
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	2100      	movs	r1, #0
 800396e:	4611      	mov	r1, r2
 8003970:	889a      	ldrh	r2, [r3, #4]
 8003972:	2300      	movs	r3, #0
 8003974:	f362 030f 	bfi	r3, r2, #0, #16
 8003978:	4608      	mov	r0, r1
 800397a:	4619      	mov	r1, r3
 800397c:	f7fe fba8 	bl	80020d0 <drv_enable_gd>
				break;
 8003980:	e000      	b.n	8003984 <fsm_enter_state+0xac>
				break;
 8003982:	bf00      	nop

		}
 }
 8003984:	bf00      	nop
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	48000800 	.word	0x48000800
 8003990:	2000140c 	.word	0x2000140c
 8003994:	20009fe8 	.word	0x20009fe8
 8003998:	20001700 	.word	0x20001700
 800399c:	20001068 	.word	0x20001068
 80039a0:	200010f4 	.word	0x200010f4

080039a4 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b05      	cmp	r3, #5
 80039b2:	d85e      	bhi.n	8003a72 <fsm_exit_state+0xce>
 80039b4:	a201      	add	r2, pc, #4	; (adr r2, 80039bc <fsm_exit_state+0x18>)
 80039b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ba:	bf00      	nop
 80039bc:	080039d5 	.word	0x080039d5
 80039c0:	08003a53 	.word	0x08003a53
 80039c4:	080039ed 	.word	0x080039ed
 80039c8:	08003a73 	.word	0x08003a73
 80039cc:	080039dd 	.word	0x080039dd
 80039d0:	080039e5 	.word	0x080039e5
			case MENU_MODE:
				//printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	70da      	strb	r2, [r3, #3]
				break;
 80039da:	e04a      	b.n	8003a72 <fsm_exit_state+0xce>
			case SETUP_MODE:
				//printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	70da      	strb	r2, [r3, #3]
				break;
 80039e2:	e046      	b.n	8003a72 <fsm_exit_state+0xce>
			case ENCODER_MODE:
				//printf("Leaving Encoder Mode\r\n");
				fsmstate->ready = 1;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	70da      	strb	r2, [r3, #3]
				break;
 80039ea:	e042      	b.n	8003a72 <fsm_exit_state+0xce>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
				if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
 80039ec:	4b23      	ldr	r3, [pc, #140]	; (8003a7c <fsm_exit_state+0xd8>)
 80039ee:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80039f2:	eef0 7ae7 	vabs.f32	s15, s15
 80039f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a02:	d522      	bpl.n	8003a4a <fsm_exit_state+0xa6>
 8003a04:	4b1d      	ldr	r3, [pc, #116]	; (8003a7c <fsm_exit_state+0xd8>)
 8003a06:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003a0a:	eef0 7ae7 	vabs.f32	s15, s15
 8003a0e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a1a:	d516      	bpl.n	8003a4a <fsm_exit_state+0xa6>
					fsmstate->ready = 1;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	70da      	strb	r2, [r3, #3]
					drv_disable_gd(drv);
 8003a22:	4b17      	ldr	r3, [pc, #92]	; (8003a80 <fsm_exit_state+0xdc>)
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	2100      	movs	r1, #0
 8003a28:	4611      	mov	r1, r2
 8003a2a:	889a      	ldrh	r2, [r3, #4]
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	f362 030f 	bfi	r3, r2, #0, #16
 8003a32:	4608      	mov	r0, r1
 8003a34:	4619      	mov	r1, r3
 8003a36:	f7fe fb65 	bl	8002104 <drv_disable_gd>
					reset_foc(&controller);
 8003a3a:	4810      	ldr	r0, [pc, #64]	; (8003a7c <fsm_exit_state+0xd8>)
 8003a3c:	f7ff fb0c 	bl	8003058 <reset_foc>
					//printf("Leaving Motor Mode\r\n");
					HAL_GPIO_WritePin(LED2, GPIO_PIN_RESET );
 8003a40:	2200      	movs	r2, #0
 8003a42:	2108      	movs	r1, #8
 8003a44:	480f      	ldr	r0, [pc, #60]	; (8003a84 <fsm_exit_state+0xe0>)
 8003a46:	f005 fb01 	bl	800904c <HAL_GPIO_WritePin>
				}
				zero_commands(&controller);		// Set commands to zero
 8003a4a:	480c      	ldr	r0, [pc, #48]	; (8003a7c <fsm_exit_state+0xd8>)
 8003a4c:	f7ff fe4a 	bl	80036e4 <zero_commands>
				break;
 8003a50:	e00f      	b.n	8003a72 <fsm_exit_state+0xce>
			case CALIBRATION_MODE:
				//printf("Exiting Calibration Mode\r\n");
				drv_disable_gd(drv);
 8003a52:	4b0b      	ldr	r3, [pc, #44]	; (8003a80 <fsm_exit_state+0xdc>)
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	2100      	movs	r1, #0
 8003a58:	4611      	mov	r1, r2
 8003a5a:	889a      	ldrh	r2, [r3, #4]
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	f362 030f 	bfi	r3, r2, #0, #16
 8003a62:	4608      	mov	r0, r1
 8003a64:	4619      	mov	r1, r3
 8003a66:	f7fe fb4d 	bl	8002104 <drv_disable_gd>
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	70da      	strb	r2, [r3, #3]
				break;
 8003a70:	bf00      	nop
		}

 }
 8003a72:	bf00      	nop
 8003a74:	3708      	adds	r7, #8
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	2000140c 	.word	0x2000140c
 8003a80:	20009fe8 	.word	0x20009fe8
 8003a84:	48000800 	.word	0x48000800

08003a88 <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b086      	sub	sp, #24
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	460b      	mov	r3, r1
 8003a92:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 8003a94:	78fb      	ldrb	r3, [r7, #3]
 8003a96:	2b1b      	cmp	r3, #27
 8003a98:	d106      	bne.n	8003aa8 <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	70da      	strb	r2, [r3, #3]
		return;
 8003aa6:	e23f      	b.n	8003f28 <update_fsm+0x4a0>
	}
	switch(fsmstate->state){
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	2b05      	cmp	r3, #5
 8003aae:	f200 823b 	bhi.w	8003f28 <update_fsm+0x4a0>
 8003ab2:	a201      	add	r2, pc, #4	; (adr r2, 8003ab8 <update_fsm+0x30>)
 8003ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab8:	08003ad1 	.word	0x08003ad1
 8003abc:	08003f29 	.word	0x08003f29
 8003ac0:	08003f29 	.word	0x08003f29
 8003ac4:	08003f29 	.word	0x08003f29
 8003ac8:	08003eed 	.word	0x08003eed
 8003acc:	08003f29 	.word	0x08003f29
		case MENU_MODE:
			switch (fsm_input){
 8003ad0:	78fb      	ldrb	r3, [r7, #3]
 8003ad2:	3b63      	subs	r3, #99	; 0x63
 8003ad4:	2b17      	cmp	r3, #23
 8003ad6:	f200 8226 	bhi.w	8003f26 <update_fsm+0x49e>
 8003ada:	a201      	add	r2, pc, #4	; (adr r2, 8003ae0 <update_fsm+0x58>)
 8003adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae0:	08003b41 	.word	0x08003b41
 8003ae4:	08003c69 	.word	0x08003c69
 8003ae8:	08003b5d 	.word	0x08003b5d
 8003aec:	08003bb5 	.word	0x08003bb5
 8003af0:	08003f27 	.word	0x08003f27
 8003af4:	08003f27 	.word	0x08003f27
 8003af8:	08003f27 	.word	0x08003f27
 8003afc:	08003f27 	.word	0x08003f27
 8003b00:	08003f27 	.word	0x08003f27
 8003b04:	08003f27 	.word	0x08003f27
 8003b08:	08003b4f 	.word	0x08003b4f
 8003b0c:	08003f27 	.word	0x08003f27
 8003b10:	08003f27 	.word	0x08003f27
 8003b14:	08003f27 	.word	0x08003f27
 8003b18:	08003f27 	.word	0x08003f27
 8003b1c:	08003f27 	.word	0x08003f27
 8003b20:	08003b6b 	.word	0x08003b6b
 8003b24:	08003f27 	.word	0x08003f27
 8003b28:	08003f27 	.word	0x08003f27
 8003b2c:	08003f27 	.word	0x08003f27
 8003b30:	08003f27 	.word	0x08003f27
 8003b34:	08003f27 	.word	0x08003f27
 8003b38:	08003f27 	.word	0x08003f27
 8003b3c:	08003b79 	.word	0x08003b79
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	70da      	strb	r2, [r3, #3]
					break;
 8003b4c:	e1cd      	b.n	8003eea <update_fsm+0x462>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2202      	movs	r2, #2
 8003b52:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	70da      	strb	r2, [r3, #3]
					break;
 8003b5a:	e1c6      	b.n	8003eea <update_fsm+0x462>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2205      	movs	r2, #5
 8003b60:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	70da      	strb	r2, [r3, #3]
					break;
 8003b68:	e1bf      	b.n	8003eea <update_fsm+0x462>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2204      	movs	r2, #4
 8003b6e:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	70da      	strb	r2, [r3, #3]
					break;
 8003b76:	e1b8      	b.n	8003eea <update_fsm+0x462>
				case ZERO_CMD:
					printf("Zero pos command entry\n\r");
 8003b78:	4841      	ldr	r0, [pc, #260]	; (8003c80 <update_fsm+0x1f8>)
 8003b7a:	f00a fc93 	bl	800e4a4 <iprintf>
					comm_encoder.m_zero = 0;
 8003b7e:	4b41      	ldr	r3, [pc, #260]	; (8003c84 <update_fsm+0x1fc>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
					ps_sample(&comm_encoder, DT);
 8003b86:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8003c88 <update_fsm+0x200>
 8003b8a:	483e      	ldr	r0, [pc, #248]	; (8003c84 <update_fsm+0x1fc>)
 8003b8c:	f001 fc0e 	bl	80053ac <ps_sample>
					HAL_Delay(20);
 8003b90:	2014      	movs	r0, #20
 8003b92:	f002 fb89 	bl	80062a8 <HAL_Delay>
					M_ZERO = comm_encoder.count;
 8003b96:	4b3b      	ldr	r3, [pc, #236]	; (8003c84 <update_fsm+0x1fc>)
 8003b98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b9a:	4a3c      	ldr	r2, [pc, #240]	; (8003c8c <update_fsm+0x204>)
 8003b9c:	6113      	str	r3, [r2, #16]
					//if (!prefs.ready()) prefs.open();
					//    prefs.flush();                                                  // Write new prefs to flash
					//    prefs.close();
					//    prefs.load();
					//spi.SetMechOffset(M_OFFSET);
					save_to_flash();
 8003b9e:	f7fe fe07 	bl	80027b0 <save_to_flash>
					load_from_flash();
 8003ba2:	f7fe fd5d 	bl	8002660 <load_from_flash>
					printf("\n\r  Saved new zero position:  %.4d \n\r\n\r", M_ZERO);
 8003ba6:	4b39      	ldr	r3, [pc, #228]	; (8003c8c <update_fsm+0x204>)
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	4619      	mov	r1, r3
 8003bac:	4838      	ldr	r0, [pc, #224]	; (8003c90 <update_fsm+0x208>)
 8003bae:	f00a fc79 	bl	800e4a4 <iprintf>
					break;
 8003bb2:	e19a      	b.n	8003eea <update_fsm+0x462>
				case FRESET_CMD:
					E_ZERO = 0;
 8003bb4:	4b35      	ldr	r3, [pc, #212]	; (8003c8c <update_fsm+0x204>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	615a      	str	r2, [r3, #20]
				    M_ZERO = 0;
 8003bba:	4b34      	ldr	r3, [pc, #208]	; (8003c8c <update_fsm+0x204>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	611a      	str	r2, [r3, #16]
				    I_BW = 1000;
 8003bc0:	4b34      	ldr	r3, [pc, #208]	; (8003c94 <update_fsm+0x20c>)
 8003bc2:	4a35      	ldr	r2, [pc, #212]	; (8003c98 <update_fsm+0x210>)
 8003bc4:	609a      	str	r2, [r3, #8]
				    I_MAX=40;
 8003bc6:	4b33      	ldr	r3, [pc, #204]	; (8003c94 <update_fsm+0x20c>)
 8003bc8:	4a34      	ldr	r2, [pc, #208]	; (8003c9c <update_fsm+0x214>)
 8003bca:	60da      	str	r2, [r3, #12]
				    I_FW_MAX=0;
 8003bcc:	4b31      	ldr	r3, [pc, #196]	; (8003c94 <update_fsm+0x20c>)
 8003bce:	f04f 0200 	mov.w	r2, #0
 8003bd2:	619a      	str	r2, [r3, #24]
				    CAN_ID = 1;
 8003bd4:	4b2d      	ldr	r3, [pc, #180]	; (8003c8c <update_fsm+0x204>)
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	605a      	str	r2, [r3, #4]
				    CAN_MASTER = 0;
 8003bda:	4b2c      	ldr	r3, [pc, #176]	; (8003c8c <update_fsm+0x204>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	609a      	str	r2, [r3, #8]
				    CAN_TIMEOUT = 1000;
 8003be0:	4b2a      	ldr	r3, [pc, #168]	; (8003c8c <update_fsm+0x204>)
 8003be2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003be6:	60da      	str	r2, [r3, #12]
				    R_NOMINAL = 0.0f;
 8003be8:	4b2a      	ldr	r3, [pc, #168]	; (8003c94 <update_fsm+0x20c>)
 8003bea:	f04f 0200 	mov.w	r2, #0
 8003bee:	61da      	str	r2, [r3, #28]
				    TEMP_MAX = 125.0f;
 8003bf0:	4b28      	ldr	r3, [pc, #160]	; (8003c94 <update_fsm+0x20c>)
 8003bf2:	4a2b      	ldr	r2, [pc, #172]	; (8003ca0 <update_fsm+0x218>)
 8003bf4:	621a      	str	r2, [r3, #32]
				    I_CAL = 5.0f;
 8003bf6:	4b27      	ldr	r3, [pc, #156]	; (8003c94 <update_fsm+0x20c>)
 8003bf8:	4a2a      	ldr	r2, [pc, #168]	; (8003ca4 <update_fsm+0x21c>)
 8003bfa:	649a      	str	r2, [r3, #72]	; 0x48
				    PPAIRS = 21.0f;
 8003bfc:	4b25      	ldr	r3, [pc, #148]	; (8003c94 <update_fsm+0x20c>)
 8003bfe:	4a2a      	ldr	r2, [pc, #168]	; (8003ca8 <update_fsm+0x220>)
 8003c00:	629a      	str	r2, [r3, #40]	; 0x28
				    GR = 1.0f;
 8003c02:	4b24      	ldr	r3, [pc, #144]	; (8003c94 <update_fsm+0x20c>)
 8003c04:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003c08:	645a      	str	r2, [r3, #68]	; 0x44
				    KT = 1.0f;
 8003c0a:	4b22      	ldr	r3, [pc, #136]	; (8003c94 <update_fsm+0x20c>)
 8003c0c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003c10:	639a      	str	r2, [r3, #56]	; 0x38
				    KP_MAX = 500.0f;
 8003c12:	4b20      	ldr	r3, [pc, #128]	; (8003c94 <update_fsm+0x20c>)
 8003c14:	4a25      	ldr	r2, [pc, #148]	; (8003cac <update_fsm+0x224>)
 8003c16:	65da      	str	r2, [r3, #92]	; 0x5c
				    KD_MAX = 5.0f;
 8003c18:	4b1e      	ldr	r3, [pc, #120]	; (8003c94 <update_fsm+0x20c>)
 8003c1a:	4a22      	ldr	r2, [pc, #136]	; (8003ca4 <update_fsm+0x21c>)
 8003c1c:	661a      	str	r2, [r3, #96]	; 0x60
				    P_MAX = 12.5f;
 8003c1e:	4b1d      	ldr	r3, [pc, #116]	; (8003c94 <update_fsm+0x20c>)
 8003c20:	4a23      	ldr	r2, [pc, #140]	; (8003cb0 <update_fsm+0x228>)
 8003c22:	651a      	str	r2, [r3, #80]	; 0x50
				    P_MIN = -12.5f;
 8003c24:	4b1b      	ldr	r3, [pc, #108]	; (8003c94 <update_fsm+0x20c>)
 8003c26:	4a23      	ldr	r2, [pc, #140]	; (8003cb4 <update_fsm+0x22c>)
 8003c28:	64da      	str	r2, [r3, #76]	; 0x4c
				    V_MAX = 65.0f;
 8003c2a:	4b1a      	ldr	r3, [pc, #104]	; (8003c94 <update_fsm+0x20c>)
 8003c2c:	4a22      	ldr	r2, [pc, #136]	; (8003cb8 <update_fsm+0x230>)
 8003c2e:	659a      	str	r2, [r3, #88]	; 0x58
				    V_MIN = -65.0f;
 8003c30:	4b18      	ldr	r3, [pc, #96]	; (8003c94 <update_fsm+0x20c>)
 8003c32:	4a22      	ldr	r2, [pc, #136]	; (8003cbc <update_fsm+0x234>)
 8003c34:	655a      	str	r2, [r3, #84]	; 0x54
				    //zero encoder LUT
				    int *lut = &ENCODER_LUT;
 8003c36:	4b22      	ldr	r3, [pc, #136]	; (8003cc0 <update_fsm+0x238>)
 8003c38:	60fb      	str	r3, [r7, #12]
				    for(int i = 0; i < 128; i++){
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	617b      	str	r3, [r7, #20]
 8003c3e:	e008      	b.n	8003c52 <update_fsm+0x1ca>
				    	lut[i] = 0;
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	68fa      	ldr	r2, [r7, #12]
 8003c46:	4413      	add	r3, r2
 8003c48:	2200      	movs	r2, #0
 8003c4a:	601a      	str	r2, [r3, #0]
				    for(int i = 0; i < 128; i++){
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	617b      	str	r3, [r7, #20]
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	2b7f      	cmp	r3, #127	; 0x7f
 8003c56:	ddf3      	ble.n	8003c40 <update_fsm+0x1b8>
				    }
				    save_to_flash();
 8003c58:	f7fe fdaa 	bl	80027b0 <save_to_flash>
				    load_from_flash();
 8003c5c:	f7fe fd00 	bl	8002660 <load_from_flash>
				    printf("\n\r  FLASH variables reset. \n\r Please cycle power. \n\r\n\r");
 8003c60:	4818      	ldr	r0, [pc, #96]	; (8003cc4 <update_fsm+0x23c>)
 8003c62:	f00a fc1f 	bl	800e4a4 <iprintf>
				    break;
 8003c66:	e140      	b.n	8003eea <update_fsm+0x462>
				case FDUMP_CMD:
					printf("Variable dump:\n\r");
 8003c68:	4817      	ldr	r0, [pc, #92]	; (8003cc8 <update_fsm+0x240>)
 8003c6a:	f00a fc1b 	bl	800e4a4 <iprintf>

					printf("---Enc. LUT:---\n\r");
 8003c6e:	4817      	ldr	r0, [pc, #92]	; (8003ccc <update_fsm+0x244>)
 8003c70:	f00a fc18 	bl	800e4a4 <iprintf>
					int *encLut = &ENCODER_LUT;
 8003c74:	4b12      	ldr	r3, [pc, #72]	; (8003cc0 <update_fsm+0x238>)
 8003c76:	60bb      	str	r3, [r7, #8]
					for(int i = 0; i < 128;){
 8003c78:	2300      	movs	r3, #0
 8003c7a:	613b      	str	r3, [r7, #16]
 8003c7c:	e03c      	b.n	8003cf8 <update_fsm+0x270>
 8003c7e:	bf00      	nop
 8003c80:	08012668 	.word	0x08012668
 8003c84:	20001068 	.word	0x20001068
 8003c88:	37f34507 	.word	0x37f34507
 8003c8c:	20009bbc 	.word	0x20009bbc
 8003c90:	08012684 	.word	0x08012684
 8003c94:	2000130c 	.word	0x2000130c
 8003c98:	447a0000 	.word	0x447a0000
 8003c9c:	42200000 	.word	0x42200000
 8003ca0:	42fa0000 	.word	0x42fa0000
 8003ca4:	40a00000 	.word	0x40a00000
 8003ca8:	41a80000 	.word	0x41a80000
 8003cac:	43fa0000 	.word	0x43fa0000
 8003cb0:	41480000 	.word	0x41480000
 8003cb4:	c1480000 	.word	0xc1480000
 8003cb8:	42820000 	.word	0x42820000
 8003cbc:	c2820000 	.word	0xc2820000
 8003cc0:	20009bd4 	.word	0x20009bd4
 8003cc4:	080126ac 	.word	0x080126ac
 8003cc8:	080126e4 	.word	0x080126e4
 8003ccc:	080126f8 	.word	0x080126f8
						printf("%d ", encLut[i]);
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4619      	mov	r1, r3
 8003cdc:	4894      	ldr	r0, [pc, #592]	; (8003f30 <update_fsm+0x4a8>)
 8003cde:	f00a fbe1 	bl	800e4a4 <iprintf>
						i++;
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	613b      	str	r3, [r7, #16]
						if(i%8==0){
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	f003 0307 	and.w	r3, r3, #7
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d102      	bne.n	8003cf8 <update_fsm+0x270>
							printf("\n\r");
 8003cf2:	4890      	ldr	r0, [pc, #576]	; (8003f34 <update_fsm+0x4ac>)
 8003cf4:	f00a fbd6 	bl	800e4a4 <iprintf>
					for(int i = 0; i < 128;){
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	2b7f      	cmp	r3, #127	; 0x7f
 8003cfc:	dde8      	ble.n	8003cd0 <update_fsm+0x248>
						}
					}

					printf("---Int regs:---\n\r");
 8003cfe:	488e      	ldr	r0, [pc, #568]	; (8003f38 <update_fsm+0x4b0>)
 8003d00:	f00a fbd0 	bl	800e4a4 <iprintf>
					printf("PHASE_ORDER %d \n\r", PHASE_ORDER);
 8003d04:	4b8d      	ldr	r3, [pc, #564]	; (8003f3c <update_fsm+0x4b4>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4619      	mov	r1, r3
 8003d0a:	488d      	ldr	r0, [pc, #564]	; (8003f40 <update_fsm+0x4b8>)
 8003d0c:	f00a fbca 	bl	800e4a4 <iprintf>
					printf("CAN_ID %d \n\r", CAN_ID);
 8003d10:	4b8a      	ldr	r3, [pc, #552]	; (8003f3c <update_fsm+0x4b4>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	4619      	mov	r1, r3
 8003d16:	488b      	ldr	r0, [pc, #556]	; (8003f44 <update_fsm+0x4bc>)
 8003d18:	f00a fbc4 	bl	800e4a4 <iprintf>
					printf("CAN_MASTER %d \n\r", CAN_MASTER);
 8003d1c:	4b87      	ldr	r3, [pc, #540]	; (8003f3c <update_fsm+0x4b4>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	4619      	mov	r1, r3
 8003d22:	4889      	ldr	r0, [pc, #548]	; (8003f48 <update_fsm+0x4c0>)
 8003d24:	f00a fbbe 	bl	800e4a4 <iprintf>
					printf("CAN_TIMEOUT %d \n\r", CAN_TIMEOUT);
 8003d28:	4b84      	ldr	r3, [pc, #528]	; (8003f3c <update_fsm+0x4b4>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4887      	ldr	r0, [pc, #540]	; (8003f4c <update_fsm+0x4c4>)
 8003d30:	f00a fbb8 	bl	800e4a4 <iprintf>
					printf("M_ZERO %d \n\r", M_ZERO);
 8003d34:	4b81      	ldr	r3, [pc, #516]	; (8003f3c <update_fsm+0x4b4>)
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	4619      	mov	r1, r3
 8003d3a:	4885      	ldr	r0, [pc, #532]	; (8003f50 <update_fsm+0x4c8>)
 8003d3c:	f00a fbb2 	bl	800e4a4 <iprintf>
					printf("E_ZERO %d \n\r", E_ZERO);
 8003d40:	4b7e      	ldr	r3, [pc, #504]	; (8003f3c <update_fsm+0x4b4>)
 8003d42:	695b      	ldr	r3, [r3, #20]
 8003d44:	4619      	mov	r1, r3
 8003d46:	4883      	ldr	r0, [pc, #524]	; (8003f54 <update_fsm+0x4cc>)
 8003d48:	f00a fbac 	bl	800e4a4 <iprintf>

					printf("--Float regs:--\n\r");
 8003d4c:	4882      	ldr	r0, [pc, #520]	; (8003f58 <update_fsm+0x4d0>)
 8003d4e:	f00a fba9 	bl	800e4a4 <iprintf>
					printf("I_BW %f \n\r", I_BW);
 8003d52:	4b82      	ldr	r3, [pc, #520]	; (8003f5c <update_fsm+0x4d4>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7fc fc1e 	bl	8000598 <__aeabi_f2d>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	487f      	ldr	r0, [pc, #508]	; (8003f60 <update_fsm+0x4d8>)
 8003d62:	f00a fb9f 	bl	800e4a4 <iprintf>
					printf("I_MAX %f \n\r", I_MAX);
 8003d66:	4b7d      	ldr	r3, [pc, #500]	; (8003f5c <update_fsm+0x4d4>)
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7fc fc14 	bl	8000598 <__aeabi_f2d>
 8003d70:	4602      	mov	r2, r0
 8003d72:	460b      	mov	r3, r1
 8003d74:	487b      	ldr	r0, [pc, #492]	; (8003f64 <update_fsm+0x4dc>)
 8003d76:	f00a fb95 	bl	800e4a4 <iprintf>
					printf("THETA_MIN %f \n\r", THETA_MIN);
 8003d7a:	4b78      	ldr	r3, [pc, #480]	; (8003f5c <update_fsm+0x4d4>)
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7fc fc0a 	bl	8000598 <__aeabi_f2d>
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	4877      	ldr	r0, [pc, #476]	; (8003f68 <update_fsm+0x4e0>)
 8003d8a:	f00a fb8b 	bl	800e4a4 <iprintf>
					printf("THETA_MAX %f \n\r", THETA_MAX);
 8003d8e:	4b73      	ldr	r3, [pc, #460]	; (8003f5c <update_fsm+0x4d4>)
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fc fc00 	bl	8000598 <__aeabi_f2d>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4873      	ldr	r0, [pc, #460]	; (8003f6c <update_fsm+0x4e4>)
 8003d9e:	f00a fb81 	bl	800e4a4 <iprintf>
					printf("I_FW_MAX %f \n\r", I_FW_MAX);
 8003da2:	4b6e      	ldr	r3, [pc, #440]	; (8003f5c <update_fsm+0x4d4>)
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7fc fbf6 	bl	8000598 <__aeabi_f2d>
 8003dac:	4602      	mov	r2, r0
 8003dae:	460b      	mov	r3, r1
 8003db0:	486f      	ldr	r0, [pc, #444]	; (8003f70 <update_fsm+0x4e8>)
 8003db2:	f00a fb77 	bl	800e4a4 <iprintf>
					printf("R_NOMINAL %f \n\r", R_NOMINAL);
 8003db6:	4b69      	ldr	r3, [pc, #420]	; (8003f5c <update_fsm+0x4d4>)
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fc fbec 	bl	8000598 <__aeabi_f2d>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	460b      	mov	r3, r1
 8003dc4:	486b      	ldr	r0, [pc, #428]	; (8003f74 <update_fsm+0x4ec>)
 8003dc6:	f00a fb6d 	bl	800e4a4 <iprintf>
					printf("TEMP_MAX %f \n\r", TEMP_MAX);
 8003dca:	4b64      	ldr	r3, [pc, #400]	; (8003f5c <update_fsm+0x4d4>)
 8003dcc:	6a1b      	ldr	r3, [r3, #32]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fc fbe2 	bl	8000598 <__aeabi_f2d>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	4867      	ldr	r0, [pc, #412]	; (8003f78 <update_fsm+0x4f0>)
 8003dda:	f00a fb63 	bl	800e4a4 <iprintf>
					printf("I_MAX_CONT %f \n\r", I_MAX_CONT);
 8003dde:	4b5f      	ldr	r3, [pc, #380]	; (8003f5c <update_fsm+0x4d4>)
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7fc fbd8 	bl	8000598 <__aeabi_f2d>
 8003de8:	4602      	mov	r2, r0
 8003dea:	460b      	mov	r3, r1
 8003dec:	4863      	ldr	r0, [pc, #396]	; (8003f7c <update_fsm+0x4f4>)
 8003dee:	f00a fb59 	bl	800e4a4 <iprintf>
					printf("PPAIRS %f \n\r", PPAIRS);
 8003df2:	4b5a      	ldr	r3, [pc, #360]	; (8003f5c <update_fsm+0x4d4>)
 8003df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7fc fbce 	bl	8000598 <__aeabi_f2d>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	460b      	mov	r3, r1
 8003e00:	485f      	ldr	r0, [pc, #380]	; (8003f80 <update_fsm+0x4f8>)
 8003e02:	f00a fb4f 	bl	800e4a4 <iprintf>
					printf("R_PHASE %f \n\r", R_PHASE);
 8003e06:	4b55      	ldr	r3, [pc, #340]	; (8003f5c <update_fsm+0x4d4>)
 8003e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7fc fbc4 	bl	8000598 <__aeabi_f2d>
 8003e10:	4602      	mov	r2, r0
 8003e12:	460b      	mov	r3, r1
 8003e14:	485b      	ldr	r0, [pc, #364]	; (8003f84 <update_fsm+0x4fc>)
 8003e16:	f00a fb45 	bl	800e4a4 <iprintf>
					printf("KT %f \n\r", KT);
 8003e1a:	4b50      	ldr	r3, [pc, #320]	; (8003f5c <update_fsm+0x4d4>)
 8003e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7fc fbba 	bl	8000598 <__aeabi_f2d>
 8003e24:	4602      	mov	r2, r0
 8003e26:	460b      	mov	r3, r1
 8003e28:	4857      	ldr	r0, [pc, #348]	; (8003f88 <update_fsm+0x500>)
 8003e2a:	f00a fb3b 	bl	800e4a4 <iprintf>
					printf("C_TH %f \n\r", C_TH);
 8003e2e:	4b4b      	ldr	r3, [pc, #300]	; (8003f5c <update_fsm+0x4d4>)
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7fc fbb0 	bl	8000598 <__aeabi_f2d>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4853      	ldr	r0, [pc, #332]	; (8003f8c <update_fsm+0x504>)
 8003e3e:	f00a fb31 	bl	800e4a4 <iprintf>
					printf("GR %f \n\r", GR);
 8003e42:	4b46      	ldr	r3, [pc, #280]	; (8003f5c <update_fsm+0x4d4>)
 8003e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7fc fba6 	bl	8000598 <__aeabi_f2d>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	460b      	mov	r3, r1
 8003e50:	484f      	ldr	r0, [pc, #316]	; (8003f90 <update_fsm+0x508>)
 8003e52:	f00a fb27 	bl	800e4a4 <iprintf>
					printf("I_CAL %f \n\r", I_CAL);
 8003e56:	4b41      	ldr	r3, [pc, #260]	; (8003f5c <update_fsm+0x4d4>)
 8003e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7fc fb9c 	bl	8000598 <__aeabi_f2d>
 8003e60:	4602      	mov	r2, r0
 8003e62:	460b      	mov	r3, r1
 8003e64:	484b      	ldr	r0, [pc, #300]	; (8003f94 <update_fsm+0x50c>)
 8003e66:	f00a fb1d 	bl	800e4a4 <iprintf>
					printf("P_MIN %f \n\r", P_MIN);
 8003e6a:	4b3c      	ldr	r3, [pc, #240]	; (8003f5c <update_fsm+0x4d4>)
 8003e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fc fb92 	bl	8000598 <__aeabi_f2d>
 8003e74:	4602      	mov	r2, r0
 8003e76:	460b      	mov	r3, r1
 8003e78:	4847      	ldr	r0, [pc, #284]	; (8003f98 <update_fsm+0x510>)
 8003e7a:	f00a fb13 	bl	800e4a4 <iprintf>
					printf("P_MAX %f \n\r", P_MAX);
 8003e7e:	4b37      	ldr	r3, [pc, #220]	; (8003f5c <update_fsm+0x4d4>)
 8003e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fc fb88 	bl	8000598 <__aeabi_f2d>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	4843      	ldr	r0, [pc, #268]	; (8003f9c <update_fsm+0x514>)
 8003e8e:	f00a fb09 	bl	800e4a4 <iprintf>
					printf("V_MIN %f \n\r", V_MIN);
 8003e92:	4b32      	ldr	r3, [pc, #200]	; (8003f5c <update_fsm+0x4d4>)
 8003e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7fc fb7e 	bl	8000598 <__aeabi_f2d>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	483f      	ldr	r0, [pc, #252]	; (8003fa0 <update_fsm+0x518>)
 8003ea2:	f00a faff 	bl	800e4a4 <iprintf>
					printf("V_MAX %f \n\r", V_MAX);
 8003ea6:	4b2d      	ldr	r3, [pc, #180]	; (8003f5c <update_fsm+0x4d4>)
 8003ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fc fb74 	bl	8000598 <__aeabi_f2d>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	483b      	ldr	r0, [pc, #236]	; (8003fa4 <update_fsm+0x51c>)
 8003eb6:	f00a faf5 	bl	800e4a4 <iprintf>
					printf("KP_MAX %f \n\r", KP_MAX);
 8003eba:	4b28      	ldr	r3, [pc, #160]	; (8003f5c <update_fsm+0x4d4>)
 8003ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fc fb6a 	bl	8000598 <__aeabi_f2d>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	4837      	ldr	r0, [pc, #220]	; (8003fa8 <update_fsm+0x520>)
 8003eca:	f00a faeb 	bl	800e4a4 <iprintf>
					printf("KD_MAX %f \n\r", KD_MAX);
 8003ece:	4b23      	ldr	r3, [pc, #140]	; (8003f5c <update_fsm+0x4d4>)
 8003ed0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7fc fb60 	bl	8000598 <__aeabi_f2d>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	460b      	mov	r3, r1
 8003edc:	4833      	ldr	r0, [pc, #204]	; (8003fac <update_fsm+0x524>)
 8003ede:	f00a fae1 	bl	800e4a4 <iprintf>

					printf("----------------\n\r");
 8003ee2:	4833      	ldr	r0, [pc, #204]	; (8003fb0 <update_fsm+0x528>)
 8003ee4:	f00a fade 	bl	800e4a4 <iprintf>
					break;
 8003ee8:	bf00      	nop
				}
			break;
 8003eea:	e01c      	b.n	8003f26 <update_fsm+0x49e>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003eec:	78fb      	ldrb	r3, [r7, #3]
 8003eee:	2b0d      	cmp	r3, #13
 8003ef0:	d103      	bne.n	8003efa <update_fsm+0x472>
				process_user_input(fsmstate);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 fa08 	bl	8004308 <process_user_input>
				break;
 8003ef8:	e016      	b.n	8003f28 <update_fsm+0x4a0>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	7b1b      	ldrb	r3, [r3, #12]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d103      	bne.n	8003f0a <update_fsm+0x482>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	78fa      	ldrb	r2, [r7, #3]
 8003f06:	735a      	strb	r2, [r3, #13]
 8003f08:	e006      	b.n	8003f18 <update_fsm+0x490>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	7b1b      	ldrb	r3, [r3, #12]
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	4413      	add	r3, r2
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	711a      	strb	r2, [r3, #4]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	7b1b      	ldrb	r3, [r3, #12]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	b2da      	uxtb	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	731a      	strb	r2, [r3, #12]
			/* If enter is typed, process user input */

			break;
 8003f24:	e000      	b.n	8003f28 <update_fsm+0x4a0>
			break;
 8003f26:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003f28:	3718      	adds	r7, #24
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	0801270c 	.word	0x0801270c
 8003f34:	08012710 	.word	0x08012710
 8003f38:	08012714 	.word	0x08012714
 8003f3c:	20009bbc 	.word	0x20009bbc
 8003f40:	08012728 	.word	0x08012728
 8003f44:	0801273c 	.word	0x0801273c
 8003f48:	0801274c 	.word	0x0801274c
 8003f4c:	08012760 	.word	0x08012760
 8003f50:	08012774 	.word	0x08012774
 8003f54:	08012784 	.word	0x08012784
 8003f58:	08012794 	.word	0x08012794
 8003f5c:	2000130c 	.word	0x2000130c
 8003f60:	080127a8 	.word	0x080127a8
 8003f64:	080127b4 	.word	0x080127b4
 8003f68:	080127c0 	.word	0x080127c0
 8003f6c:	080127d0 	.word	0x080127d0
 8003f70:	080127e0 	.word	0x080127e0
 8003f74:	080127f0 	.word	0x080127f0
 8003f78:	08012800 	.word	0x08012800
 8003f7c:	08012810 	.word	0x08012810
 8003f80:	08012824 	.word	0x08012824
 8003f84:	08012834 	.word	0x08012834
 8003f88:	08012844 	.word	0x08012844
 8003f8c:	08012850 	.word	0x08012850
 8003f90:	0801285c 	.word	0x0801285c
 8003f94:	08012868 	.word	0x08012868
 8003f98:	08012874 	.word	0x08012874
 8003f9c:	08012880 	.word	0x08012880
 8003fa0:	0801288c 	.word	0x0801288c
 8003fa4:	08012898 	.word	0x08012898
 8003fa8:	080128a4 	.word	0x080128a4
 8003fac:	080128b4 	.word	0x080128b4
 8003fb0:	080128c4 	.word	0x080128c4

08003fb4 <enter_menu_state>:


 void enter_menu_state(void){
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 8003fb8:	480f      	ldr	r0, [pc, #60]	; (8003ff8 <enter_menu_state+0x44>)
 8003fba:	f00a fa73 	bl	800e4a4 <iprintf>
	    printf(" Commands:\n\r");
 8003fbe:	480f      	ldr	r0, [pc, #60]	; (8003ffc <enter_menu_state+0x48>)
 8003fc0:	f00a fa70 	bl	800e4a4 <iprintf>
	    printf(" m - Motor Mode\n\r");
 8003fc4:	480e      	ldr	r0, [pc, #56]	; (8004000 <enter_menu_state+0x4c>)
 8003fc6:	f00a fa6d 	bl	800e4a4 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8003fca:	480e      	ldr	r0, [pc, #56]	; (8004004 <enter_menu_state+0x50>)
 8003fcc:	f00a fa6a 	bl	800e4a4 <iprintf>
	    printf(" s - Setup\n\r");
 8003fd0:	480d      	ldr	r0, [pc, #52]	; (8004008 <enter_menu_state+0x54>)
 8003fd2:	f00a fa67 	bl	800e4a4 <iprintf>
	    printf(" e - Display Encoder\n\r");
 8003fd6:	480d      	ldr	r0, [pc, #52]	; (800400c <enter_menu_state+0x58>)
 8003fd8:	f00a fa64 	bl	800e4a4 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8003fdc:	480c      	ldr	r0, [pc, #48]	; (8004010 <enter_menu_state+0x5c>)
 8003fde:	f00a fa61 	bl	800e4a4 <iprintf>
	    printf(" f - Factory reset flash vars\n\r");
 8003fe2:	480c      	ldr	r0, [pc, #48]	; (8004014 <enter_menu_state+0x60>)
 8003fe4:	f00a fa5e 	bl	800e4a4 <iprintf>
	    printf(" d - Variable dump\n\r");
 8003fe8:	480b      	ldr	r0, [pc, #44]	; (8004018 <enter_menu_state+0x64>)
 8003fea:	f00a fa5b 	bl	800e4a4 <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 8003fee:	480b      	ldr	r0, [pc, #44]	; (800401c <enter_menu_state+0x68>)
 8003ff0:	f00a fa58 	bl	800e4a4 <iprintf>

	    //gpio.led->write(0);
 }
 8003ff4:	bf00      	nop
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	080128d8 	.word	0x080128d8
 8003ffc:	080128e0 	.word	0x080128e0
 8004000:	080128f0 	.word	0x080128f0
 8004004:	08012904 	.word	0x08012904
 8004008:	08012920 	.word	0x08012920
 800400c:	08012930 	.word	0x08012930
 8004010:	08012948 	.word	0x08012948
 8004014:	08012964 	.word	0x08012964
 8004018:	08012984 	.word	0x08012984
 800401c:	0801299c 	.word	0x0801299c

08004020 <enter_setup_state>:

 void enter_setup_state(void){
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 8004026:	487d      	ldr	r0, [pc, #500]	; (800421c <enter_setup_state+0x1fc>)
 8004028:	f00a fa3c 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 800402c:	4b7c      	ldr	r3, [pc, #496]	; (8004220 <enter_setup_state+0x200>)
 800402e:	9301      	str	r3, [sp, #4]
 8004030:	4b7c      	ldr	r3, [pc, #496]	; (8004224 <enter_setup_state+0x204>)
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	4b7c      	ldr	r3, [pc, #496]	; (8004228 <enter_setup_state+0x208>)
 8004036:	4a7d      	ldr	r2, [pc, #500]	; (800422c <enter_setup_state+0x20c>)
 8004038:	497d      	ldr	r1, [pc, #500]	; (8004230 <enter_setup_state+0x210>)
 800403a:	487e      	ldr	r0, [pc, #504]	; (8004234 <enter_setup_state+0x214>)
 800403c:	f00a fa32 	bl	800e4a4 <iprintf>
	    printf("\r\n Motor:\r\n");
 8004040:	487d      	ldr	r0, [pc, #500]	; (8004238 <enter_setup_state+0x218>)
 8004042:	f00a fab5 	bl	800e5b0 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8004046:	4b7d      	ldr	r3, [pc, #500]	; (800423c <enter_setup_state+0x21c>)
 8004048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404a:	4618      	mov	r0, r3
 800404c:	f7fc faa4 	bl	8000598 <__aeabi_f2d>
 8004050:	4602      	mov	r2, r0
 8004052:	460b      	mov	r3, r1
 8004054:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004058:	4b79      	ldr	r3, [pc, #484]	; (8004240 <enter_setup_state+0x220>)
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	4b79      	ldr	r3, [pc, #484]	; (8004244 <enter_setup_state+0x224>)
 800405e:	4a7a      	ldr	r2, [pc, #488]	; (8004248 <enter_setup_state+0x228>)
 8004060:	497a      	ldr	r1, [pc, #488]	; (800424c <enter_setup_state+0x22c>)
 8004062:	487b      	ldr	r0, [pc, #492]	; (8004250 <enter_setup_state+0x230>)
 8004064:	f00a fa1e 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8004068:	4b74      	ldr	r3, [pc, #464]	; (800423c <enter_setup_state+0x21c>)
 800406a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800406c:	4618      	mov	r0, r3
 800406e:	f7fc fa93 	bl	8000598 <__aeabi_f2d>
 8004072:	4602      	mov	r2, r0
 8004074:	460b      	mov	r3, r1
 8004076:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800407a:	4b71      	ldr	r3, [pc, #452]	; (8004240 <enter_setup_state+0x220>)
 800407c:	9300      	str	r3, [sp, #0]
 800407e:	4b71      	ldr	r3, [pc, #452]	; (8004244 <enter_setup_state+0x224>)
 8004080:	4a74      	ldr	r2, [pc, #464]	; (8004254 <enter_setup_state+0x234>)
 8004082:	4975      	ldr	r1, [pc, #468]	; (8004258 <enter_setup_state+0x238>)
 8004084:	4875      	ldr	r0, [pc, #468]	; (800425c <enter_setup_state+0x23c>)
 8004086:	f00a fa0d 	bl	800e4a4 <iprintf>
	    printf("\r\n Control:\r\n");
 800408a:	4875      	ldr	r0, [pc, #468]	; (8004260 <enter_setup_state+0x240>)
 800408c:	f00a fa90 	bl	800e5b0 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8004090:	4b6a      	ldr	r3, [pc, #424]	; (800423c <enter_setup_state+0x21c>)
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	4618      	mov	r0, r3
 8004096:	f7fc fa7f 	bl	8000598 <__aeabi_f2d>
 800409a:	4602      	mov	r2, r0
 800409c:	460b      	mov	r3, r1
 800409e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040a2:	4b70      	ldr	r3, [pc, #448]	; (8004264 <enter_setup_state+0x244>)
 80040a4:	9300      	str	r3, [sp, #0]
 80040a6:	4b70      	ldr	r3, [pc, #448]	; (8004268 <enter_setup_state+0x248>)
 80040a8:	4a70      	ldr	r2, [pc, #448]	; (800426c <enter_setup_state+0x24c>)
 80040aa:	4971      	ldr	r1, [pc, #452]	; (8004270 <enter_setup_state+0x250>)
 80040ac:	4871      	ldr	r0, [pc, #452]	; (8004274 <enter_setup_state+0x254>)
 80040ae:	f00a f9f9 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "40.0", I_MAX);
 80040b2:	4b62      	ldr	r3, [pc, #392]	; (800423c <enter_setup_state+0x21c>)
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fc fa6e 	bl	8000598 <__aeabi_f2d>
 80040bc:	4602      	mov	r2, r0
 80040be:	460b      	mov	r3, r1
 80040c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040c4:	4b6c      	ldr	r3, [pc, #432]	; (8004278 <enter_setup_state+0x258>)
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	4b6c      	ldr	r3, [pc, #432]	; (800427c <enter_setup_state+0x25c>)
 80040ca:	4a6d      	ldr	r2, [pc, #436]	; (8004280 <enter_setup_state+0x260>)
 80040cc:	496d      	ldr	r1, [pc, #436]	; (8004284 <enter_setup_state+0x264>)
 80040ce:	4869      	ldr	r0, [pc, #420]	; (8004274 <enter_setup_state+0x254>)
 80040d0:	f00a f9e8 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 80040d4:	4b59      	ldr	r3, [pc, #356]	; (800423c <enter_setup_state+0x21c>)
 80040d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040d8:	4618      	mov	r0, r3
 80040da:	f7fc fa5d 	bl	8000598 <__aeabi_f2d>
 80040de:	4602      	mov	r2, r0
 80040e0:	460b      	mov	r3, r1
 80040e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040e6:	4b56      	ldr	r3, [pc, #344]	; (8004240 <enter_setup_state+0x220>)
 80040e8:	9300      	str	r3, [sp, #0]
 80040ea:	4b55      	ldr	r3, [pc, #340]	; (8004240 <enter_setup_state+0x220>)
 80040ec:	4a66      	ldr	r2, [pc, #408]	; (8004288 <enter_setup_state+0x268>)
 80040ee:	4967      	ldr	r1, [pc, #412]	; (800428c <enter_setup_state+0x26c>)
 80040f0:	4860      	ldr	r0, [pc, #384]	; (8004274 <enter_setup_state+0x254>)
 80040f2:	f00a f9d7 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 80040f6:	4b51      	ldr	r3, [pc, #324]	; (800423c <enter_setup_state+0x21c>)
 80040f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fc fa4c 	bl	8000598 <__aeabi_f2d>
 8004100:	4602      	mov	r2, r0
 8004102:	460b      	mov	r3, r1
 8004104:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004108:	4b4d      	ldr	r3, [pc, #308]	; (8004240 <enter_setup_state+0x220>)
 800410a:	9300      	str	r3, [sp, #0]
 800410c:	4b4c      	ldr	r3, [pc, #304]	; (8004240 <enter_setup_state+0x220>)
 800410e:	4a60      	ldr	r2, [pc, #384]	; (8004290 <enter_setup_state+0x270>)
 8004110:	4960      	ldr	r1, [pc, #384]	; (8004294 <enter_setup_state+0x274>)
 8004112:	4858      	ldr	r0, [pc, #352]	; (8004274 <enter_setup_state+0x254>)
 8004114:	f00a f9c6 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 8004118:	4b48      	ldr	r3, [pc, #288]	; (800423c <enter_setup_state+0x21c>)
 800411a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800411c:	4618      	mov	r0, r3
 800411e:	f7fc fa3b 	bl	8000598 <__aeabi_f2d>
 8004122:	4602      	mov	r2, r0
 8004124:	460b      	mov	r3, r1
 8004126:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800412a:	4b5b      	ldr	r3, [pc, #364]	; (8004298 <enter_setup_state+0x278>)
 800412c:	9300      	str	r3, [sp, #0]
 800412e:	4b53      	ldr	r3, [pc, #332]	; (800427c <enter_setup_state+0x25c>)
 8004130:	4a5a      	ldr	r2, [pc, #360]	; (800429c <enter_setup_state+0x27c>)
 8004132:	495b      	ldr	r1, [pc, #364]	; (80042a0 <enter_setup_state+0x280>)
 8004134:	484f      	ldr	r0, [pc, #316]	; (8004274 <enter_setup_state+0x254>)
 8004136:	f00a f9b5 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 800413a:	4b40      	ldr	r3, [pc, #256]	; (800423c <enter_setup_state+0x21c>)
 800413c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800413e:	4618      	mov	r0, r3
 8004140:	f7fc fa2a 	bl	8000598 <__aeabi_f2d>
 8004144:	4602      	mov	r2, r0
 8004146:	460b      	mov	r3, r1
 8004148:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800414c:	4b55      	ldr	r3, [pc, #340]	; (80042a4 <enter_setup_state+0x284>)
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	4b4a      	ldr	r3, [pc, #296]	; (800427c <enter_setup_state+0x25c>)
 8004152:	4a55      	ldr	r2, [pc, #340]	; (80042a8 <enter_setup_state+0x288>)
 8004154:	4955      	ldr	r1, [pc, #340]	; (80042ac <enter_setup_state+0x28c>)
 8004156:	4847      	ldr	r0, [pc, #284]	; (8004274 <enter_setup_state+0x254>)
 8004158:	f00a f9a4 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 800415c:	4b37      	ldr	r3, [pc, #220]	; (800423c <enter_setup_state+0x21c>)
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	4618      	mov	r0, r3
 8004162:	f7fc fa19 	bl	8000598 <__aeabi_f2d>
 8004166:	4602      	mov	r2, r0
 8004168:	460b      	mov	r3, r1
 800416a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800416e:	4b50      	ldr	r3, [pc, #320]	; (80042b0 <enter_setup_state+0x290>)
 8004170:	9300      	str	r3, [sp, #0]
 8004172:	4b42      	ldr	r3, [pc, #264]	; (800427c <enter_setup_state+0x25c>)
 8004174:	4a4f      	ldr	r2, [pc, #316]	; (80042b4 <enter_setup_state+0x294>)
 8004176:	4950      	ldr	r1, [pc, #320]	; (80042b8 <enter_setup_state+0x298>)
 8004178:	483e      	ldr	r0, [pc, #248]	; (8004274 <enter_setup_state+0x254>)
 800417a:	f00a f993 	bl	800e4a4 <iprintf>
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
 800417e:	4b2f      	ldr	r3, [pc, #188]	; (800423c <enter_setup_state+0x21c>)
 8004180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004182:	4618      	mov	r0, r3
 8004184:	f7fc fa08 	bl	8000598 <__aeabi_f2d>
 8004188:	4602      	mov	r2, r0
 800418a:	460b      	mov	r3, r1
 800418c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004190:	4b39      	ldr	r3, [pc, #228]	; (8004278 <enter_setup_state+0x258>)
 8004192:	9300      	str	r3, [sp, #0]
 8004194:	4b39      	ldr	r3, [pc, #228]	; (800427c <enter_setup_state+0x25c>)
 8004196:	4a49      	ldr	r2, [pc, #292]	; (80042bc <enter_setup_state+0x29c>)
 8004198:	4949      	ldr	r1, [pc, #292]	; (80042c0 <enter_setup_state+0x2a0>)
 800419a:	4836      	ldr	r0, [pc, #216]	; (8004274 <enter_setup_state+0x254>)
 800419c:	f00a f982 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 80041a0:	4b26      	ldr	r3, [pc, #152]	; (800423c <enter_setup_state+0x21c>)
 80041a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fc f9f7 	bl	8000598 <__aeabi_f2d>
 80041aa:	4602      	mov	r2, r0
 80041ac:	460b      	mov	r3, r1
 80041ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80041b2:	4b44      	ldr	r3, [pc, #272]	; (80042c4 <enter_setup_state+0x2a4>)
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	4b31      	ldr	r3, [pc, #196]	; (800427c <enter_setup_state+0x25c>)
 80041b8:	4a43      	ldr	r2, [pc, #268]	; (80042c8 <enter_setup_state+0x2a8>)
 80041ba:	4944      	ldr	r1, [pc, #272]	; (80042cc <enter_setup_state+0x2ac>)
 80041bc:	482d      	ldr	r0, [pc, #180]	; (8004274 <enter_setup_state+0x254>)
 80041be:	f00a f971 	bl	800e4a4 <iprintf>
	    printf("\r\n CAN:\r\n");
 80041c2:	4843      	ldr	r0, [pc, #268]	; (80042d0 <enter_setup_state+0x2b0>)
 80041c4:	f00a f9f4 	bl	800e5b0 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 80041c8:	4b42      	ldr	r3, [pc, #264]	; (80042d4 <enter_setup_state+0x2b4>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	9301      	str	r3, [sp, #4]
 80041ce:	4b42      	ldr	r3, [pc, #264]	; (80042d8 <enter_setup_state+0x2b8>)
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	4b1c      	ldr	r3, [pc, #112]	; (8004244 <enter_setup_state+0x224>)
 80041d4:	4a41      	ldr	r2, [pc, #260]	; (80042dc <enter_setup_state+0x2bc>)
 80041d6:	4942      	ldr	r1, [pc, #264]	; (80042e0 <enter_setup_state+0x2c0>)
 80041d8:	4842      	ldr	r0, [pc, #264]	; (80042e4 <enter_setup_state+0x2c4>)
 80041da:	f00a f963 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN Master ID", "0", "127", CAN_MASTER);
 80041de:	4b3d      	ldr	r3, [pc, #244]	; (80042d4 <enter_setup_state+0x2b4>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	9301      	str	r3, [sp, #4]
 80041e4:	4b3c      	ldr	r3, [pc, #240]	; (80042d8 <enter_setup_state+0x2b8>)
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	4b16      	ldr	r3, [pc, #88]	; (8004244 <enter_setup_state+0x224>)
 80041ea:	4a3f      	ldr	r2, [pc, #252]	; (80042e8 <enter_setup_state+0x2c8>)
 80041ec:	493f      	ldr	r1, [pc, #252]	; (80042ec <enter_setup_state+0x2cc>)
 80041ee:	483d      	ldr	r0, [pc, #244]	; (80042e4 <enter_setup_state+0x2c4>)
 80041f0:	f00a f958 	bl	800e4a4 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 80041f4:	4b37      	ldr	r3, [pc, #220]	; (80042d4 <enter_setup_state+0x2b4>)
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	9301      	str	r3, [sp, #4]
 80041fa:	4b3d      	ldr	r3, [pc, #244]	; (80042f0 <enter_setup_state+0x2d0>)
 80041fc:	9300      	str	r3, [sp, #0]
 80041fe:	4b11      	ldr	r3, [pc, #68]	; (8004244 <enter_setup_state+0x224>)
 8004200:	4a3c      	ldr	r2, [pc, #240]	; (80042f4 <enter_setup_state+0x2d4>)
 8004202:	493d      	ldr	r1, [pc, #244]	; (80042f8 <enter_setup_state+0x2d8>)
 8004204:	483d      	ldr	r0, [pc, #244]	; (80042fc <enter_setup_state+0x2dc>)
 8004206:	f00a f94d 	bl	800e4a4 <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 800420a:	483d      	ldr	r0, [pc, #244]	; (8004300 <enter_setup_state+0x2e0>)
 800420c:	f00a f94a 	bl	800e4a4 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8004210:	483c      	ldr	r0, [pc, #240]	; (8004304 <enter_setup_state+0x2e4>)
 8004212:	f00a f947 	bl	800e4a4 <iprintf>
 }
 8004216:	bf00      	nop
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	080129b4 	.word	0x080129b4
 8004220:	08012a08 	.word	0x08012a08
 8004224:	08012a18 	.word	0x08012a18
 8004228:	080129d0 	.word	0x080129d0
 800422c:	080129d4 	.word	0x080129d4
 8004230:	080129e0 	.word	0x080129e0
 8004234:	080129e8 	.word	0x080129e8
 8004238:	08012a1c 	.word	0x08012a1c
 800423c:	2000130c 	.word	0x2000130c
 8004240:	08012a5c 	.word	0x08012a5c
 8004244:	08012a28 	.word	0x08012a28
 8004248:	08012a2c 	.word	0x08012a2c
 800424c:	08012a38 	.word	0x08012a38
 8004250:	08012a3c 	.word	0x08012a3c
 8004254:	08012a60 	.word	0x08012a60
 8004258:	08012a78 	.word	0x08012a78
 800425c:	08012a7c 	.word	0x08012a7c
 8004260:	08012a9c 	.word	0x08012a9c
 8004264:	08012aec 	.word	0x08012aec
 8004268:	08012aac 	.word	0x08012aac
 800426c:	08012ab0 	.word	0x08012ab0
 8004270:	08012ac8 	.word	0x08012ac8
 8004274:	08012acc 	.word	0x08012acc
 8004278:	08012b10 	.word	0x08012b10
 800427c:	08012af4 	.word	0x08012af4
 8004280:	08012af8 	.word	0x08012af8
 8004284:	08012b0c 	.word	0x08012b0c
 8004288:	08012b18 	.word	0x08012b18
 800428c:	08012b34 	.word	0x08012b34
 8004290:	08012b38 	.word	0x08012b38
 8004294:	08012b58 	.word	0x08012b58
 8004298:	08012b7c 	.word	0x08012b7c
 800429c:	08012b5c 	.word	0x08012b5c
 80042a0:	08012b78 	.word	0x08012b78
 80042a4:	08012ba8 	.word	0x08012ba8
 80042a8:	08012b84 	.word	0x08012b84
 80042ac:	08012ba4 	.word	0x08012ba4
 80042b0:	08012bc8 	.word	0x08012bc8
 80042b4:	08012bac 	.word	0x08012bac
 80042b8:	08012bc4 	.word	0x08012bc4
 80042bc:	08012bd0 	.word	0x08012bd0
 80042c0:	08012be8 	.word	0x08012be8
 80042c4:	08012c08 	.word	0x08012c08
 80042c8:	08012bec 	.word	0x08012bec
 80042cc:	08012c04 	.word	0x08012c04
 80042d0:	08012c10 	.word	0x08012c10
 80042d4:	20009bbc 	.word	0x20009bbc
 80042d8:	08012c48 	.word	0x08012c48
 80042dc:	08012c1c 	.word	0x08012c1c
 80042e0:	08012c24 	.word	0x08012c24
 80042e4:	08012c28 	.word	0x08012c28
 80042e8:	08012c4c 	.word	0x08012c4c
 80042ec:	08012c5c 	.word	0x08012c5c
 80042f0:	08012ca0 	.word	0x08012ca0
 80042f4:	08012c60 	.word	0x08012c60
 80042f8:	08012c80 	.word	0x08012c80
 80042fc:	08012c84 	.word	0x08012c84
 8004300:	08012ca8 	.word	0x08012ca8
 8004304:	08012cf4 	.word	0x08012cf4

08004308 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	7b5b      	ldrb	r3, [r3, #13]
 8004314:	3b61      	subs	r3, #97	; 0x61
 8004316:	2b17      	cmp	r3, #23
 8004318:	f200 8266 	bhi.w	80047e8 <process_user_input+0x4e0>
 800431c:	a201      	add	r2, pc, #4	; (adr r2, 8004324 <process_user_input+0x1c>)
 800431e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004322:	bf00      	nop
 8004324:	08004583 	.word	0x08004583
 8004328:	08004385 	.word	0x08004385
 800432c:	0800452f 	.word	0x0800452f
 8004330:	080046fd 	.word	0x080046fd
 8004334:	080047e9 	.word	0x080047e9
 8004338:	08004469 	.word	0x08004469
 800433c:	080045d7 	.word	0x080045d7
 8004340:	080044db 	.word	0x080044db
 8004344:	080043d9 	.word	0x080043d9
 8004348:	080047e9 	.word	0x080047e9
 800434c:	0800461b 	.word	0x0800461b
 8004350:	08004415 	.word	0x08004415
 8004354:	080043f7 	.word	0x080043f7
 8004358:	080047e9 	.word	0x080047e9
 800435c:	080047e9 	.word	0x080047e9
 8004360:	08004741 	.word	0x08004741
 8004364:	080047e9 	.word	0x080047e9
 8004368:	080047e9 	.word	0x080047e9
 800436c:	080047e9 	.word	0x080047e9
 8004370:	080044bd 	.word	0x080044bd
 8004374:	080047e9 	.word	0x080047e9
 8004378:	08004795 	.word	0x08004795
 800437c:	080047e9 	.word	0x080047e9
 8004380:	0800465f 	.word	0x0800465f
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	3304      	adds	r3, #4
 8004388:	4618      	mov	r0, r3
 800438a:	f009 fbd9 	bl	800db40 <atof>
 800438e:	ec53 2b10 	vmov	r2, r3, d0
 8004392:	4610      	mov	r0, r2
 8004394:	4619      	mov	r1, r3
 8004396:	f7fc fc4f 	bl	8000c38 <__aeabi_d2f>
 800439a:	4603      	mov	r3, r0
 800439c:	eddf 0ac1 	vldr	s1, [pc, #772]	; 80046a4 <process_user_input+0x39c>
 80043a0:	ee00 3a10 	vmov	s0, r3
 80043a4:	f00d fd4b 	bl	8011e3e <fminf>
 80043a8:	eef0 7a40 	vmov.f32	s15, s0
 80043ac:	eddf 0abe 	vldr	s1, [pc, #760]	; 80046a8 <process_user_input+0x3a0>
 80043b0:	eeb0 0a67 	vmov.f32	s0, s15
 80043b4:	f00d fd28 	bl	8011e08 <fmaxf>
 80043b8:	eef0 7a40 	vmov.f32	s15, s0
 80043bc:	4bbb      	ldr	r3, [pc, #748]	; (80046ac <process_user_input+0x3a4>)
 80043be:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 80043c2:	4bba      	ldr	r3, [pc, #744]	; (80046ac <process_user_input+0x3a4>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7fc f8e6 	bl	8000598 <__aeabi_f2d>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	48b7      	ldr	r0, [pc, #732]	; (80046b0 <process_user_input+0x3a8>)
 80043d2:	f00a f867 	bl	800e4a4 <iprintf>
			 break;
 80043d6:	e20e      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	3304      	adds	r3, #4
 80043dc:	4618      	mov	r0, r3
 80043de:	f009 fbb2 	bl	800db46 <atoi>
 80043e2:	4603      	mov	r3, r0
 80043e4:	4ab3      	ldr	r2, [pc, #716]	; (80046b4 <process_user_input+0x3ac>)
 80043e6:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 80043e8:	4bb2      	ldr	r3, [pc, #712]	; (80046b4 <process_user_input+0x3ac>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	4619      	mov	r1, r3
 80043ee:	48b2      	ldr	r0, [pc, #712]	; (80046b8 <process_user_input+0x3b0>)
 80043f0:	f00a f858 	bl	800e4a4 <iprintf>
			 break;
 80043f4:	e1ff      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	3304      	adds	r3, #4
 80043fa:	4618      	mov	r0, r3
 80043fc:	f009 fba3 	bl	800db46 <atoi>
 8004400:	4603      	mov	r3, r0
 8004402:	4aac      	ldr	r2, [pc, #688]	; (80046b4 <process_user_input+0x3ac>)
 8004404:	6093      	str	r3, [r2, #8]
			 printf("CAN_MASTER set to %d\r\n", CAN_MASTER);
 8004406:	4bab      	ldr	r3, [pc, #684]	; (80046b4 <process_user_input+0x3ac>)
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	4619      	mov	r1, r3
 800440c:	48ab      	ldr	r0, [pc, #684]	; (80046bc <process_user_input+0x3b4>)
 800440e:	f00a f849 	bl	800e4a4 <iprintf>
			 break;
 8004412:	e1f0      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3304      	adds	r3, #4
 8004418:	4618      	mov	r0, r3
 800441a:	f009 fb91 	bl	800db40 <atof>
 800441e:	ec53 2b10 	vmov	r2, r3, d0
 8004422:	4610      	mov	r0, r2
 8004424:	4619      	mov	r1, r3
 8004426:	f7fc fc07 	bl	8000c38 <__aeabi_d2f>
 800442a:	4603      	mov	r3, r0
 800442c:	eddf 0aa4 	vldr	s1, [pc, #656]	; 80046c0 <process_user_input+0x3b8>
 8004430:	ee00 3a10 	vmov	s0, r3
 8004434:	f00d fd03 	bl	8011e3e <fminf>
 8004438:	eef0 7a40 	vmov.f32	s15, s0
 800443c:	eddf 0aae 	vldr	s1, [pc, #696]	; 80046f8 <process_user_input+0x3f0>
 8004440:	eeb0 0a67 	vmov.f32	s0, s15
 8004444:	f00d fce0 	bl	8011e08 <fmaxf>
 8004448:	eef0 7a40 	vmov.f32	s15, s0
 800444c:	4b97      	ldr	r3, [pc, #604]	; (80046ac <process_user_input+0x3a4>)
 800444e:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8004452:	4b96      	ldr	r3, [pc, #600]	; (80046ac <process_user_input+0x3a4>)
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	4618      	mov	r0, r3
 8004458:	f7fc f89e 	bl	8000598 <__aeabi_f2d>
 800445c:	4602      	mov	r2, r0
 800445e:	460b      	mov	r3, r1
 8004460:	4898      	ldr	r0, [pc, #608]	; (80046c4 <process_user_input+0x3bc>)
 8004462:	f00a f81f 	bl	800e4a4 <iprintf>
			 break;
 8004466:	e1c6      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	3304      	adds	r3, #4
 800446c:	4618      	mov	r0, r3
 800446e:	f009 fb67 	bl	800db40 <atof>
 8004472:	ec53 2b10 	vmov	r2, r3, d0
 8004476:	4610      	mov	r0, r2
 8004478:	4619      	mov	r1, r3
 800447a:	f7fc fbdd 	bl	8000c38 <__aeabi_d2f>
 800447e:	4603      	mov	r3, r0
 8004480:	eddf 0a91 	vldr	s1, [pc, #580]	; 80046c8 <process_user_input+0x3c0>
 8004484:	ee00 3a10 	vmov	s0, r3
 8004488:	f00d fcd9 	bl	8011e3e <fminf>
 800448c:	eef0 7a40 	vmov.f32	s15, s0
 8004490:	eddf 0a99 	vldr	s1, [pc, #612]	; 80046f8 <process_user_input+0x3f0>
 8004494:	eeb0 0a67 	vmov.f32	s0, s15
 8004498:	f00d fcb6 	bl	8011e08 <fmaxf>
 800449c:	eef0 7a40 	vmov.f32	s15, s0
 80044a0:	4b82      	ldr	r3, [pc, #520]	; (80046ac <process_user_input+0x3a4>)
 80044a2:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 80044a6:	4b81      	ldr	r3, [pc, #516]	; (80046ac <process_user_input+0x3a4>)
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fc f874 	bl	8000598 <__aeabi_f2d>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	4885      	ldr	r0, [pc, #532]	; (80046cc <process_user_input+0x3c4>)
 80044b6:	f009 fff5 	bl	800e4a4 <iprintf>
			 break;
 80044ba:	e19c      	b.n	80047f6 <process_user_input+0x4ee>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	3304      	adds	r3, #4
 80044c0:	4618      	mov	r0, r3
 80044c2:	f009 fb40 	bl	800db46 <atoi>
 80044c6:	4603      	mov	r3, r0
 80044c8:	4a7a      	ldr	r2, [pc, #488]	; (80046b4 <process_user_input+0x3ac>)
 80044ca:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 80044cc:	4b79      	ldr	r3, [pc, #484]	; (80046b4 <process_user_input+0x3ac>)
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	4619      	mov	r1, r3
 80044d2:	487f      	ldr	r0, [pc, #508]	; (80046d0 <process_user_input+0x3c8>)
 80044d4:	f009 ffe6 	bl	800e4a4 <iprintf>
			 break;
 80044d8:	e18d      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	3304      	adds	r3, #4
 80044de:	4618      	mov	r0, r3
 80044e0:	f009 fb2e 	bl	800db40 <atof>
 80044e4:	ec53 2b10 	vmov	r2, r3, d0
 80044e8:	4610      	mov	r0, r2
 80044ea:	4619      	mov	r1, r3
 80044ec:	f7fc fba4 	bl	8000c38 <__aeabi_d2f>
 80044f0:	4603      	mov	r3, r0
 80044f2:	eddf 0a78 	vldr	s1, [pc, #480]	; 80046d4 <process_user_input+0x3cc>
 80044f6:	ee00 3a10 	vmov	s0, r3
 80044fa:	f00d fca0 	bl	8011e3e <fminf>
 80044fe:	eef0 7a40 	vmov.f32	s15, s0
 8004502:	eddf 0a7d 	vldr	s1, [pc, #500]	; 80046f8 <process_user_input+0x3f0>
 8004506:	eeb0 0a67 	vmov.f32	s0, s15
 800450a:	f00d fc7d 	bl	8011e08 <fmaxf>
 800450e:	eef0 7a40 	vmov.f32	s15, s0
 8004512:	4b66      	ldr	r3, [pc, #408]	; (80046ac <process_user_input+0x3a4>)
 8004514:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8004518:	4b64      	ldr	r3, [pc, #400]	; (80046ac <process_user_input+0x3a4>)
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	4618      	mov	r0, r3
 800451e:	f7fc f83b 	bl	8000598 <__aeabi_f2d>
 8004522:	4602      	mov	r2, r0
 8004524:	460b      	mov	r3, r1
 8004526:	486c      	ldr	r0, [pc, #432]	; (80046d8 <process_user_input+0x3d0>)
 8004528:	f009 ffbc 	bl	800e4a4 <iprintf>
			 break;
 800452c:	e163      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	3304      	adds	r3, #4
 8004532:	4618      	mov	r0, r3
 8004534:	f009 fb04 	bl	800db40 <atof>
 8004538:	ec53 2b10 	vmov	r2, r3, d0
 800453c:	4610      	mov	r0, r2
 800453e:	4619      	mov	r1, r3
 8004540:	f7fc fb7a 	bl	8000c38 <__aeabi_d2f>
 8004544:	4603      	mov	r3, r0
 8004546:	eddf 0a5e 	vldr	s1, [pc, #376]	; 80046c0 <process_user_input+0x3b8>
 800454a:	ee00 3a10 	vmov	s0, r3
 800454e:	f00d fc76 	bl	8011e3e <fminf>
 8004552:	eef0 7a40 	vmov.f32	s15, s0
 8004556:	eddf 0a68 	vldr	s1, [pc, #416]	; 80046f8 <process_user_input+0x3f0>
 800455a:	eeb0 0a67 	vmov.f32	s0, s15
 800455e:	f00d fc53 	bl	8011e08 <fmaxf>
 8004562:	eef0 7a40 	vmov.f32	s15, s0
 8004566:	4b51      	ldr	r3, [pc, #324]	; (80046ac <process_user_input+0x3a4>)
 8004568:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 800456c:	4b4f      	ldr	r3, [pc, #316]	; (80046ac <process_user_input+0x3a4>)
 800456e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004570:	4618      	mov	r0, r3
 8004572:	f7fc f811 	bl	8000598 <__aeabi_f2d>
 8004576:	4602      	mov	r2, r0
 8004578:	460b      	mov	r3, r1
 800457a:	4858      	ldr	r0, [pc, #352]	; (80046dc <process_user_input+0x3d4>)
 800457c:	f009 ff92 	bl	800e4a4 <iprintf>
			 break;
 8004580:	e139      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	3304      	adds	r3, #4
 8004586:	4618      	mov	r0, r3
 8004588:	f009 fada 	bl	800db40 <atof>
 800458c:	ec53 2b10 	vmov	r2, r3, d0
 8004590:	4610      	mov	r0, r2
 8004592:	4619      	mov	r1, r3
 8004594:	f7fc fb50 	bl	8000c38 <__aeabi_d2f>
 8004598:	4603      	mov	r3, r0
 800459a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800459e:	ee00 3a10 	vmov	s0, r3
 80045a2:	f00d fc4c 	bl	8011e3e <fminf>
 80045a6:	eef0 7a40 	vmov.f32	s15, s0
 80045aa:	eddf 0a53 	vldr	s1, [pc, #332]	; 80046f8 <process_user_input+0x3f0>
 80045ae:	eeb0 0a67 	vmov.f32	s0, s15
 80045b2:	f00d fc29 	bl	8011e08 <fmaxf>
 80045b6:	eef0 7a40 	vmov.f32	s15, s0
 80045ba:	4b3c      	ldr	r3, [pc, #240]	; (80046ac <process_user_input+0x3a4>)
 80045bc:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 printf("I_CAL set to %f\r\n", I_CAL);
 80045c0:	4b3a      	ldr	r3, [pc, #232]	; (80046ac <process_user_input+0x3a4>)
 80045c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7fb ffe7 	bl	8000598 <__aeabi_f2d>
 80045ca:	4602      	mov	r2, r0
 80045cc:	460b      	mov	r3, r1
 80045ce:	4844      	ldr	r0, [pc, #272]	; (80046e0 <process_user_input+0x3d8>)
 80045d0:	f009 ff68 	bl	800e4a4 <iprintf>
			 break;
 80045d4:	e10f      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	3304      	adds	r3, #4
 80045da:	4618      	mov	r0, r3
 80045dc:	f009 fab0 	bl	800db40 <atof>
 80045e0:	ec53 2b10 	vmov	r2, r3, d0
 80045e4:	4610      	mov	r0, r2
 80045e6:	4619      	mov	r1, r3
 80045e8:	f7fc fb26 	bl	8000c38 <__aeabi_d2f>
 80045ec:	4603      	mov	r3, r0
 80045ee:	eddf 0a3d 	vldr	s1, [pc, #244]	; 80046e4 <process_user_input+0x3dc>
 80045f2:	ee00 3a10 	vmov	s0, r3
 80045f6:	f00d fc07 	bl	8011e08 <fmaxf>
 80045fa:	eef0 7a40 	vmov.f32	s15, s0
 80045fe:	4b2b      	ldr	r3, [pc, #172]	; (80046ac <process_user_input+0x3a4>)
 8004600:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("GR set to %f\r\n", GR);
 8004604:	4b29      	ldr	r3, [pc, #164]	; (80046ac <process_user_input+0x3a4>)
 8004606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004608:	4618      	mov	r0, r3
 800460a:	f7fb ffc5 	bl	8000598 <__aeabi_f2d>
 800460e:	4602      	mov	r2, r0
 8004610:	460b      	mov	r3, r1
 8004612:	4835      	ldr	r0, [pc, #212]	; (80046e8 <process_user_input+0x3e0>)
 8004614:	f009 ff46 	bl	800e4a4 <iprintf>
			 break;
 8004618:	e0ed      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	3304      	adds	r3, #4
 800461e:	4618      	mov	r0, r3
 8004620:	f009 fa8e 	bl	800db40 <atof>
 8004624:	ec53 2b10 	vmov	r2, r3, d0
 8004628:	4610      	mov	r0, r2
 800462a:	4619      	mov	r1, r3
 800462c:	f7fc fb04 	bl	8000c38 <__aeabi_d2f>
 8004630:	4603      	mov	r3, r0
 8004632:	eddf 0a2e 	vldr	s1, [pc, #184]	; 80046ec <process_user_input+0x3e4>
 8004636:	ee00 3a10 	vmov	s0, r3
 800463a:	f00d fbe5 	bl	8011e08 <fmaxf>
 800463e:	eef0 7a40 	vmov.f32	s15, s0
 8004642:	4b1a      	ldr	r3, [pc, #104]	; (80046ac <process_user_input+0x3a4>)
 8004644:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 8004648:	4b18      	ldr	r3, [pc, #96]	; (80046ac <process_user_input+0x3a4>)
 800464a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464c:	4618      	mov	r0, r3
 800464e:	f7fb ffa3 	bl	8000598 <__aeabi_f2d>
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	4826      	ldr	r0, [pc, #152]	; (80046f0 <process_user_input+0x3e8>)
 8004658:	f009 ff24 	bl	800e4a4 <iprintf>
			 break;
 800465c:	e0cb      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	3304      	adds	r3, #4
 8004662:	4618      	mov	r0, r3
 8004664:	f009 fa6c 	bl	800db40 <atof>
 8004668:	ec53 2b10 	vmov	r2, r3, d0
 800466c:	4610      	mov	r0, r2
 800466e:	4619      	mov	r1, r3
 8004670:	f7fc fae2 	bl	8000c38 <__aeabi_d2f>
 8004674:	4603      	mov	r3, r0
 8004676:	eddf 0a20 	vldr	s1, [pc, #128]	; 80046f8 <process_user_input+0x3f0>
 800467a:	ee00 3a10 	vmov	s0, r3
 800467e:	f00d fbc3 	bl	8011e08 <fmaxf>
 8004682:	eef0 7a40 	vmov.f32	s15, s0
 8004686:	4b09      	ldr	r3, [pc, #36]	; (80046ac <process_user_input+0x3a4>)
 8004688:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 800468c:	4b07      	ldr	r3, [pc, #28]	; (80046ac <process_user_input+0x3a4>)
 800468e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004690:	4618      	mov	r0, r3
 8004692:	f7fb ff81 	bl	8000598 <__aeabi_f2d>
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	4816      	ldr	r0, [pc, #88]	; (80046f4 <process_user_input+0x3ec>)
 800469c:	f009 ff02 	bl	800e4a4 <iprintf>
			 break;
 80046a0:	e0a9      	b.n	80047f6 <process_user_input+0x4ee>
 80046a2:	bf00      	nop
 80046a4:	44fa0000 	.word	0x44fa0000
 80046a8:	42c80000 	.word	0x42c80000
 80046ac:	2000130c 	.word	0x2000130c
 80046b0:	08012d20 	.word	0x08012d20
 80046b4:	20009bbc 	.word	0x20009bbc
 80046b8:	08012d34 	.word	0x08012d34
 80046bc:	08012d48 	.word	0x08012d48
 80046c0:	42200000 	.word	0x42200000
 80046c4:	08012d60 	.word	0x08012d60
 80046c8:	42040000 	.word	0x42040000
 80046cc:	08012d74 	.word	0x08012d74
 80046d0:	08012d8c 	.word	0x08012d8c
 80046d4:	43160000 	.word	0x43160000
 80046d8:	08012da4 	.word	0x08012da4
 80046dc:	08012dbc 	.word	0x08012dbc
 80046e0:	08012dd4 	.word	0x08012dd4
 80046e4:	3a83126f 	.word	0x3a83126f
 80046e8:	08012de8 	.word	0x08012de8
 80046ec:	38d1b717 	.word	0x38d1b717
 80046f0:	08012df8 	.word	0x08012df8
 80046f4:	08012e08 	.word	0x08012e08
 80046f8:	00000000 	.word	0x00000000
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	3304      	adds	r3, #4
 8004700:	4618      	mov	r0, r3
 8004702:	f009 fa1d 	bl	800db40 <atof>
 8004706:	ec53 2b10 	vmov	r2, r3, d0
 800470a:	4610      	mov	r0, r2
 800470c:	4619      	mov	r1, r3
 800470e:	f7fc fa93 	bl	8000c38 <__aeabi_d2f>
 8004712:	4603      	mov	r3, r0
 8004714:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 80046f8 <process_user_input+0x3f0>
 8004718:	ee00 3a10 	vmov	s0, r3
 800471c:	f00d fb74 	bl	8011e08 <fmaxf>
 8004720:	eef0 7a40 	vmov.f32	s15, s0
 8004724:	4b3f      	ldr	r3, [pc, #252]	; (8004824 <process_user_input+0x51c>)
 8004726:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 800472a:	4b3e      	ldr	r3, [pc, #248]	; (8004824 <process_user_input+0x51c>)
 800472c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800472e:	4618      	mov	r0, r3
 8004730:	f7fb ff32 	bl	8000598 <__aeabi_f2d>
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	483b      	ldr	r0, [pc, #236]	; (8004828 <process_user_input+0x520>)
 800473a:	f009 feb3 	bl	800e4a4 <iprintf>
			 break;
 800473e:	e05a      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	3304      	adds	r3, #4
 8004744:	4618      	mov	r0, r3
 8004746:	f009 f9fb 	bl	800db40 <atof>
 800474a:	ec53 2b10 	vmov	r2, r3, d0
 800474e:	4610      	mov	r0, r2
 8004750:	4619      	mov	r1, r3
 8004752:	f7fc fa71 	bl	8000c38 <__aeabi_d2f>
 8004756:	4603      	mov	r3, r0
 8004758:	eddf 0a34 	vldr	s1, [pc, #208]	; 800482c <process_user_input+0x524>
 800475c:	ee00 3a10 	vmov	s0, r3
 8004760:	f00d fb52 	bl	8011e08 <fmaxf>
 8004764:	eef0 7a40 	vmov.f32	s15, s0
 8004768:	4b2e      	ldr	r3, [pc, #184]	; (8004824 <process_user_input+0x51c>)
 800476a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 P_MIN = -P_MAX;
 800476e:	4b2d      	ldr	r3, [pc, #180]	; (8004824 <process_user_input+0x51c>)
 8004770:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004774:	eef1 7a67 	vneg.f32	s15, s15
 8004778:	4b2a      	ldr	r3, [pc, #168]	; (8004824 <process_user_input+0x51c>)
 800477a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
			 printf("P_MAX set to %f\r\n", P_MAX);
 800477e:	4b29      	ldr	r3, [pc, #164]	; (8004824 <process_user_input+0x51c>)
 8004780:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004782:	4618      	mov	r0, r3
 8004784:	f7fb ff08 	bl	8000598 <__aeabi_f2d>
 8004788:	4602      	mov	r2, r0
 800478a:	460b      	mov	r3, r1
 800478c:	4828      	ldr	r0, [pc, #160]	; (8004830 <process_user_input+0x528>)
 800478e:	f009 fe89 	bl	800e4a4 <iprintf>
			 break;
 8004792:	e030      	b.n	80047f6 <process_user_input+0x4ee>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	3304      	adds	r3, #4
 8004798:	4618      	mov	r0, r3
 800479a:	f009 f9d1 	bl	800db40 <atof>
 800479e:	ec53 2b10 	vmov	r2, r3, d0
 80047a2:	4610      	mov	r0, r2
 80047a4:	4619      	mov	r1, r3
 80047a6:	f7fc fa47 	bl	8000c38 <__aeabi_d2f>
 80047aa:	4603      	mov	r3, r0
 80047ac:	eddf 0a1f 	vldr	s1, [pc, #124]	; 800482c <process_user_input+0x524>
 80047b0:	ee00 3a10 	vmov	s0, r3
 80047b4:	f00d fb28 	bl	8011e08 <fmaxf>
 80047b8:	eef0 7a40 	vmov.f32	s15, s0
 80047bc:	4b19      	ldr	r3, [pc, #100]	; (8004824 <process_user_input+0x51c>)
 80047be:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 V_MIN = -V_MAX;
 80047c2:	4b18      	ldr	r3, [pc, #96]	; (8004824 <process_user_input+0x51c>)
 80047c4:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80047c8:	eef1 7a67 	vneg.f32	s15, s15
 80047cc:	4b15      	ldr	r3, [pc, #84]	; (8004824 <process_user_input+0x51c>)
 80047ce:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("V_MAX set to %f\r\n", V_MAX);
 80047d2:	4b14      	ldr	r3, [pc, #80]	; (8004824 <process_user_input+0x51c>)
 80047d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fb fede 	bl	8000598 <__aeabi_f2d>
 80047dc:	4602      	mov	r2, r0
 80047de:	460b      	mov	r3, r1
 80047e0:	4814      	ldr	r0, [pc, #80]	; (8004834 <process_user_input+0x52c>)
 80047e2:	f009 fe5f 	bl	800e4a4 <iprintf>
			 break;
 80047e6:	e006      	b.n	80047f6 <process_user_input+0x4ee>
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	3304      	adds	r3, #4
 80047ec:	4619      	mov	r1, r3
 80047ee:	4812      	ldr	r0, [pc, #72]	; (8004838 <process_user_input+0x530>)
 80047f0:	f009 fe58 	bl	800e4a4 <iprintf>
			 break;
 80047f4:	bf00      	nop
	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
	 preference_writer_flush(&prefs);
	 preference_writer_close(&prefs);
	 preference_writer_load(prefs);
	 */
	 save_to_flash();
 80047f6:	f7fd ffdb 	bl	80027b0 <save_to_flash>
	 load_from_flash();
 80047fa:	f7fd ff31 	bl	8002660 <load_from_flash>
	 enter_setup_state();
 80047fe:	f7ff fc0f 	bl	8004020 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	731a      	strb	r2, [r3, #12]
	 fsmstate->cmd_id = 0;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	735a      	strb	r2, [r3, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	3304      	adds	r3, #4
 8004812:	2208      	movs	r2, #8
 8004814:	2100      	movs	r1, #0
 8004816:	4618      	mov	r0, r3
 8004818:	f009 f9d2 	bl	800dbc0 <memset>
 }
 800481c:	bf00      	nop
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	2000130c 	.word	0x2000130c
 8004828:	08012e1c 	.word	0x08012e1c
 800482c:	00000000 	.word	0x00000000
 8004830:	08012e30 	.word	0x08012e30
 8004834:	08012e44 	.word	0x08012e44
 8004838:	08012e58 	.word	0x08012e58

0800483c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08a      	sub	sp, #40	; 0x28
 8004840:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004842:	f107 0314 	add.w	r3, r7, #20
 8004846:	2200      	movs	r2, #0
 8004848:	601a      	str	r2, [r3, #0]
 800484a:	605a      	str	r2, [r3, #4]
 800484c:	609a      	str	r2, [r3, #8]
 800484e:	60da      	str	r2, [r3, #12]
 8004850:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004852:	4b39      	ldr	r3, [pc, #228]	; (8004938 <MX_GPIO_Init+0xfc>)
 8004854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004856:	4a38      	ldr	r2, [pc, #224]	; (8004938 <MX_GPIO_Init+0xfc>)
 8004858:	f043 0320 	orr.w	r3, r3, #32
 800485c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800485e:	4b36      	ldr	r3, [pc, #216]	; (8004938 <MX_GPIO_Init+0xfc>)
 8004860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004862:	f003 0320 	and.w	r3, r3, #32
 8004866:	613b      	str	r3, [r7, #16]
 8004868:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800486a:	4b33      	ldr	r3, [pc, #204]	; (8004938 <MX_GPIO_Init+0xfc>)
 800486c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486e:	4a32      	ldr	r2, [pc, #200]	; (8004938 <MX_GPIO_Init+0xfc>)
 8004870:	f043 0304 	orr.w	r3, r3, #4
 8004874:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004876:	4b30      	ldr	r3, [pc, #192]	; (8004938 <MX_GPIO_Init+0xfc>)
 8004878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487a:	f003 0304 	and.w	r3, r3, #4
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004882:	4b2d      	ldr	r3, [pc, #180]	; (8004938 <MX_GPIO_Init+0xfc>)
 8004884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004886:	4a2c      	ldr	r2, [pc, #176]	; (8004938 <MX_GPIO_Init+0xfc>)
 8004888:	f043 0301 	orr.w	r3, r3, #1
 800488c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800488e:	4b2a      	ldr	r3, [pc, #168]	; (8004938 <MX_GPIO_Init+0xfc>)
 8004890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	60bb      	str	r3, [r7, #8]
 8004898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800489a:	4b27      	ldr	r3, [pc, #156]	; (8004938 <MX_GPIO_Init+0xfc>)
 800489c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800489e:	4a26      	ldr	r2, [pc, #152]	; (8004938 <MX_GPIO_Init+0xfc>)
 80048a0:	f043 0302 	orr.w	r3, r3, #2
 80048a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048a6:	4b24      	ldr	r3, [pc, #144]	; (8004938 <MX_GPIO_Init+0xfc>)
 80048a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	607b      	str	r3, [r7, #4]
 80048b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80048b2:	2200      	movs	r2, #0
 80048b4:	210c      	movs	r1, #12
 80048b6:	4821      	ldr	r0, [pc, #132]	; (800493c <MX_GPIO_Init+0x100>)
 80048b8:	f004 fbc8 	bl	800904c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 80048bc:	2200      	movs	r2, #0
 80048be:	f648 0110 	movw	r1, #34832	; 0x8810
 80048c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048c6:	f004 fbc1 	bl	800904c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80048ca:	2200      	movs	r2, #0
 80048cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80048d0:	481b      	ldr	r0, [pc, #108]	; (8004940 <MX_GPIO_Init+0x104>)
 80048d2:	f004 fbbb 	bl	800904c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80048d6:	230c      	movs	r3, #12
 80048d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048da:	2301      	movs	r3, #1
 80048dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048de:	2300      	movs	r3, #0
 80048e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048e2:	2300      	movs	r3, #0
 80048e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048e6:	f107 0314 	add.w	r3, r7, #20
 80048ea:	4619      	mov	r1, r3
 80048ec:	4813      	ldr	r0, [pc, #76]	; (800493c <MX_GPIO_Init+0x100>)
 80048ee:	f004 fa2b 	bl	8008d48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 80048f2:	f648 0310 	movw	r3, #34832	; 0x8810
 80048f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048f8:	2301      	movs	r3, #1
 80048fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048fc:	2300      	movs	r3, #0
 80048fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004900:	2300      	movs	r3, #0
 8004902:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004904:	f107 0314 	add.w	r3, r7, #20
 8004908:	4619      	mov	r1, r3
 800490a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800490e:	f004 fa1b 	bl	8008d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004912:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004916:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004918:	2301      	movs	r3, #1
 800491a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491c:	2300      	movs	r3, #0
 800491e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004920:	2300      	movs	r3, #0
 8004922:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004924:	f107 0314 	add.w	r3, r7, #20
 8004928:	4619      	mov	r1, r3
 800492a:	4805      	ldr	r0, [pc, #20]	; (8004940 <MX_GPIO_Init+0x104>)
 800492c:	f004 fa0c 	bl	8008d48 <HAL_GPIO_Init>

}
 8004930:	bf00      	nop
 8004932:	3728      	adds	r7, #40	; 0x28
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	40021000 	.word	0x40021000
 800493c:	48000800 	.word	0x48000800
 8004940:	48000400 	.word	0x48000400

08004944 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	4603      	mov	r3, r0
 800494c:	6039      	str	r1, [r7, #0]
 800494e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004954:	2b00      	cmp	r3, #0
 8004956:	db0a      	blt.n	800496e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	b2da      	uxtb	r2, r3
 800495c:	490c      	ldr	r1, [pc, #48]	; (8004990 <__NVIC_SetPriority+0x4c>)
 800495e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004962:	0112      	lsls	r2, r2, #4
 8004964:	b2d2      	uxtb	r2, r2
 8004966:	440b      	add	r3, r1
 8004968:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800496c:	e00a      	b.n	8004984 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	b2da      	uxtb	r2, r3
 8004972:	4908      	ldr	r1, [pc, #32]	; (8004994 <__NVIC_SetPriority+0x50>)
 8004974:	79fb      	ldrb	r3, [r7, #7]
 8004976:	f003 030f 	and.w	r3, r3, #15
 800497a:	3b04      	subs	r3, #4
 800497c:	0112      	lsls	r2, r2, #4
 800497e:	b2d2      	uxtb	r2, r2
 8004980:	440b      	add	r3, r1
 8004982:	761a      	strb	r2, [r3, #24]
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr
 8004990:	e000e100 	.word	0xe000e100
 8004994:	e000ed00 	.word	0xe000ed00

08004998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b088      	sub	sp, #32
 800499c:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800499e:	f001 fc12 	bl	80061c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80049a2:	f000 fae5 	bl	8004f70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80049a6:	f7ff ff49 	bl	800483c <MX_GPIO_Init>
  MX_ADC1_Init();
 80049aa:	f7fc fb47 	bl	800103c <MX_ADC1_Init>
  MX_FDCAN2_Init();
 80049ae:	f7fd fcb7 	bl	8002320 <MX_FDCAN2_Init>
  MX_SPI1_Init();
 80049b2:	f000 feb3 	bl	800571c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80049b6:	f001 fb23 	bl	8006000 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80049ba:	f000 feed 	bl	8005798 <MX_SPI3_Init>
  MX_TIM1_Init();
 80049be:	f001 f9f9 	bl	8005db4 <MX_TIM1_Init>
  MX_ADC2_Init();
 80049c2:	f7fc fbb3 	bl	800112c <MX_ADC2_Init>
  MX_ADC3_Init();
 80049c6:	f7fc fc17 	bl	80011f8 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */


  /* Load settings from flash */
    load_from_flash();
 80049ca:	f7fd fe49 	bl	8002660 <load_from_flash>

  /* Sanitize configs in case flash is empty*/
  if(E_ZERO==-1){E_ZERO = 0;}
 80049ce:	4bba      	ldr	r3, [pc, #744]	; (8004cb8 <main+0x320>)
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d6:	d102      	bne.n	80049de <main+0x46>
 80049d8:	4bb7      	ldr	r3, [pc, #732]	; (8004cb8 <main+0x320>)
 80049da:	2200      	movs	r2, #0
 80049dc:	615a      	str	r2, [r3, #20]
  if(M_ZERO==-1){M_ZERO = 0;}
 80049de:	4bb6      	ldr	r3, [pc, #728]	; (8004cb8 <main+0x320>)
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e6:	d102      	bne.n	80049ee <main+0x56>
 80049e8:	4bb3      	ldr	r3, [pc, #716]	; (8004cb8 <main+0x320>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	611a      	str	r2, [r3, #16]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 80049ee:	4bb3      	ldr	r3, [pc, #716]	; (8004cbc <main+0x324>)
 80049f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80049f4:	eef4 7a67 	vcmp.f32	s15, s15
 80049f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049fc:	d609      	bvs.n	8004a12 <main+0x7a>
 80049fe:	4baf      	ldr	r3, [pc, #700]	; (8004cbc <main+0x324>)
 8004a00:	edd3 7a02 	vldr	s15, [r3, #8]
 8004a04:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004a08:	eef4 7a47 	vcmp.f32	s15, s14
 8004a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a10:	d102      	bne.n	8004a18 <main+0x80>
 8004a12:	4baa      	ldr	r3, [pc, #680]	; (8004cbc <main+0x324>)
 8004a14:	4aaa      	ldr	r2, [pc, #680]	; (8004cc0 <main+0x328>)
 8004a16:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8004a18:	4ba8      	ldr	r3, [pc, #672]	; (8004cbc <main+0x324>)
 8004a1a:	edd3 7a03 	vldr	s15, [r3, #12]
 8004a1e:	eef4 7a67 	vcmp.f32	s15, s15
 8004a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a26:	d609      	bvs.n	8004a3c <main+0xa4>
 8004a28:	4ba4      	ldr	r3, [pc, #656]	; (8004cbc <main+0x324>)
 8004a2a:	edd3 7a03 	vldr	s15, [r3, #12]
 8004a2e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004a32:	eef4 7a47 	vcmp.f32	s15, s14
 8004a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a3a:	d102      	bne.n	8004a42 <main+0xaa>
 8004a3c:	4b9f      	ldr	r3, [pc, #636]	; (8004cbc <main+0x324>)
 8004a3e:	4aa1      	ldr	r2, [pc, #644]	; (8004cc4 <main+0x32c>)
 8004a40:	60da      	str	r2, [r3, #12]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8004a42:	4b9e      	ldr	r3, [pc, #632]	; (8004cbc <main+0x324>)
 8004a44:	edd3 7a06 	vldr	s15, [r3, #24]
 8004a48:	eef4 7a67 	vcmp.f32	s15, s15
 8004a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a50:	d609      	bvs.n	8004a66 <main+0xce>
 8004a52:	4b9a      	ldr	r3, [pc, #616]	; (8004cbc <main+0x324>)
 8004a54:	edd3 7a06 	vldr	s15, [r3, #24]
 8004a58:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004a5c:	eef4 7a47 	vcmp.f32	s15, s14
 8004a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a64:	d103      	bne.n	8004a6e <main+0xd6>
 8004a66:	4b95      	ldr	r3, [pc, #596]	; (8004cbc <main+0x324>)
 8004a68:	f04f 0200 	mov.w	r2, #0
 8004a6c:	619a      	str	r2, [r3, #24]
  if(CAN_ID==-1){CAN_ID = 1;}
 8004a6e:	4b92      	ldr	r3, [pc, #584]	; (8004cb8 <main+0x320>)
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a76:	d102      	bne.n	8004a7e <main+0xe6>
 8004a78:	4b8f      	ldr	r3, [pc, #572]	; (8004cb8 <main+0x320>)
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8004a7e:	4b8e      	ldr	r3, [pc, #568]	; (8004cb8 <main+0x320>)
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a86:	d102      	bne.n	8004a8e <main+0xf6>
 8004a88:	4b8b      	ldr	r3, [pc, #556]	; (8004cb8 <main+0x320>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 8004a8e:	4b8a      	ldr	r3, [pc, #552]	; (8004cb8 <main+0x320>)
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a96:	d103      	bne.n	8004aa0 <main+0x108>
 8004a98:	4b87      	ldr	r3, [pc, #540]	; (8004cb8 <main+0x320>)
 8004a9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a9e:	60da      	str	r2, [r3, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 8004aa0:	4b86      	ldr	r3, [pc, #536]	; (8004cbc <main+0x324>)
 8004aa2:	edd3 7a07 	vldr	s15, [r3, #28]
 8004aa6:	eef4 7a67 	vcmp.f32	s15, s15
 8004aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aae:	d609      	bvs.n	8004ac4 <main+0x12c>
 8004ab0:	4b82      	ldr	r3, [pc, #520]	; (8004cbc <main+0x324>)
 8004ab2:	edd3 7a07 	vldr	s15, [r3, #28]
 8004ab6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004aba:	eef4 7a47 	vcmp.f32	s15, s14
 8004abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ac2:	d103      	bne.n	8004acc <main+0x134>
 8004ac4:	4b7d      	ldr	r3, [pc, #500]	; (8004cbc <main+0x324>)
 8004ac6:	f04f 0200 	mov.w	r2, #0
 8004aca:	61da      	str	r2, [r3, #28]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 8004acc:	4b7b      	ldr	r3, [pc, #492]	; (8004cbc <main+0x324>)
 8004ace:	edd3 7a08 	vldr	s15, [r3, #32]
 8004ad2:	eef4 7a67 	vcmp.f32	s15, s15
 8004ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ada:	d609      	bvs.n	8004af0 <main+0x158>
 8004adc:	4b77      	ldr	r3, [pc, #476]	; (8004cbc <main+0x324>)
 8004ade:	edd3 7a08 	vldr	s15, [r3, #32]
 8004ae2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004ae6:	eef4 7a47 	vcmp.f32	s15, s14
 8004aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aee:	d102      	bne.n	8004af6 <main+0x15e>
 8004af0:	4b72      	ldr	r3, [pc, #456]	; (8004cbc <main+0x324>)
 8004af2:	4a75      	ldr	r2, [pc, #468]	; (8004cc8 <main+0x330>)
 8004af4:	621a      	str	r2, [r3, #32]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8004af6:	4b71      	ldr	r3, [pc, #452]	; (8004cbc <main+0x324>)
 8004af8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004afc:	eef4 7a67 	vcmp.f32	s15, s15
 8004b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b04:	d609      	bvs.n	8004b1a <main+0x182>
 8004b06:	4b6d      	ldr	r3, [pc, #436]	; (8004cbc <main+0x324>)
 8004b08:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004b0c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004b10:	eef4 7a47 	vcmp.f32	s15, s14
 8004b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b18:	d102      	bne.n	8004b20 <main+0x188>
 8004b1a:	4b68      	ldr	r3, [pc, #416]	; (8004cbc <main+0x324>)
 8004b1c:	4a6b      	ldr	r2, [pc, #428]	; (8004ccc <main+0x334>)
 8004b1e:	625a      	str	r2, [r3, #36]	; 0x24
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8004b20:	4b66      	ldr	r3, [pc, #408]	; (8004cbc <main+0x324>)
 8004b22:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004b26:	eef4 7a67 	vcmp.f32	s15, s15
 8004b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b2e:	d609      	bvs.n	8004b44 <main+0x1ac>
 8004b30:	4b62      	ldr	r3, [pc, #392]	; (8004cbc <main+0x324>)
 8004b32:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004b36:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004b3a:	eef4 7a47 	vcmp.f32	s15, s14
 8004b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b42:	d102      	bne.n	8004b4a <main+0x1b2>
 8004b44:	4b5d      	ldr	r3, [pc, #372]	; (8004cbc <main+0x324>)
 8004b46:	4a62      	ldr	r2, [pc, #392]	; (8004cd0 <main+0x338>)
 8004b48:	649a      	str	r2, [r3, #72]	; 0x48
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8004b4a:	4b5c      	ldr	r3, [pc, #368]	; (8004cbc <main+0x324>)
 8004b4c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004b50:	eef4 7a67 	vcmp.f32	s15, s15
 8004b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b58:	d609      	bvs.n	8004b6e <main+0x1d6>
 8004b5a:	4b58      	ldr	r3, [pc, #352]	; (8004cbc <main+0x324>)
 8004b5c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004b60:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004b64:	eef4 7a47 	vcmp.f32	s15, s14
 8004b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b6c:	d102      	bne.n	8004b74 <main+0x1dc>
 8004b6e:	4b53      	ldr	r3, [pc, #332]	; (8004cbc <main+0x324>)
 8004b70:	4a58      	ldr	r2, [pc, #352]	; (8004cd4 <main+0x33c>)
 8004b72:	629a      	str	r2, [r3, #40]	; 0x28
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8004b74:	4b51      	ldr	r3, [pc, #324]	; (8004cbc <main+0x324>)
 8004b76:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004b7a:	eef4 7a67 	vcmp.f32	s15, s15
 8004b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b82:	d609      	bvs.n	8004b98 <main+0x200>
 8004b84:	4b4d      	ldr	r3, [pc, #308]	; (8004cbc <main+0x324>)
 8004b86:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004b8a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004b8e:	eef4 7a47 	vcmp.f32	s15, s14
 8004b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b96:	d103      	bne.n	8004ba0 <main+0x208>
 8004b98:	4b48      	ldr	r3, [pc, #288]	; (8004cbc <main+0x324>)
 8004b9a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004b9e:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8004ba0:	4b46      	ldr	r3, [pc, #280]	; (8004cbc <main+0x324>)
 8004ba2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004ba6:	eef4 7a67 	vcmp.f32	s15, s15
 8004baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bae:	d609      	bvs.n	8004bc4 <main+0x22c>
 8004bb0:	4b42      	ldr	r3, [pc, #264]	; (8004cbc <main+0x324>)
 8004bb2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004bb6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004bba:	eef4 7a47 	vcmp.f32	s15, s14
 8004bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bc2:	d103      	bne.n	8004bcc <main+0x234>
 8004bc4:	4b3d      	ldr	r3, [pc, #244]	; (8004cbc <main+0x324>)
 8004bc6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004bca:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8004bcc:	4b3b      	ldr	r3, [pc, #236]	; (8004cbc <main+0x324>)
 8004bce:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004bd2:	eef4 7a67 	vcmp.f32	s15, s15
 8004bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bda:	d609      	bvs.n	8004bf0 <main+0x258>
 8004bdc:	4b37      	ldr	r3, [pc, #220]	; (8004cbc <main+0x324>)
 8004bde:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004be2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004be6:	eef4 7a47 	vcmp.f32	s15, s14
 8004bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bee:	d102      	bne.n	8004bf6 <main+0x25e>
 8004bf0:	4b32      	ldr	r3, [pc, #200]	; (8004cbc <main+0x324>)
 8004bf2:	4a39      	ldr	r2, [pc, #228]	; (8004cd8 <main+0x340>)
 8004bf4:	65da      	str	r2, [r3, #92]	; 0x5c
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 8004bf6:	4b31      	ldr	r3, [pc, #196]	; (8004cbc <main+0x324>)
 8004bf8:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004bfc:	eef4 7a67 	vcmp.f32	s15, s15
 8004c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c04:	d609      	bvs.n	8004c1a <main+0x282>
 8004c06:	4b2d      	ldr	r3, [pc, #180]	; (8004cbc <main+0x324>)
 8004c08:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004c0c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004c10:	eef4 7a47 	vcmp.f32	s15, s14
 8004c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c18:	d102      	bne.n	8004c20 <main+0x288>
 8004c1a:	4b28      	ldr	r3, [pc, #160]	; (8004cbc <main+0x324>)
 8004c1c:	4a2c      	ldr	r2, [pc, #176]	; (8004cd0 <main+0x338>)
 8004c1e:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(P_MAX)){P_MAX = 12.5f;}
 8004c20:	4b26      	ldr	r3, [pc, #152]	; (8004cbc <main+0x324>)
 8004c22:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004c26:	eef4 7a67 	vcmp.f32	s15, s15
 8004c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c2e:	d702      	bvc.n	8004c36 <main+0x29e>
 8004c30:	4b22      	ldr	r3, [pc, #136]	; (8004cbc <main+0x324>)
 8004c32:	4a2a      	ldr	r2, [pc, #168]	; (8004cdc <main+0x344>)
 8004c34:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(P_MIN)){P_MIN = -12.5f;}
 8004c36:	4b21      	ldr	r3, [pc, #132]	; (8004cbc <main+0x324>)
 8004c38:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004c3c:	eef4 7a67 	vcmp.f32	s15, s15
 8004c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c44:	d702      	bvc.n	8004c4c <main+0x2b4>
 8004c46:	4b1d      	ldr	r3, [pc, #116]	; (8004cbc <main+0x324>)
 8004c48:	4a25      	ldr	r2, [pc, #148]	; (8004ce0 <main+0x348>)
 8004c4a:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(V_MAX)){V_MAX = 65.0f;}
 8004c4c:	4b1b      	ldr	r3, [pc, #108]	; (8004cbc <main+0x324>)
 8004c4e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004c52:	eef4 7a67 	vcmp.f32	s15, s15
 8004c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c5a:	d702      	bvc.n	8004c62 <main+0x2ca>
 8004c5c:	4b17      	ldr	r3, [pc, #92]	; (8004cbc <main+0x324>)
 8004c5e:	4a21      	ldr	r2, [pc, #132]	; (8004ce4 <main+0x34c>)
 8004c60:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(V_MIN)){V_MIN = -65.0f;}
 8004c62:	4b16      	ldr	r3, [pc, #88]	; (8004cbc <main+0x324>)
 8004c64:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004c68:	eef4 7a67 	vcmp.f32	s15, s15
 8004c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c70:	d702      	bvc.n	8004c78 <main+0x2e0>
 8004c72:	4b12      	ldr	r3, [pc, #72]	; (8004cbc <main+0x324>)
 8004c74:	4a1c      	ldr	r2, [pc, #112]	; (8004ce8 <main+0x350>)
 8004c76:	655a      	str	r2, [r3, #84]	; 0x54


  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8004c78:	a30d      	add	r3, pc, #52	; (adr r3, 8004cb0 <main+0x318>)
 8004c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7e:	481b      	ldr	r0, [pc, #108]	; (8004cec <main+0x354>)
 8004c80:	f009 fc10 	bl	800e4a4 <iprintf>
  }
  else{

  }

  printf("erase %d ", erase_reserved_flash());
 8004c84:	f7fd fd78 	bl	8002778 <erase_reserved_flash>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	4818      	ldr	r0, [pc, #96]	; (8004cf0 <main+0x358>)
 8004c8e:	f009 fc09 	bl	800e4a4 <iprintf>

  init_controller_params(&controller);
 8004c92:	4818      	ldr	r0, [pc, #96]	; (8004cf4 <main+0x35c>)
 8004c94:	f7fe f940 	bl	8002f18 <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8004c98:	f44f 7224 	mov.w	r2, #656	; 0x290
 8004c9c:	2100      	movs	r1, #0
 8004c9e:	4816      	ldr	r0, [pc, #88]	; (8004cf8 <main+0x360>)
 8004ca0:	f008 ff8e 	bl	800dbc0 <memset>

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 8004ca4:	4b04      	ldr	r3, [pc, #16]	; (8004cb8 <main+0x320>)
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	4a14      	ldr	r2, [pc, #80]	; (8004cfc <main+0x364>)
 8004caa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 8004cae:	e027      	b.n	8004d00 <main+0x368>
 8004cb0:	c0000000 	.word	0xc0000000
 8004cb4:	4000cccc 	.word	0x4000cccc
 8004cb8:	20009bbc 	.word	0x20009bbc
 8004cbc:	2000130c 	.word	0x2000130c
 8004cc0:	447a0000 	.word	0x447a0000
 8004cc4:	42200000 	.word	0x42200000
 8004cc8:	42fa0000 	.word	0x42fa0000
 8004ccc:	41600000 	.word	0x41600000
 8004cd0:	40a00000 	.word	0x40a00000
 8004cd4:	41a80000 	.word	0x41a80000
 8004cd8:	43fa0000 	.word	0x43fa0000
 8004cdc:	41480000 	.word	0x41480000
 8004ce0:	c1480000 	.word	0xc1480000
 8004ce4:	42820000 	.word	0x42820000
 8004ce8:	c2820000 	.word	0xc2820000
 8004cec:	08012e80 	.word	0x08012e80
 8004cf0:	08012ea4 	.word	0x08012ea4
 8004cf4:	2000140c 	.word	0x2000140c
 8004cf8:	2000992c 	.word	0x2000992c
 8004cfc:	20001068 	.word	0x20001068
  comm_encoder.e_zero = E_ZERO;
 8004d00:	4b8a      	ldr	r3, [pc, #552]	; (8004f2c <main+0x594>)
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	4a8a      	ldr	r2, [pc, #552]	; (8004f30 <main+0x598>)
 8004d06:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  comm_encoder.ppairs = PPAIRS;
 8004d0a:	4b8a      	ldr	r3, [pc, #552]	; (8004f34 <main+0x59c>)
 8004d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0e:	4a88      	ldr	r2, [pc, #544]	; (8004f30 <main+0x598>)
 8004d10:	6693      	str	r3, [r2, #104]	; 0x68
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8004d12:	2164      	movs	r1, #100	; 0x64
 8004d14:	4886      	ldr	r0, [pc, #536]	; (8004f30 <main+0x598>)
 8004d16:	f000 fb11 	bl	800533c <ps_warmup>

  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 8004d1a:	4b85      	ldr	r3, [pc, #532]	; (8004f30 <main+0x598>)
 8004d1c:	4a83      	ldr	r2, [pc, #524]	; (8004f2c <main+0x594>)
 8004d1e:	338c      	adds	r3, #140	; 0x8c
 8004d20:	f102 0118 	add.w	r1, r2, #24
 8004d24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f008 ff3b 	bl	800dba4 <memcpy>
  else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 8004d2e:	4882      	ldr	r0, [pc, #520]	; (8004f38 <main+0x5a0>)
 8004d30:	f001 feaa 	bl	8006a88 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8004d34:	4881      	ldr	r0, [pc, #516]	; (8004f3c <main+0x5a4>)
 8004d36:	f001 fea7 	bl	8006a88 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8004d3a:	4881      	ldr	r0, [pc, #516]	; (8004f40 <main+0x5a8>)
 8004d3c:	f001 fea4 	bl	8006a88 <HAL_ADC_Start>

  /* DRV8323 setup */
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8004d40:	2201      	movs	r2, #1
 8004d42:	2110      	movs	r1, #16
 8004d44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d48:	f004 f980 	bl	800904c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d56:	f004 f979 	bl	800904c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8004d5a:	2001      	movs	r0, #1
 8004d5c:	f001 faa4 	bl	80062a8 <HAL_Delay>
  //drv_calibrate(drv);



  HAL_Delay(1);
 8004d60:	2001      	movs	r0, #1
 8004d62:	f001 faa1 	bl	80062a8 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8004d66:	4b77      	ldr	r3, [pc, #476]	; (8004f44 <main+0x5ac>)
 8004d68:	2201      	movs	r2, #1
 8004d6a:	9206      	str	r2, [sp, #24]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	9205      	str	r2, [sp, #20]
 8004d70:	2200      	movs	r2, #0
 8004d72:	9204      	str	r2, [sp, #16]
 8004d74:	2200      	movs	r2, #0
 8004d76:	9203      	str	r2, [sp, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	9202      	str	r2, [sp, #8]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	9201      	str	r2, [sp, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	9200      	str	r2, [sp, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	2000      	movs	r0, #0
 8004d88:	4610      	mov	r0, r2
 8004d8a:	889b      	ldrh	r3, [r3, #4]
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	f363 010f 	bfi	r1, r3, #0, #16
 8004d92:	2300      	movs	r3, #0
 8004d94:	2200      	movs	r2, #0
 8004d96:	f7fd f8e4 	bl	8001f62 <drv_write_DCR>
	  HAL_Delay(1);
	  //val++;s
  }
  */

  HAL_Delay(1);
 8004d9a:	2001      	movs	r0, #1
 8004d9c:	f001 fa84 	bl	80062a8 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_1_0);
 8004da0:	4b68      	ldr	r3, [pc, #416]	; (8004f44 <main+0x5ac>)
 8004da2:	2203      	movs	r2, #3
 8004da4:	9206      	str	r2, [sp, #24]
 8004da6:	2201      	movs	r2, #1
 8004da8:	9205      	str	r2, [sp, #20]
 8004daa:	2201      	movs	r2, #1
 8004dac:	9204      	str	r2, [sp, #16]
 8004dae:	2201      	movs	r2, #1
 8004db0:	9203      	str	r2, [sp, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	9202      	str	r2, [sp, #8]
 8004db6:	2203      	movs	r2, #3
 8004db8:	9201      	str	r2, [sp, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	9200      	str	r2, [sp, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	2000      	movs	r0, #0
 8004dc2:	4610      	mov	r0, r2
 8004dc4:	889b      	ldrh	r3, [r3, #4]
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	f363 010f 	bfi	r1, r3, #0, #16
 8004dcc:	2301      	movs	r3, #1
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f7fd f93c 	bl	800204c <drv_write_CSACR>
  HAL_Delay(1);
 8004dd4:	2001      	movs	r0, #1
 8004dd6:	f001 fa67 	bl	80062a8 <HAL_Delay>
  zero_current(&controller);
 8004dda:	485b      	ldr	r0, [pc, #364]	; (8004f48 <main+0x5b0>)
 8004ddc:	f7fe f858 	bl	8002e90 <zero_current>
  HAL_Delay(1);
 8004de0:	2001      	movs	r0, #1
 8004de2:	f001 fa61 	bl	80062a8 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x1, 0x0, 0x0, 0x0, SEN_LVL_1_0);
 8004de6:	4b57      	ldr	r3, [pc, #348]	; (8004f44 <main+0x5ac>)
 8004de8:	2203      	movs	r2, #3
 8004dea:	9206      	str	r2, [sp, #24]
 8004dec:	2200      	movs	r2, #0
 8004dee:	9205      	str	r2, [sp, #20]
 8004df0:	2200      	movs	r2, #0
 8004df2:	9204      	str	r2, [sp, #16]
 8004df4:	2200      	movs	r2, #0
 8004df6:	9203      	str	r2, [sp, #12]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	9202      	str	r2, [sp, #8]
 8004dfc:	2203      	movs	r2, #3
 8004dfe:	9201      	str	r2, [sp, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	9200      	str	r2, [sp, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	2000      	movs	r0, #0
 8004e08:	4610      	mov	r0, r2
 8004e0a:	889b      	ldrh	r3, [r3, #4]
 8004e0c:	2100      	movs	r1, #0
 8004e0e:	f363 010f 	bfi	r1, r3, #0, #16
 8004e12:	2301      	movs	r3, #1
 8004e14:	2200      	movs	r2, #0
 8004e16:	f7fd f919 	bl	800204c <drv_write_CSACR>
  HAL_Delay(1);
 8004e1a:	2001      	movs	r0, #1
 8004e1c:	f001 fa44 	bl	80062a8 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_DEG_8US, OCP_DEG_8US, VDS_LVL_1_50);
 8004e20:	4b48      	ldr	r3, [pc, #288]	; (8004f44 <main+0x5ac>)
 8004e22:	220e      	movs	r2, #14
 8004e24:	9202      	str	r2, [sp, #8]
 8004e26:	2203      	movs	r2, #3
 8004e28:	9201      	str	r2, [sp, #4]
 8004e2a:	2203      	movs	r2, #3
 8004e2c:	9200      	str	r2, [sp, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	2000      	movs	r0, #0
 8004e32:	4610      	mov	r0, r2
 8004e34:	889b      	ldrh	r3, [r3, #4]
 8004e36:	2100      	movs	r1, #0
 8004e38:	f363 010f 	bfi	r1, r3, #0, #16
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f7fd f8d6 	bl	8001ff0 <drv_write_OCPCR>
  HAL_Delay(1);
 8004e44:	2001      	movs	r0, #1
 8004e46:	f001 fa2f 	bl	80062a8 <HAL_Delay>
  drv_disable_gd(drv);
 8004e4a:	4b3e      	ldr	r3, [pc, #248]	; (8004f44 <main+0x5ac>)
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	2100      	movs	r1, #0
 8004e50:	4611      	mov	r1, r2
 8004e52:	889a      	ldrh	r2, [r3, #4]
 8004e54:	2300      	movs	r3, #0
 8004e56:	f362 030f 	bfi	r3, r2, #0, #16
 8004e5a:	4608      	mov	r0, r1
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	f7fd f951 	bl	8002104 <drv_disable_gd>
  HAL_Delay(1);
 8004e62:	2001      	movs	r0, #1
 8004e64:	f001 fa20 	bl	80062a8 <HAL_Delay>
  //drv_enable_gd(drv);   */
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 8004e68:	4b37      	ldr	r3, [pc, #220]	; (8004f48 <main+0x5b0>)
 8004e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e6e:	4a36      	ldr	r2, [pc, #216]	; (8004f48 <main+0x5b0>)
 8004e70:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8004e74:	4619      	mov	r1, r3
 8004e76:	4835      	ldr	r0, [pc, #212]	; (8004f4c <main+0x5b4>)
 8004e78:	f009 fb14 	bl	800e4a4 <iprintf>


  HAL_GPIO_WritePin(LED1, 1 );
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	2104      	movs	r1, #4
 8004e80:	4833      	ldr	r0, [pc, #204]	; (8004f50 <main+0x5b8>)
 8004e82:	f004 f8e3 	bl	800904c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2, 1 );
 8004e86:	2201      	movs	r2, #1
 8004e88:	2108      	movs	r1, #8
 8004e8a:	4831      	ldr	r0, [pc, #196]	; (8004f50 <main+0x5b8>)
 8004e8c:	f004 f8de 	bl	800904c <HAL_GPIO_WritePin>

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004e90:	2100      	movs	r1, #0
 8004e92:	4830      	ldr	r0, [pc, #192]	; (8004f54 <main+0x5bc>)
 8004e94:	f005 fe76 	bl	800ab84 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8004e98:	2104      	movs	r1, #4
 8004e9a:	482e      	ldr	r0, [pc, #184]	; (8004f54 <main+0x5bc>)
 8004e9c:	f005 fe72 	bl	800ab84 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8004ea0:	2108      	movs	r1, #8
 8004ea2:	482c      	ldr	r0, [pc, #176]	; (8004f54 <main+0x5bc>)
 8004ea4:	f005 fe6e 	bl	800ab84 <HAL_TIM_PWM_Start>
  can_tx_init(&can_tx);
  HAL_CAN_Start(&CAN_H); start CAN
  __HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING);  Start can interrupt
	*/

  can_rx_init(&can_rx);
 8004ea8:	482b      	ldr	r0, [pc, #172]	; (8004f58 <main+0x5c0>)
 8004eaa:	f7fd fac9 	bl	8002440 <can_rx_init>
  can_tx_init(&can_tx);
 8004eae:	482b      	ldr	r0, [pc, #172]	; (8004f5c <main+0x5c4>)
 8004eb0:	f7fd faf6 	bl	80024a0 <can_tx_init>


  HAL_FDCAN_Start(&CAN_H);
 8004eb4:	482a      	ldr	r0, [pc, #168]	; (8004f60 <main+0x5c8>)
 8004eb6:	f003 f85e 	bl	8007f76 <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&CAN_H, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8004eba:	2200      	movs	r2, #0
 8004ebc:	2101      	movs	r1, #1
 8004ebe:	4828      	ldr	r0, [pc, #160]	; (8004f60 <main+0x5c8>)
 8004ec0:	f003 f95c 	bl	800817c <HAL_FDCAN_ActivateNotification>
  //__HAL_FDCAN_ENABLE_IT(&CAN_H, FDCAN_IT_RX_FIFO0_NEW_MESSAGE); DOES NOT WORK!



  /* Set Interrupt Priorities */
  NVIC_SetPriority(PWM_ISR, 1); // commutation > communication
 8004ec4:	2101      	movs	r1, #1
 8004ec6:	2019      	movs	r0, #25
 8004ec8:	f7ff fd3c 	bl	8004944 <__NVIC_SetPriority>
  NVIC_SetPriority(CAN_ISR, 3);
 8004ecc:	2103      	movs	r1, #3
 8004ece:	2056      	movs	r0, #86	; 0x56
 8004ed0:	f7ff fd38 	bl	8004944 <__NVIC_SetPriority>

  /* Start the FSM */
  state.state = MENU_MODE;
 8004ed4:	4b23      	ldr	r3, [pc, #140]	; (8004f64 <main+0x5cc>)
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 8004eda:	4b22      	ldr	r3, [pc, #136]	; (8004f64 <main+0x5cc>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 8004ee0:	4b20      	ldr	r3, [pc, #128]	; (8004f64 <main+0x5cc>)
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	70da      	strb	r2, [r3, #3]


  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	491f      	ldr	r1, [pc, #124]	; (8004f68 <main+0x5d0>)
 8004eea:	4820      	ldr	r0, [pc, #128]	; (8004f6c <main+0x5d4>)
 8004eec:	f007 fa38 	bl	800c360 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8004ef0:	4818      	ldr	r0, [pc, #96]	; (8004f54 <main+0x5bc>)
 8004ef2:	f005 fd6d 	bl	800a9d0 <HAL_TIM_Base_Start_IT>


  HAL_GPIO_WritePin(LED1, 0 );
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	2104      	movs	r1, #4
 8004efa:	4815      	ldr	r0, [pc, #84]	; (8004f50 <main+0x5b8>)
 8004efc:	f004 f8a6 	bl	800904c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2, 0 );
 8004f00:	2200      	movs	r2, #0
 8004f02:	2108      	movs	r1, #8
 8004f04:	4812      	ldr	r0, [pc, #72]	; (8004f50 <main+0x5b8>)
 8004f06:	f004 f8a1 	bl	800904c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(150);
 8004f0a:	2096      	movs	r0, #150	; 0x96
 8004f0c:	f001 f9cc 	bl	80062a8 <HAL_Delay>

	  if(! DRV_DISABLED ) drv_print_faults(drv);
 8004f10:	4b0c      	ldr	r3, [pc, #48]	; (8004f44 <main+0x5ac>)
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	2100      	movs	r1, #0
 8004f16:	4611      	mov	r1, r2
 8004f18:	889a      	ldrh	r2, [r3, #4]
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	f362 030f 	bfi	r3, r2, #0, #16
 8004f20:	4608      	mov	r0, r1
 8004f22:	4619      	mov	r1, r3
 8004f24:	f7fd f908 	bl	8002138 <drv_print_faults>
	  HAL_Delay(150);
 8004f28:	e7ef      	b.n	8004f0a <main+0x572>
 8004f2a:	bf00      	nop
 8004f2c:	20009bbc 	.word	0x20009bbc
 8004f30:	20001068 	.word	0x20001068
 8004f34:	2000130c 	.word	0x2000130c
 8004f38:	20000f28 	.word	0x20000f28
 8004f3c:	20000ebc 	.word	0x20000ebc
 8004f40:	20000f94 	.word	0x20000f94
 8004f44:	20009fe8 	.word	0x20009fe8
 8004f48:	2000140c 	.word	0x2000140c
 8004f4c:	08012eb0 	.word	0x08012eb0
 8004f50:	48000800 	.word	0x48000800
 8004f54:	2000a130 	.word	0x2000a130
 8004f58:	20009ff0 	.word	0x20009ff0
 8004f5c:	20009fbc 	.word	0x20009fbc
 8004f60:	20001000 	.word	0x20001000
 8004f64:	200012fc 	.word	0x200012fc
 8004f68:	200012f8 	.word	0x200012f8
 8004f6c:	2000a17c 	.word	0x2000a17c

08004f70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b0a8      	sub	sp, #160	; 0xa0
 8004f74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004f76:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004f7a:	2238      	movs	r2, #56	; 0x38
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f008 fe1e 	bl	800dbc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004f84:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004f88:	2200      	movs	r2, #0
 8004f8a:	601a      	str	r2, [r3, #0]
 8004f8c:	605a      	str	r2, [r3, #4]
 8004f8e:	609a      	str	r2, [r3, #8]
 8004f90:	60da      	str	r2, [r3, #12]
 8004f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f94:	463b      	mov	r3, r7
 8004f96:	2254      	movs	r2, #84	; 0x54
 8004f98:	2100      	movs	r1, #0
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f008 fe10 	bl	800dbc0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004fa0:	2000      	movs	r0, #0
 8004fa2:	f004 f86b 	bl	800907c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004faa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004fae:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8004fc2:	2355      	movs	r3, #85	; 0x55
 8004fc4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004fc8:	2302      	movs	r3, #2
 8004fca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004fce:	2302      	movs	r3, #2
 8004fd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004fda:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f004 f900 	bl	80091e4 <HAL_RCC_OscConfig>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d001      	beq.n	8004fee <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8004fea:	f000 f833 	bl	8005054 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004fee:	230f      	movs	r3, #15
 8004ff0:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004ffa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ffe:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005000:	2300      	movs	r3, #0
 8005002:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005004:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005008:	2104      	movs	r1, #4
 800500a:	4618      	mov	r0, r3
 800500c:	f004 fc02 	bl	8009814 <HAL_RCC_ClockConfig>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8005016:	f000 f81d 	bl	8005054 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 800501a:	4b0d      	ldr	r3, [pc, #52]	; (8005050 <SystemClock_Config+0xe0>)
 800501c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC345|RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800501e:	2300      	movs	r3, #0
 8005020:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8005022:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005026:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005028:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800502c:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800502e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005032:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005034:	463b      	mov	r3, r7
 8005036:	4618      	mov	r0, r3
 8005038:	f004 fe08 	bl	8009c4c <HAL_RCCEx_PeriphCLKConfig>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d001      	beq.n	8005046 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8005042:	f000 f807 	bl	8005054 <Error_Handler>
  }
}
 8005046:	bf00      	nop
 8005048:	37a0      	adds	r7, #160	; 0xa0
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	00019002 	.word	0x00019002

08005054 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005054:	b480      	push	{r7}
 8005056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005058:	bf00      	nop
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 8005062:	b480      	push	{r7}
 8005064:	b083      	sub	sp, #12
 8005066:	af00      	add	r7, sp, #0
 8005068:	ed87 0a01 	vstr	s0, [r7, #4]
 800506c:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 8005070:	ed97 7a01 	vldr	s14, [r7, #4]
 8005074:	edd7 7a00 	vldr	s15, [r7]
 8005078:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800507c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005080:	dd01      	ble.n	8005086 <fast_fmaxf+0x24>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	e000      	b.n	8005088 <fast_fmaxf+0x26>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	ee07 3a90 	vmov	s15, r3
    }
 800508c:	eeb0 0a67 	vmov.f32	s0, s15
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr

0800509a <fast_fminf>:

float fast_fminf(float x, float y){
 800509a:	b480      	push	{r7}
 800509c:	b083      	sub	sp, #12
 800509e:	af00      	add	r7, sp, #0
 80050a0:	ed87 0a01 	vstr	s0, [r7, #4]
 80050a4:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 80050a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80050ac:	edd7 7a00 	vldr	s15, [r7]
 80050b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050b8:	d501      	bpl.n	80050be <fast_fminf+0x24>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	e000      	b.n	80050c0 <fast_fminf+0x26>
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	ee07 3a90 	vmov	s15, r3
    }
 80050c4:	eeb0 0a67 	vmov.f32	s0, s15
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <fmaxf3>:

float fmaxf3(float x, float y, float z){
 80050d2:	b480      	push	{r7}
 80050d4:	b085      	sub	sp, #20
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	ed87 0a03 	vstr	s0, [r7, #12]
 80050dc:	edc7 0a02 	vstr	s1, [r7, #8]
 80050e0:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 80050e4:	ed97 7a03 	vldr	s14, [r7, #12]
 80050e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80050ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050f4:	dd0c      	ble.n	8005110 <fmaxf3+0x3e>
 80050f6:	ed97 7a03 	vldr	s14, [r7, #12]
 80050fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80050fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005106:	dd01      	ble.n	800510c <fmaxf3+0x3a>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	e00d      	b.n	8005128 <fmaxf3+0x56>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	e00b      	b.n	8005128 <fmaxf3+0x56>
 8005110:	ed97 7a02 	vldr	s14, [r7, #8]
 8005114:	edd7 7a01 	vldr	s15, [r7, #4]
 8005118:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800511c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005120:	dd01      	ble.n	8005126 <fmaxf3+0x54>
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	e000      	b.n	8005128 <fmaxf3+0x56>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	ee07 3a90 	vmov	s15, r3
    }
 800512c:	eeb0 0a67 	vmov.f32	s0, s15
 8005130:	3714      	adds	r7, #20
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr

0800513a <fminf3>:

float fminf3(float x, float y, float z){
 800513a:	b480      	push	{r7}
 800513c:	b085      	sub	sp, #20
 800513e:	af00      	add	r7, sp, #0
 8005140:	ed87 0a03 	vstr	s0, [r7, #12]
 8005144:	edc7 0a02 	vstr	s1, [r7, #8]
 8005148:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 800514c:	ed97 7a03 	vldr	s14, [r7, #12]
 8005150:	edd7 7a02 	vldr	s15, [r7, #8]
 8005154:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800515c:	d50c      	bpl.n	8005178 <fminf3+0x3e>
 800515e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005162:	edd7 7a01 	vldr	s15, [r7, #4]
 8005166:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800516a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800516e:	d501      	bpl.n	8005174 <fminf3+0x3a>
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	e00d      	b.n	8005190 <fminf3+0x56>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	e00b      	b.n	8005190 <fminf3+0x56>
 8005178:	ed97 7a02 	vldr	s14, [r7, #8]
 800517c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005180:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005188:	d501      	bpl.n	800518e <fminf3+0x54>
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	e000      	b.n	8005190 <fminf3+0x56>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	ee07 3a90 	vmov	s15, r3
    }
 8005194:	eeb0 0a67 	vmov.f32	s0, s15
 8005198:	3714      	adds	r7, #20
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b086      	sub	sp, #24
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	60f8      	str	r0, [r7, #12]
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	ed93 7a00 	vldr	s14, [r3]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	edd3 7a00 	vldr	s15, [r3]
 80051bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	edd3 6a00 	vldr	s13, [r3]
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	edd3 7a00 	vldr	s15, [r3]
 80051cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80051d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80051d4:	eeb0 0a67 	vmov.f32	s0, s15
 80051d8:	f00c fee4 	bl	8011fa4 <sqrtf>
 80051dc:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 80051e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80051e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80051e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051f0:	dc00      	bgt.n	80051f4 <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 80051f2:	e01b      	b.n	800522c <limit_norm+0x8a>
        *x = *x * limit/norm;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	ed93 7a00 	vldr	s14, [r3]
 80051fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80051fe:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005202:	ed97 7a05 	vldr	s14, [r7, #20]
 8005206:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	ed93 7a00 	vldr	s14, [r3]
 8005216:	edd7 7a01 	vldr	s15, [r7, #4]
 800521a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800521e:	ed97 7a05 	vldr	s14, [r7, #20]
 8005222:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	edc3 7a00 	vstr	s15, [r3]
    }
 800522c:	bf00      	nop
 800522e:	3718      	adds	r7, #24
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <uint_to_float>:
    float offset = x_min;
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
    }
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 8005234:	b480      	push	{r7}
 8005236:	b087      	sub	sp, #28
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	ed87 0a02 	vstr	s0, [r7, #8]
 8005240:	edc7 0a01 	vstr	s1, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 8005246:	ed97 7a01 	vldr	s14, [r7, #4]
 800524a:	edd7 7a02 	vldr	s15, [r7, #8]
 800524e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005252:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	ee07 3a90 	vmov	s15, r3
 8005260:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005264:	edd7 7a05 	vldr	s15, [r7, #20]
 8005268:	ee67 6a27 	vmul.f32	s13, s14, s15
 800526c:	2201      	movs	r2, #1
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	3b01      	subs	r3, #1
 8005276:	ee07 3a90 	vmov	s15, r3
 800527a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800527e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005282:	edd7 7a04 	vldr	s15, [r7, #16]
 8005286:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 800528a:	eeb0 0a67 	vmov.f32	s0, s15
 800528e:	371c      	adds	r7, #28
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <sin_lut>:

float sin_lut(float theta){
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 80052a2:	eddf 0a17 	vldr	s1, [pc, #92]	; 8005300 <sin_lut+0x68>
 80052a6:	ed97 0a01 	vldr	s0, [r7, #4]
 80052aa:	f00c fe4f 	bl	8011f4c <fmodf>
 80052ae:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 80052b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80052b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80052ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052be:	d506      	bpl.n	80052ce <sin_lut+0x36>
 80052c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80052c4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8005300 <sin_lut+0x68>
 80052c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80052cc:	e001      	b.n	80052d2 <sin_lut+0x3a>
 80052ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80052d2:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 80052d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80052da:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8005304 <sin_lut+0x6c>
 80052de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80052e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052e6:	ee17 3a90 	vmov	r3, s15
 80052ea:	4a07      	ldr	r2, [pc, #28]	; (8005308 <sin_lut+0x70>)
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	4413      	add	r3, r2
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	ee07 3a90 	vmov	s15, r3
}
 80052f6:	eeb0 0a67 	vmov.f32	s0, s15
 80052fa:	3708      	adds	r7, #8
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	40c90fdb 	.word	0x40c90fdb
 8005304:	42a2f983 	.word	0x42a2f983
 8005308:	08012f58 	.word	0x08012f58

0800530c <cos_lut>:

float cos_lut(float theta){
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 8005316:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005338 <cos_lut+0x2c>
 800531a:	edd7 7a01 	vldr	s15, [r7, #4]
 800531e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005322:	eeb0 0a67 	vmov.f32	s0, s15
 8005326:	f7ff ffb7 	bl	8005298 <sin_lut>
 800532a:	eef0 7a40 	vmov.f32	s15, s0
}
 800532e:	eeb0 0a67 	vmov.f32	s0, s15
 8005332:	3708      	adds	r7, #8
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	3fc90fdb 	.word	0x3fc90fdb

0800533c <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 800533c:	b580      	push	{r7, lr}
 800533e:	b086      	sub	sp, #24
 8005340:	af02      	add	r7, sp, #8
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 8005346:	2300      	movs	r3, #0
 8005348:	60fb      	str	r3, [r7, #12]
 800534a:	e023      	b.n	8005394 <ps_warmup+0x58>
		encoder->spi_tx_word = 0x0000;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8005352:	2200      	movs	r2, #0
 8005354:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005358:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800535c:	f003 fe76 	bl	800904c <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 8005360:	6879      	ldr	r1, [r7, #4]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	1c9a      	adds	r2, r3, #2
 8005366:	2364      	movs	r3, #100	; 0x64
 8005368:	9300      	str	r3, [sp, #0]
 800536a:	2301      	movs	r3, #1
 800536c:	480e      	ldr	r0, [pc, #56]	; (80053a8 <ps_warmup+0x6c>)
 800536e:	f004 ff64 	bl	800a23a <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8005372:	bf00      	nop
 8005374:	4b0c      	ldr	r3, [pc, #48]	; (80053a8 <ps_warmup+0x6c>)
 8005376:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b02      	cmp	r3, #2
 800537e:	d0f9      	beq.n	8005374 <ps_warmup+0x38>
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8005380:	2201      	movs	r2, #1
 8005382:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005386:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800538a:	f003 fe5f 	bl	800904c <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	3301      	adds	r3, #1
 8005392:	60fb      	str	r3, [r7, #12]
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	429a      	cmp	r2, r3
 800539a:	dbd7      	blt.n	800534c <ps_warmup+0x10>
	}
}
 800539c:	bf00      	nop
 800539e:	bf00      	nop
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	2000a068 	.word	0x2000a068

080053ac <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b08a      	sub	sp, #40	; 0x28
 80053b0:	af02      	add	r7, sp, #8
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685a      	ldr	r2, [r3, #4]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	609a      	str	r2, [r3, #8]
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 80053c0:	2313      	movs	r3, #19
 80053c2:	61fb      	str	r3, [r7, #28]
 80053c4:	e011      	b.n	80053ea <ps_sample+0x3e>
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	3302      	adds	r3, #2
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	4413      	add	r3, r2
 80053d2:	3304      	adds	r3, #4
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	6879      	ldr	r1, [r7, #4]
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	3302      	adds	r3, #2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	440b      	add	r3, r1
 80053e0:	3304      	adds	r3, #4
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	3b01      	subs	r3, #1
 80053e8:	61fb      	str	r3, [r7, #28]
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	dcea      	bgt.n	80053c6 <ps_sample+0x1a>
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_word = ENC_READ_WORD;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 80053f6:	2200      	movs	r2, #0
 80053f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005400:	f003 fe24 	bl	800904c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 2, 100);
 8005404:	6879      	ldr	r1, [r7, #4]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	1c9a      	adds	r2, r3, #2
 800540a:	2364      	movs	r3, #100	; 0x64
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	2302      	movs	r3, #2
 8005410:	4899      	ldr	r0, [pc, #612]	; (8005678 <ps_sample+0x2cc>)
 8005412:	f004 ff12 	bl	800a23a <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8005416:	bf00      	nop
 8005418:	4b97      	ldr	r3, [pc, #604]	; (8005678 <ps_sample+0x2cc>)
 800541a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800541e:	b2db      	uxtb	r3, r3
 8005420:	2b02      	cmp	r3, #2
 8005422:	d0f9      	beq.n	8005418 <ps_sample+0x6c>
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8005424:	2201      	movs	r2, #1
 8005426:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800542a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800542e:	f003 fe0d 	bl	800904c <HAL_GPIO_WritePin>
	encoder->raw = encoder ->spi_rx_word;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	885b      	ldrh	r3, [r3, #2]
 8005436:	461a      	mov	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	675a      	str	r2, [r3, #116]	; 0x74


	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005440:	125b      	asrs	r3, r3, #9
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	3322      	adds	r3, #34	; 0x22
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	4413      	add	r3, r2
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	61bb      	str	r3, [r7, #24]
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005452:	125b      	asrs	r3, r3, #9
 8005454:	3301      	adds	r3, #1
 8005456:	425a      	negs	r2, r3
 8005458:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800545c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005460:	bf58      	it	pl
 8005462:	4253      	negpl	r3, r2
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	3322      	adds	r3, #34	; 0x22
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	617b      	str	r3, [r7, #20]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800547a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800547e:	fb02 f303 	mul.w	r3, r2, r3
 8005482:	125b      	asrs	r3, r3, #9
 8005484:	69ba      	ldr	r2, [r7, #24]
 8005486:	4413      	add	r3, r2
 8005488:	613b      	str	r3, [r7, #16]
	encoder->count = encoder->raw + off_interp;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	441a      	add	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	679a      	str	r2, [r3, #120]	; 0x78


	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800549a:	4b78      	ldr	r3, [pc, #480]	; (800567c <ps_sample+0x2d0>)
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	1ad3      	subs	r3, r2, r3
 80054a0:	ee07 3a90 	vmov	s15, r3
 80054a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80054a8:	eddf 6a75 	vldr	s13, [pc, #468]	; 8005680 <ps_sample+0x2d4>
 80054ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	edc3 7a01 	vstr	s15, [r3, #4]
	int int_angle = encoder->angle_singleturn;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80054bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80054c0:	ee17 3a90 	vmov	r3, s15
 80054c4:	60fb      	str	r3, [r7, #12]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	ed93 7a01 	vldr	s14, [r3, #4]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	ee07 3a90 	vmov	s15, r3
 80054d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054da:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8005684 <ps_sample+0x2d8>
 80054de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	edc3 7a01 	vstr	s15, [r3, #4]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80054ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054f6:	d507      	bpl.n	8005508 <ps_sample+0x15c>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80054fe:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8005684 <ps_sample+0x2d8>
 8005502:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005506:	e002      	b.n	800550e <ps_sample+0x162>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	edd3 7a01 	vldr	s15, [r3, #4]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	edc3 7a01 	vstr	s15, [r3, #4]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800551e:	4b57      	ldr	r3, [pc, #348]	; (800567c <ps_sample+0x2d0>)
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	ee07 3a90 	vmov	s15, r3
 8005528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800552c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005530:	eddf 6a53 	vldr	s13, [pc, #332]	; 8005680 <ps_sample+0x2d4>
 8005534:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	int_angle = (int)encoder->elec_angle;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8005544:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005548:	ee17 3a90 	vmov	r3, s15
 800554c:	60fb      	str	r3, [r7, #12]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	ee07 3a90 	vmov	s15, r3
 800555a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800555e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005562:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8005684 <ps_sample+0x2d8>
 8005566:	ee67 7a87 	vmul.f32	s15, s15, s14
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8005576:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800557a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800557e:	d507      	bpl.n	8005590 <ps_sample+0x1e4>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8005586:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8005684 <ps_sample+0x2d8>
 800558a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800558e:	e002      	b.n	8005596 <ps_sample+0x1ea>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	/* Rollover */
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	ed93 7a01 	vldr	s14, [r3, #4]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80055a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055ac:	edc7 7a02 	vstr	s15, [r7, #8]
	if(angle_diff > PI_F){encoder->turns--;}
 80055b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80055b4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8005688 <ps_sample+0x2dc>
 80055b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055c0:	dd07      	ble.n	80055d2 <ps_sample+0x226>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055c8:	1e5a      	subs	r2, r3, #1
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80055d0:	e00f      	b.n	80055f2 <ps_sample+0x246>
	else if(angle_diff < -PI_F){encoder->turns++;}
 80055d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80055d6:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800568c <ps_sample+0x2e0>
 80055da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055e2:	d506      	bpl.n	80055f2 <ps_sample+0x246>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055ea:	1c5a      	adds	r2, r3, #1
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if(!encoder->first_sample){
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f893 328c 	ldrb.w	r3, [r3, #652]	; 0x28c
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d107      	bne.n	800560c <ps_sample+0x260>
		encoder->turns = 0;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		encoder->first_sample = 1;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
	}



	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	ed93 7a01 	vldr	s14, [r3, #4]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005618:	ee07 3a90 	vmov	s15, r3
 800561c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005620:	eddf 6a18 	vldr	s13, [pc, #96]	; 8005684 <ps_sample+0x2d8>
 8005624:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005628:	ee77 7a27 	vadd.f32	s15, s14, s15
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	edc3 7a03 	vstr	s15, [r3, #12]
			c1 += encoder->angle_multiturn[i]*q*(i - ibar);
		}
		encoder->vel2 = -c1/dt;
*/
	//encoder->velocity = vel2
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	ed93 7a03 	vldr	s14, [r3, #12]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800563e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005642:	edd7 7a00 	vldr	s15, [r7]
 8005646:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 800564a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800564e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8005664:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

}
 800566e:	bf00      	nop
 8005670:	3720      	adds	r7, #32
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	2000a068 	.word	0x2000a068
 800567c:	20009bbc 	.word	0x20009bbc
 8005680:	47800000 	.word	0x47800000
 8005684:	40c90fdb 	.word	0x40c90fdb
 8005688:	40490fdb 	.word	0x40490fdb
 800568c:	c0490fdb 	.word	0xc0490fdb

08005690 <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
	printf("Raw: %d", encoder->raw);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800569e:	4619      	mov	r1, r3
 80056a0:	4818      	ldr	r0, [pc, #96]	; (8005704 <ps_print+0x74>)
 80056a2:	f008 feff 	bl	800e4a4 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056aa:	4619      	mov	r1, r3
 80056ac:	4816      	ldr	r0, [pc, #88]	; (8005708 <ps_print+0x78>)
 80056ae:	f008 fef9 	bl	800e4a4 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7fa ff6e 	bl	8000598 <__aeabi_f2d>
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	4812      	ldr	r0, [pc, #72]	; (800570c <ps_print+0x7c>)
 80056c2:	f008 feef 	bl	800e4a4 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7fa ff64 	bl	8000598 <__aeabi_f2d>
 80056d0:	4602      	mov	r2, r0
 80056d2:	460b      	mov	r3, r1
 80056d4:	480e      	ldr	r0, [pc, #56]	; (8005710 <ps_print+0x80>)
 80056d6:	f008 fee5 	bl	800e4a4 <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056de:	4618      	mov	r0, r3
 80056e0:	f7fa ff5a 	bl	8000598 <__aeabi_f2d>
 80056e4:	4602      	mov	r2, r0
 80056e6:	460b      	mov	r3, r1
 80056e8:	480a      	ldr	r0, [pc, #40]	; (8005714 <ps_print+0x84>)
 80056ea:	f008 fedb 	bl	800e4a4 <iprintf>
	printf("   Turns:  %d\r\n", encoder->turns);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056f4:	4619      	mov	r1, r3
 80056f6:	4808      	ldr	r0, [pc, #32]	; (8005718 <ps_print+0x88>)
 80056f8:	f008 fed4 	bl	800e4a4 <iprintf>
	//HAL_Delay(dt_ms);
}
 80056fc:	bf00      	nop
 80056fe:	3708      	adds	r7, #8
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	08012ed8 	.word	0x08012ed8
 8005708:	08012ee0 	.word	0x08012ee0
 800570c:	08012ef8 	.word	0x08012ef8
 8005710:	08012f0c 	.word	0x08012f0c
 8005714:	08012f20 	.word	0x08012f20
 8005718:	08012f34 	.word	0x08012f34

0800571c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005720:	4b1b      	ldr	r3, [pc, #108]	; (8005790 <MX_SPI1_Init+0x74>)
 8005722:	4a1c      	ldr	r2, [pc, #112]	; (8005794 <MX_SPI1_Init+0x78>)
 8005724:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005726:	4b1a      	ldr	r3, [pc, #104]	; (8005790 <MX_SPI1_Init+0x74>)
 8005728:	f44f 7282 	mov.w	r2, #260	; 0x104
 800572c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800572e:	4b18      	ldr	r3, [pc, #96]	; (8005790 <MX_SPI1_Init+0x74>)
 8005730:	2200      	movs	r2, #0
 8005732:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8005734:	4b16      	ldr	r3, [pc, #88]	; (8005790 <MX_SPI1_Init+0x74>)
 8005736:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800573a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800573c:	4b14      	ldr	r3, [pc, #80]	; (8005790 <MX_SPI1_Init+0x74>)
 800573e:	2200      	movs	r2, #0
 8005740:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005742:	4b13      	ldr	r3, [pc, #76]	; (8005790 <MX_SPI1_Init+0x74>)
 8005744:	2201      	movs	r2, #1
 8005746:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005748:	4b11      	ldr	r3, [pc, #68]	; (8005790 <MX_SPI1_Init+0x74>)
 800574a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800574e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8005750:	4b0f      	ldr	r3, [pc, #60]	; (8005790 <MX_SPI1_Init+0x74>)
 8005752:	2230      	movs	r2, #48	; 0x30
 8005754:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005756:	4b0e      	ldr	r3, [pc, #56]	; (8005790 <MX_SPI1_Init+0x74>)
 8005758:	2200      	movs	r2, #0
 800575a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800575c:	4b0c      	ldr	r3, [pc, #48]	; (8005790 <MX_SPI1_Init+0x74>)
 800575e:	2200      	movs	r2, #0
 8005760:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005762:	4b0b      	ldr	r3, [pc, #44]	; (8005790 <MX_SPI1_Init+0x74>)
 8005764:	2200      	movs	r2, #0
 8005766:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005768:	4b09      	ldr	r3, [pc, #36]	; (8005790 <MX_SPI1_Init+0x74>)
 800576a:	2207      	movs	r2, #7
 800576c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800576e:	4b08      	ldr	r3, [pc, #32]	; (8005790 <MX_SPI1_Init+0x74>)
 8005770:	2200      	movs	r2, #0
 8005772:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005774:	4b06      	ldr	r3, [pc, #24]	; (8005790 <MX_SPI1_Init+0x74>)
 8005776:	2200      	movs	r2, #0
 8005778:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800577a:	4805      	ldr	r0, [pc, #20]	; (8005790 <MX_SPI1_Init+0x74>)
 800577c:	f004 fcb2 	bl	800a0e4 <HAL_SPI_Init>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d001      	beq.n	800578a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8005786:	f7ff fc65 	bl	8005054 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800578a:	bf00      	nop
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	2000a0cc 	.word	0x2000a0cc
 8005794:	40013000 	.word	0x40013000

08005798 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800579c:	4b1b      	ldr	r3, [pc, #108]	; (800580c <MX_SPI3_Init+0x74>)
 800579e:	4a1c      	ldr	r2, [pc, #112]	; (8005810 <MX_SPI3_Init+0x78>)
 80057a0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80057a2:	4b1a      	ldr	r3, [pc, #104]	; (800580c <MX_SPI3_Init+0x74>)
 80057a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80057a8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80057aa:	4b18      	ldr	r3, [pc, #96]	; (800580c <MX_SPI3_Init+0x74>)
 80057ac:	2200      	movs	r2, #0
 80057ae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80057b0:	4b16      	ldr	r3, [pc, #88]	; (800580c <MX_SPI3_Init+0x74>)
 80057b2:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80057b6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80057b8:	4b14      	ldr	r3, [pc, #80]	; (800580c <MX_SPI3_Init+0x74>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80057be:	4b13      	ldr	r3, [pc, #76]	; (800580c <MX_SPI3_Init+0x74>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80057c4:	4b11      	ldr	r3, [pc, #68]	; (800580c <MX_SPI3_Init+0x74>)
 80057c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057ca:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80057cc:	4b0f      	ldr	r3, [pc, #60]	; (800580c <MX_SPI3_Init+0x74>)
 80057ce:	2208      	movs	r2, #8
 80057d0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80057d2:	4b0e      	ldr	r3, [pc, #56]	; (800580c <MX_SPI3_Init+0x74>)
 80057d4:	2200      	movs	r2, #0
 80057d6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80057d8:	4b0c      	ldr	r3, [pc, #48]	; (800580c <MX_SPI3_Init+0x74>)
 80057da:	2200      	movs	r2, #0
 80057dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057de:	4b0b      	ldr	r3, [pc, #44]	; (800580c <MX_SPI3_Init+0x74>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80057e4:	4b09      	ldr	r3, [pc, #36]	; (800580c <MX_SPI3_Init+0x74>)
 80057e6:	2207      	movs	r2, #7
 80057e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80057ea:	4b08      	ldr	r3, [pc, #32]	; (800580c <MX_SPI3_Init+0x74>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80057f0:	4b06      	ldr	r3, [pc, #24]	; (800580c <MX_SPI3_Init+0x74>)
 80057f2:	2208      	movs	r2, #8
 80057f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80057f6:	4805      	ldr	r0, [pc, #20]	; (800580c <MX_SPI3_Init+0x74>)
 80057f8:	f004 fc74 	bl	800a0e4 <HAL_SPI_Init>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8005802:	f7ff fc27 	bl	8005054 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005806:	bf00      	nop
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	2000a068 	.word	0x2000a068
 8005810:	40003c00 	.word	0x40003c00

08005814 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b08c      	sub	sp, #48	; 0x30
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800581c:	f107 031c 	add.w	r3, r7, #28
 8005820:	2200      	movs	r2, #0
 8005822:	601a      	str	r2, [r3, #0]
 8005824:	605a      	str	r2, [r3, #4]
 8005826:	609a      	str	r2, [r3, #8]
 8005828:	60da      	str	r2, [r3, #12]
 800582a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a2f      	ldr	r2, [pc, #188]	; (80058f0 <HAL_SPI_MspInit+0xdc>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d129      	bne.n	800588a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005836:	4b2f      	ldr	r3, [pc, #188]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 8005838:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800583a:	4a2e      	ldr	r2, [pc, #184]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 800583c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005840:	6613      	str	r3, [r2, #96]	; 0x60
 8005842:	4b2c      	ldr	r3, [pc, #176]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 8005844:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005846:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800584a:	61bb      	str	r3, [r7, #24]
 800584c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800584e:	4b29      	ldr	r3, [pc, #164]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 8005850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005852:	4a28      	ldr	r2, [pc, #160]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 8005854:	f043 0301 	orr.w	r3, r3, #1
 8005858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800585a:	4b26      	ldr	r3, [pc, #152]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 800585c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	617b      	str	r3, [r7, #20]
 8005864:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005866:	23e0      	movs	r3, #224	; 0xe0
 8005868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800586a:	2302      	movs	r3, #2
 800586c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800586e:	2300      	movs	r3, #0
 8005870:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005872:	2300      	movs	r3, #0
 8005874:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005876:	2305      	movs	r3, #5
 8005878:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800587a:	f107 031c 	add.w	r3, r7, #28
 800587e:	4619      	mov	r1, r3
 8005880:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005884:	f003 fa60 	bl	8008d48 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005888:	e02d      	b.n	80058e6 <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI3)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a1a      	ldr	r2, [pc, #104]	; (80058f8 <HAL_SPI_MspInit+0xe4>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d128      	bne.n	80058e6 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005894:	4b17      	ldr	r3, [pc, #92]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 8005896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005898:	4a16      	ldr	r2, [pc, #88]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 800589a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800589e:	6593      	str	r3, [r2, #88]	; 0x58
 80058a0:	4b14      	ldr	r3, [pc, #80]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 80058a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058a8:	613b      	str	r3, [r7, #16]
 80058aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80058ac:	4b11      	ldr	r3, [pc, #68]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 80058ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058b0:	4a10      	ldr	r2, [pc, #64]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 80058b2:	f043 0304 	orr.w	r3, r3, #4
 80058b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80058b8:	4b0e      	ldr	r3, [pc, #56]	; (80058f4 <HAL_SPI_MspInit+0xe0>)
 80058ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058bc:	f003 0304 	and.w	r3, r3, #4
 80058c0:	60fb      	str	r3, [r7, #12]
 80058c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80058c4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80058c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058ca:	2302      	movs	r3, #2
 80058cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ce:	2300      	movs	r3, #0
 80058d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058d2:	2300      	movs	r3, #0
 80058d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80058d6:	2306      	movs	r3, #6
 80058d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058da:	f107 031c 	add.w	r3, r7, #28
 80058de:	4619      	mov	r1, r3
 80058e0:	4806      	ldr	r0, [pc, #24]	; (80058fc <HAL_SPI_MspInit+0xe8>)
 80058e2:	f003 fa31 	bl	8008d48 <HAL_GPIO_Init>
}
 80058e6:	bf00      	nop
 80058e8:	3730      	adds	r7, #48	; 0x30
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	40013000 	.word	0x40013000
 80058f4:	40021000 	.word	0x40021000
 80058f8:	40003c00 	.word	0x40003c00
 80058fc:	48000800 	.word	0x48000800

08005900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005906:	4b0f      	ldr	r3, [pc, #60]	; (8005944 <HAL_MspInit+0x44>)
 8005908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800590a:	4a0e      	ldr	r2, [pc, #56]	; (8005944 <HAL_MspInit+0x44>)
 800590c:	f043 0301 	orr.w	r3, r3, #1
 8005910:	6613      	str	r3, [r2, #96]	; 0x60
 8005912:	4b0c      	ldr	r3, [pc, #48]	; (8005944 <HAL_MspInit+0x44>)
 8005914:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	607b      	str	r3, [r7, #4]
 800591c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800591e:	4b09      	ldr	r3, [pc, #36]	; (8005944 <HAL_MspInit+0x44>)
 8005920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005922:	4a08      	ldr	r2, [pc, #32]	; (8005944 <HAL_MspInit+0x44>)
 8005924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005928:	6593      	str	r3, [r2, #88]	; 0x58
 800592a:	4b06      	ldr	r3, [pc, #24]	; (8005944 <HAL_MspInit+0x44>)
 800592c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800592e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005932:	603b      	str	r3, [r7, #0]
 8005934:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005936:	f003 fc45 	bl	80091c4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800593a:	bf00      	nop
 800593c:	3708      	adds	r7, #8
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	40021000 	.word	0x40021000

08005948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005948:	b480      	push	{r7}
 800594a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800594c:	e7fe      	b.n	800594c <NMI_Handler+0x4>

0800594e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800594e:	b480      	push	{r7}
 8005950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005952:	e7fe      	b.n	8005952 <HardFault_Handler+0x4>

08005954 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005954:	b480      	push	{r7}
 8005956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005958:	e7fe      	b.n	8005958 <MemManage_Handler+0x4>

0800595a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800595a:	b480      	push	{r7}
 800595c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800595e:	e7fe      	b.n	800595e <BusFault_Handler+0x4>

08005960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005960:	b480      	push	{r7}
 8005962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005964:	e7fe      	b.n	8005964 <UsageFault_Handler+0x4>

08005966 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005966:	b480      	push	{r7}
 8005968:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800596a:	bf00      	nop
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005974:	b480      	push	{r7}
 8005976:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005978:	bf00      	nop
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr

08005982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005982:	b480      	push	{r7}
 8005984:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005986:	bf00      	nop
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005994:	f000 fc6a 	bl	800626c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005998:	bf00      	nop
 800599a:	bd80      	pop	{r7, pc}

0800599c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
  HAL_GPIO_WritePin(LED1, 1);
 80059a0:	2201      	movs	r2, #1
 80059a2:	2104      	movs	r1, #4
 80059a4:	480f      	ldr	r0, [pc, #60]	; (80059e4 <TIM1_UP_TIM16_IRQHandler+0x48>)
 80059a6:	f003 fb51 	bl	800904c <HAL_GPIO_WritePin>

  analog_sample(&controller);
 80059aa:	480f      	ldr	r0, [pc, #60]	; (80059e8 <TIM1_UP_TIM16_IRQHandler+0x4c>)
 80059ac:	f7fd f838 	bl	8002a20 <analog_sample>

  /* Sample position sensor */
  ps_sample(&comm_encoder, DT);
 80059b0:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80059ec <TIM1_UP_TIM16_IRQHandler+0x50>
 80059b4:	480e      	ldr	r0, [pc, #56]	; (80059f0 <TIM1_UP_TIM16_IRQHandler+0x54>)
 80059b6:	f7ff fcf9 	bl	80053ac <ps_sample>

  /* Run Finite State Machine */
  run_fsm(&state);
 80059ba:	480e      	ldr	r0, [pc, #56]	; (80059f4 <TIM1_UP_TIM16_IRQHandler+0x58>)
 80059bc:	f7fd feba 	bl	8003734 <run_fsm>

  /* increment loop count */
  controller.loop_count++;
 80059c0:	4b09      	ldr	r3, [pc, #36]	; (80059e8 <TIM1_UP_TIM16_IRQHandler+0x4c>)
 80059c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80059c6:	3301      	adds	r3, #1
 80059c8:	4a07      	ldr	r2, [pc, #28]	; (80059e8 <TIM1_UP_TIM16_IRQHandler+0x4c>)
 80059ca:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0


  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80059ce:	480a      	ldr	r0, [pc, #40]	; (80059f8 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 80059d0:	f005 f9ea 	bl	800ada8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  HAL_GPIO_WritePin(LED1, 0);
 80059d4:	2200      	movs	r2, #0
 80059d6:	2104      	movs	r1, #4
 80059d8:	4802      	ldr	r0, [pc, #8]	; (80059e4 <TIM1_UP_TIM16_IRQHandler+0x48>)
 80059da:	f003 fb37 	bl	800904c <HAL_GPIO_WritePin>
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80059de:	bf00      	nop
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	48000800 	.word	0x48000800
 80059e8:	2000140c 	.word	0x2000140c
 80059ec:	37f34507 	.word	0x37f34507
 80059f0:	20001068 	.word	0x20001068
 80059f4:	200012fc 	.word	0x200012fc
 80059f8:	2000a130 	.word	0x2000a130

080059fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005a02:	4807      	ldr	r0, [pc, #28]	; (8005a20 <USART2_IRQHandler+0x24>)
 8005a04:	f006 fcf2 	bl	800c3ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  char c = Serial2RxBuffer[0];
 8005a08:	4b06      	ldr	r3, [pc, #24]	; (8005a24 <USART2_IRQHandler+0x28>)
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	71fb      	strb	r3, [r7, #7]
  update_fsm(&state, c);
 8005a0e:	79fb      	ldrb	r3, [r7, #7]
 8005a10:	4619      	mov	r1, r3
 8005a12:	4805      	ldr	r0, [pc, #20]	; (8005a28 <USART2_IRQHandler+0x2c>)
 8005a14:	f7fe f838 	bl	8003a88 <update_fsm>
  /* USER CODE END USART2_IRQn 1 */
}
 8005a18:	bf00      	nop
 8005a1a:	3708      	adds	r7, #8
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	2000a17c 	.word	0x2000a17c
 8005a24:	200012f8 	.word	0x200012f8
 8005a28:	200012fc 	.word	0x200012fc

08005a2c <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8005a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a2e:	b091      	sub	sp, #68	; 0x44
 8005a30:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8005a32:	486c      	ldr	r0, [pc, #432]	; (8005be4 <FDCAN2_IT0_IRQHandler+0x1b8>)
 8005a34:	f002 fc88 	bl	8008348 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */
  HAL_FDCAN_GetRxMessage(&CAN_H, FDCAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 8005a38:	4b6b      	ldr	r3, [pc, #428]	; (8005be8 <FDCAN2_IT0_IRQHandler+0x1bc>)
 8005a3a:	4a6c      	ldr	r2, [pc, #432]	; (8005bec <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005a3c:	2140      	movs	r1, #64	; 0x40
 8005a3e:	4869      	ldr	r0, [pc, #420]	; (8005be4 <FDCAN2_IT0_IRQHandler+0x1b8>)
 8005a40:	f002 fac2 	bl	8007fc8 <HAL_FDCAN_GetRxMessage>
  uint32_t TxMailbox;
  //pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response

  printf("CAN tx disabled!!\n\r");
 8005a44:	486a      	ldr	r0, [pc, #424]	; (8005bf0 <FDCAN2_IT0_IRQHandler+0x1c4>)
 8005a46:	f008 fd2d 	bl	800e4a4 <iprintf>
  //HAL_FDCAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response - from Ben's fw
  //TODO send again
  //HAL_FDCAN_AddMessageToTxFifoQ(&CAN_H, &can_tx.tx_header, can_tx.data); //replacement for above line

  /* Check for special Commands */
  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 8005a4a:	4b6a      	ldr	r3, [pc, #424]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005a4c:	785a      	ldrb	r2, [r3, #1]
 8005a4e:	4b69      	ldr	r3, [pc, #420]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005a50:	789b      	ldrb	r3, [r3, #2]
 8005a52:	4013      	ands	r3, r2
 8005a54:	b2da      	uxtb	r2, r3
 8005a56:	4b67      	ldr	r3, [pc, #412]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005a58:	78db      	ldrb	r3, [r3, #3]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	b2da      	uxtb	r2, r3
 8005a5e:	4b65      	ldr	r3, [pc, #404]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005a60:	791b      	ldrb	r3, [r3, #4]
 8005a62:	4013      	ands	r3, r2
 8005a64:	b2da      	uxtb	r2, r3
 8005a66:	4b63      	ldr	r3, [pc, #396]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005a68:	795b      	ldrb	r3, [r3, #5]
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	b2da      	uxtb	r2, r3
 8005a6e:	4b61      	ldr	r3, [pc, #388]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005a70:	799b      	ldrb	r3, [r3, #6]
 8005a72:	4013      	ands	r3, r2
 8005a74:	b2da      	uxtb	r2, r3
 8005a76:	4b5f      	ldr	r3, [pc, #380]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005a78:	79db      	ldrb	r3, [r3, #7]
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	2bff      	cmp	r3, #255	; 0xff
 8005a80:	bf0c      	ite	eq
 8005a82:	2301      	moveq	r3, #1
 8005a84:	2300      	movne	r3, #0
 8005a86:	b2da      	uxtb	r2, r3
 8005a88:	4b5a      	ldr	r3, [pc, #360]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005a8a:	7a1b      	ldrb	r3, [r3, #8]
 8005a8c:	2bfc      	cmp	r3, #252	; 0xfc
 8005a8e:	bf0c      	ite	eq
 8005a90:	2301      	moveq	r3, #1
 8005a92:	2300      	movne	r3, #0
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	4013      	ands	r3, r2
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d004      	beq.n	8005aa8 <FDCAN2_IT0_IRQHandler+0x7c>
	  update_fsm(&state, MOTOR_CMD);
 8005a9e:	216d      	movs	r1, #109	; 0x6d
 8005aa0:	4855      	ldr	r0, [pc, #340]	; (8005bf8 <FDCAN2_IT0_IRQHandler+0x1cc>)
 8005aa2:	f7fd fff1 	bl	8003a88 <update_fsm>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
  	  controller.timeout = 0;					// Reset timeout counter
      }

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8005aa6:	e099      	b.n	8005bdc <FDCAN2_IT0_IRQHandler+0x1b0>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 8005aa8:	4b52      	ldr	r3, [pc, #328]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005aaa:	785a      	ldrb	r2, [r3, #1]
 8005aac:	4b51      	ldr	r3, [pc, #324]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005aae:	789b      	ldrb	r3, [r3, #2]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	b2da      	uxtb	r2, r3
 8005ab4:	4b4f      	ldr	r3, [pc, #316]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005ab6:	78db      	ldrb	r3, [r3, #3]
 8005ab8:	4013      	ands	r3, r2
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	2bff      	cmp	r3, #255	; 0xff
 8005abe:	bf0c      	ite	eq
 8005ac0:	2301      	moveq	r3, #1
 8005ac2:	2300      	movne	r3, #0
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	4b4a      	ldr	r3, [pc, #296]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005aca:	791b      	ldrb	r3, [r3, #4]
 8005acc:	2bff      	cmp	r3, #255	; 0xff
 8005ace:	bf0c      	ite	eq
 8005ad0:	2301      	moveq	r3, #1
 8005ad2:	2300      	movne	r3, #0
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	4b46      	ldr	r3, [pc, #280]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005ada:	795b      	ldrb	r3, [r3, #5]
 8005adc:	2bff      	cmp	r3, #255	; 0xff
 8005ade:	bf0c      	ite	eq
 8005ae0:	2301      	moveq	r3, #1
 8005ae2:	2300      	movne	r3, #0
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	fb03 f301 	mul.w	r3, r3, r1
 8005aea:	4013      	ands	r3, r2
 8005aec:	4a41      	ldr	r2, [pc, #260]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005aee:	7992      	ldrb	r2, [r2, #6]
 8005af0:	2aff      	cmp	r2, #255	; 0xff
 8005af2:	bf0c      	ite	eq
 8005af4:	2201      	moveq	r2, #1
 8005af6:	2200      	movne	r2, #0
 8005af8:	b2d2      	uxtb	r2, r2
 8005afa:	4013      	ands	r3, r2
 8005afc:	4a3d      	ldr	r2, [pc, #244]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005afe:	79d2      	ldrb	r2, [r2, #7]
 8005b00:	2aff      	cmp	r2, #255	; 0xff
 8005b02:	bf0c      	ite	eq
 8005b04:	2201      	moveq	r2, #1
 8005b06:	2200      	movne	r2, #0
 8005b08:	b2d2      	uxtb	r2, r2
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	4a39      	ldr	r2, [pc, #228]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005b0e:	7a12      	ldrb	r2, [r2, #8]
 8005b10:	2afd      	cmp	r2, #253	; 0xfd
 8005b12:	bf0c      	ite	eq
 8005b14:	2201      	moveq	r2, #1
 8005b16:	2200      	movne	r2, #0
 8005b18:	b2d2      	uxtb	r2, r2
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d004      	beq.n	8005b2a <FDCAN2_IT0_IRQHandler+0xfe>
	  update_fsm(&state, MENU_CMD);
 8005b20:	211b      	movs	r1, #27
 8005b22:	4835      	ldr	r0, [pc, #212]	; (8005bf8 <FDCAN2_IT0_IRQHandler+0x1cc>)
 8005b24:	f7fd ffb0 	bl	8003a88 <update_fsm>
}
 8005b28:	e058      	b.n	8005bdc <FDCAN2_IT0_IRQHandler+0x1b0>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 8005b2a:	4b32      	ldr	r3, [pc, #200]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005b2c:	785a      	ldrb	r2, [r3, #1]
 8005b2e:	4b31      	ldr	r3, [pc, #196]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005b30:	789b      	ldrb	r3, [r3, #2]
 8005b32:	4013      	ands	r3, r2
 8005b34:	b2da      	uxtb	r2, r3
 8005b36:	4b2f      	ldr	r3, [pc, #188]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005b38:	78db      	ldrb	r3, [r3, #3]
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	2bff      	cmp	r3, #255	; 0xff
 8005b40:	bf0c      	ite	eq
 8005b42:	2301      	moveq	r3, #1
 8005b44:	2300      	movne	r3, #0
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	461a      	mov	r2, r3
 8005b4a:	4b2a      	ldr	r3, [pc, #168]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005b4c:	791b      	ldrb	r3, [r3, #4]
 8005b4e:	2bff      	cmp	r3, #255	; 0xff
 8005b50:	bf0c      	ite	eq
 8005b52:	2301      	moveq	r3, #1
 8005b54:	2300      	movne	r3, #0
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	4619      	mov	r1, r3
 8005b5a:	4b26      	ldr	r3, [pc, #152]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005b5c:	795b      	ldrb	r3, [r3, #5]
 8005b5e:	2bff      	cmp	r3, #255	; 0xff
 8005b60:	bf0c      	ite	eq
 8005b62:	2301      	moveq	r3, #1
 8005b64:	2300      	movne	r3, #0
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	fb03 f301 	mul.w	r3, r3, r1
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	4a21      	ldr	r2, [pc, #132]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005b70:	7992      	ldrb	r2, [r2, #6]
 8005b72:	2aff      	cmp	r2, #255	; 0xff
 8005b74:	bf0c      	ite	eq
 8005b76:	2201      	moveq	r2, #1
 8005b78:	2200      	movne	r2, #0
 8005b7a:	b2d2      	uxtb	r2, r2
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	4a1d      	ldr	r2, [pc, #116]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005b80:	79d2      	ldrb	r2, [r2, #7]
 8005b82:	2aff      	cmp	r2, #255	; 0xff
 8005b84:	bf0c      	ite	eq
 8005b86:	2201      	moveq	r2, #1
 8005b88:	2200      	movne	r2, #0
 8005b8a:	b2d2      	uxtb	r2, r2
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	4a19      	ldr	r2, [pc, #100]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005b90:	7a12      	ldrb	r2, [r2, #8]
 8005b92:	2afe      	cmp	r2, #254	; 0xfe
 8005b94:	bf0c      	ite	eq
 8005b96:	2201      	moveq	r2, #1
 8005b98:	2200      	movne	r2, #0
 8005b9a:	b2d2      	uxtb	r2, r2
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d004      	beq.n	8005bac <FDCAN2_IT0_IRQHandler+0x180>
	  update_fsm(&state, ZERO_CMD);
 8005ba2:	217a      	movs	r1, #122	; 0x7a
 8005ba4:	4814      	ldr	r0, [pc, #80]	; (8005bf8 <FDCAN2_IT0_IRQHandler+0x1cc>)
 8005ba6:	f7fd ff6f 	bl	8003a88 <update_fsm>
}
 8005baa:	e017      	b.n	8005bdc <FDCAN2_IT0_IRQHandler+0x1b0>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 8005bac:	4e11      	ldr	r6, [pc, #68]	; (8005bf4 <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005bae:	4b13      	ldr	r3, [pc, #76]	; (8005bfc <FDCAN2_IT0_IRQHandler+0x1d0>)
 8005bb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bb2:	466d      	mov	r5, sp
 8005bb4:	f106 0410 	add.w	r4, r6, #16
 8005bb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bc4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8005bc8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8005bcc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005bd0:	f7fc fc92 	bl	80024f8 <unpack_cmd>
  	  controller.timeout = 0;					// Reset timeout counter
 8005bd4:	4b0a      	ldr	r3, [pc, #40]	; (8005c00 <FDCAN2_IT0_IRQHandler+0x1d4>)
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 8005bdc:	bf00      	nop
 8005bde:	3704      	adds	r7, #4
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005be4:	20001000 	.word	0x20001000
 8005be8:	20009ff1 	.word	0x20009ff1
 8005bec:	20009ffc 	.word	0x20009ffc
 8005bf0:	08012f44 	.word	0x08012f44
 8005bf4:	20009ff0 	.word	0x20009ff0
 8005bf8:	200012fc 	.word	0x200012fc
 8005bfc:	200014d4 	.word	0x200014d4
 8005c00:	2000140c 	.word	0x2000140c

08005c04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	af00      	add	r7, sp, #0
	return 1;
 8005c08:	2301      	movs	r3, #1
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <_kill>:

int _kill(int pid, int sig)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005c1e:	f007 ff97 	bl	800db50 <__errno>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2216      	movs	r2, #22
 8005c26:	601a      	str	r2, [r3, #0]
	return -1;
 8005c28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3708      	adds	r7, #8
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <_exit>:

void _exit (int status)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f7ff ffe7 	bl	8005c14 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005c46:	e7fe      	b.n	8005c46 <_exit+0x12>

08005c48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b086      	sub	sp, #24
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c54:	2300      	movs	r3, #0
 8005c56:	617b      	str	r3, [r7, #20]
 8005c58:	e00a      	b.n	8005c70 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005c5a:	f3af 8000 	nop.w
 8005c5e:	4601      	mov	r1, r0
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	1c5a      	adds	r2, r3, #1
 8005c64:	60ba      	str	r2, [r7, #8]
 8005c66:	b2ca      	uxtb	r2, r1
 8005c68:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	429a      	cmp	r2, r3
 8005c76:	dbf0      	blt.n	8005c5a <_read+0x12>
	}

return len;
 8005c78:	687b      	ldr	r3, [r7, #4]
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3718      	adds	r7, #24
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}

08005c82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b086      	sub	sp, #24
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	60f8      	str	r0, [r7, #12]
 8005c8a:	60b9      	str	r1, [r7, #8]
 8005c8c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c8e:	2300      	movs	r3, #0
 8005c90:	617b      	str	r3, [r7, #20]
 8005c92:	e009      	b.n	8005ca8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	1c5a      	adds	r2, r3, #1
 8005c98:	60ba      	str	r2, [r7, #8]
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f000 fa45 	bl	800612c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	617b      	str	r3, [r7, #20]
 8005ca8:	697a      	ldr	r2, [r7, #20]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	dbf1      	blt.n	8005c94 <_write+0x12>
	}
	return len;
 8005cb0:	687b      	ldr	r3, [r7, #4]
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3718      	adds	r7, #24
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}

08005cba <_close>:

int _close(int file)
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b083      	sub	sp, #12
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
	return -1;
 8005cc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	370c      	adds	r7, #12
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr

08005cd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b083      	sub	sp, #12
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
 8005cda:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005ce2:	605a      	str	r2, [r3, #4]
	return 0;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	370c      	adds	r7, #12
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr

08005cf2 <_isatty>:

int _isatty(int file)
{
 8005cf2:	b480      	push	{r7}
 8005cf4:	b083      	sub	sp, #12
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	6078      	str	r0, [r7, #4]
	return 1;
 8005cfa:	2301      	movs	r3, #1
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
	return 0;
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3714      	adds	r7, #20
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr
	...

08005d24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b086      	sub	sp, #24
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005d2c:	4a14      	ldr	r2, [pc, #80]	; (8005d80 <_sbrk+0x5c>)
 8005d2e:	4b15      	ldr	r3, [pc, #84]	; (8005d84 <_sbrk+0x60>)
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005d38:	4b13      	ldr	r3, [pc, #76]	; (8005d88 <_sbrk+0x64>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d102      	bne.n	8005d46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005d40:	4b11      	ldr	r3, [pc, #68]	; (8005d88 <_sbrk+0x64>)
 8005d42:	4a12      	ldr	r2, [pc, #72]	; (8005d8c <_sbrk+0x68>)
 8005d44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005d46:	4b10      	ldr	r3, [pc, #64]	; (8005d88 <_sbrk+0x64>)
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4413      	add	r3, r2
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d207      	bcs.n	8005d64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005d54:	f007 fefc 	bl	800db50 <__errno>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	220c      	movs	r2, #12
 8005d5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d62:	e009      	b.n	8005d78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005d64:	4b08      	ldr	r3, [pc, #32]	; (8005d88 <_sbrk+0x64>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005d6a:	4b07      	ldr	r3, [pc, #28]	; (8005d88 <_sbrk+0x64>)
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4413      	add	r3, r2
 8005d72:	4a05      	ldr	r2, [pc, #20]	; (8005d88 <_sbrk+0x64>)
 8005d74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005d76:	68fb      	ldr	r3, [r7, #12]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	20020000 	.word	0x20020000
 8005d84:	00000400 	.word	0x00000400
 8005d88:	20000eb0 	.word	0x20000eb0
 8005d8c:	2000a220 	.word	0x2000a220

08005d90 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005d90:	b480      	push	{r7}
 8005d92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005d94:	4b06      	ldr	r3, [pc, #24]	; (8005db0 <SystemInit+0x20>)
 8005d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d9a:	4a05      	ldr	r2, [pc, #20]	; (8005db0 <SystemInit+0x20>)
 8005d9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005da0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005da4:	bf00      	nop
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
 8005dae:	bf00      	nop
 8005db0:	e000ed00 	.word	0xe000ed00

08005db4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b09c      	sub	sp, #112	; 0x70
 8005db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005dba:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	601a      	str	r2, [r3, #0]
 8005dc2:	605a      	str	r2, [r3, #4]
 8005dc4:	609a      	str	r2, [r3, #8]
 8005dc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005dc8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005dcc:	2200      	movs	r2, #0
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	605a      	str	r2, [r3, #4]
 8005dd2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005dd4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005dd8:	2200      	movs	r2, #0
 8005dda:	601a      	str	r2, [r3, #0]
 8005ddc:	605a      	str	r2, [r3, #4]
 8005dde:	609a      	str	r2, [r3, #8]
 8005de0:	60da      	str	r2, [r3, #12]
 8005de2:	611a      	str	r2, [r3, #16]
 8005de4:	615a      	str	r2, [r3, #20]
 8005de6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005de8:	1d3b      	adds	r3, r7, #4
 8005dea:	2234      	movs	r2, #52	; 0x34
 8005dec:	2100      	movs	r1, #0
 8005dee:	4618      	mov	r0, r3
 8005df0:	f007 fee6 	bl	800dbc0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005df4:	4b51      	ldr	r3, [pc, #324]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005df6:	4a52      	ldr	r2, [pc, #328]	; (8005f40 <MX_TIM1_Init+0x18c>)
 8005df8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005dfa:	4b50      	ldr	r3, [pc, #320]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8005e00:	4b4e      	ldr	r3, [pc, #312]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005e02:	2220      	movs	r2, #32
 8005e04:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4700;
 8005e06:	4b4d      	ldr	r3, [pc, #308]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005e08:	f241 225c 	movw	r2, #4700	; 0x125c
 8005e0c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e0e:	4b4b      	ldr	r3, [pc, #300]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005e10:	2200      	movs	r2, #0
 8005e12:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005e14:	4b49      	ldr	r3, [pc, #292]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005e16:	2200      	movs	r2, #0
 8005e18:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005e1a:	4b48      	ldr	r3, [pc, #288]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005e1c:	2280      	movs	r2, #128	; 0x80
 8005e1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005e20:	4846      	ldr	r0, [pc, #280]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005e22:	f004 fd7d 	bl	800a920 <HAL_TIM_Base_Init>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d001      	beq.n	8005e30 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8005e2c:	f7ff f912 	bl	8005054 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005e30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e34:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005e36:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	483f      	ldr	r0, [pc, #252]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005e3e:	f005 fa43 	bl	800b2c8 <HAL_TIM_ConfigClockSource>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d001      	beq.n	8005e4c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8005e48:	f7ff f904 	bl	8005054 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005e4c:	483b      	ldr	r0, [pc, #236]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005e4e:	f004 fe37 	bl	800aac0 <HAL_TIM_PWM_Init>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d001      	beq.n	8005e5c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8005e58:	f7ff f8fc 	bl	8005054 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005e60:	2300      	movs	r3, #0
 8005e62:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e64:	2300      	movs	r3, #0
 8005e66:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005e68:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	4833      	ldr	r0, [pc, #204]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005e70:	f006 f802 	bl	800be78 <HAL_TIMEx_MasterConfigSynchronization>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d001      	beq.n	8005e7e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8005e7a:	f7ff f8eb 	bl	8005054 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e7e:	2360      	movs	r3, #96	; 0x60
 8005e80:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8005e82:	2300      	movs	r3, #0
 8005e84:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e86:	2300      	movs	r3, #0
 8005e88:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005e92:	2300      	movs	r3, #0
 8005e94:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005e96:	2300      	movs	r3, #0
 8005e98:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005e9a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	4826      	ldr	r0, [pc, #152]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005ea4:	f005 f900 	bl	800b0a8 <HAL_TIM_PWM_ConfigChannel>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8005eae:	f7ff f8d1 	bl	8005054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005eb2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005eb6:	2204      	movs	r2, #4
 8005eb8:	4619      	mov	r1, r3
 8005eba:	4820      	ldr	r0, [pc, #128]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005ebc:	f005 f8f4 	bl	800b0a8 <HAL_TIM_PWM_ConfigChannel>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8005ec6:	f7ff f8c5 	bl	8005054 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005eca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005ece:	2208      	movs	r2, #8
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	481a      	ldr	r0, [pc, #104]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005ed4:	f005 f8e8 	bl	800b0a8 <HAL_TIM_PWM_ConfigChannel>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d001      	beq.n	8005ee2 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8005ede:	f7ff f8b9 	bl	8005054 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005eea:	2300      	movs	r3, #0
 8005eec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005ef6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005efa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005efc:	2300      	movs	r3, #0
 8005efe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005f00:	2300      	movs	r3, #0
 8005f02:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005f04:	2300      	movs	r3, #0
 8005f06:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005f08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005f12:	2300      	movs	r3, #0
 8005f14:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005f16:	2300      	movs	r3, #0
 8005f18:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005f1a:	1d3b      	adds	r3, r7, #4
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	4807      	ldr	r0, [pc, #28]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005f20:	f006 f840 	bl	800bfa4 <HAL_TIMEx_ConfigBreakDeadTime>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d001      	beq.n	8005f2e <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8005f2a:	f7ff f893 	bl	8005054 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005f2e:	4803      	ldr	r0, [pc, #12]	; (8005f3c <MX_TIM1_Init+0x188>)
 8005f30:	f000 f82e 	bl	8005f90 <HAL_TIM_MspPostInit>

}
 8005f34:	bf00      	nop
 8005f36:	3770      	adds	r7, #112	; 0x70
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	2000a130 	.word	0x2000a130
 8005f40:	40012c00 	.word	0x40012c00

08005f44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a0d      	ldr	r2, [pc, #52]	; (8005f88 <HAL_TIM_Base_MspInit+0x44>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d113      	bne.n	8005f7e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f56:	4b0d      	ldr	r3, [pc, #52]	; (8005f8c <HAL_TIM_Base_MspInit+0x48>)
 8005f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f5a:	4a0c      	ldr	r2, [pc, #48]	; (8005f8c <HAL_TIM_Base_MspInit+0x48>)
 8005f5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f60:	6613      	str	r3, [r2, #96]	; 0x60
 8005f62:	4b0a      	ldr	r3, [pc, #40]	; (8005f8c <HAL_TIM_Base_MspInit+0x48>)
 8005f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f6a:	60fb      	str	r3, [r7, #12]
 8005f6c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8005f6e:	2200      	movs	r2, #0
 8005f70:	2101      	movs	r1, #1
 8005f72:	2019      	movs	r0, #25
 8005f74:	f001 fd25 	bl	80079c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005f78:	2019      	movs	r0, #25
 8005f7a:	f001 fd3c 	bl	80079f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005f7e:	bf00      	nop
 8005f80:	3710      	adds	r7, #16
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40012c00 	.word	0x40012c00
 8005f8c:	40021000 	.word	0x40021000

08005f90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b088      	sub	sp, #32
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f98:	f107 030c 	add.w	r3, r7, #12
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	601a      	str	r2, [r3, #0]
 8005fa0:	605a      	str	r2, [r3, #4]
 8005fa2:	609a      	str	r2, [r3, #8]
 8005fa4:	60da      	str	r2, [r3, #12]
 8005fa6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a12      	ldr	r2, [pc, #72]	; (8005ff8 <HAL_TIM_MspPostInit+0x68>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d11d      	bne.n	8005fee <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fb2:	4b12      	ldr	r3, [pc, #72]	; (8005ffc <HAL_TIM_MspPostInit+0x6c>)
 8005fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fb6:	4a11      	ldr	r2, [pc, #68]	; (8005ffc <HAL_TIM_MspPostInit+0x6c>)
 8005fb8:	f043 0301 	orr.w	r3, r3, #1
 8005fbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005fbe:	4b0f      	ldr	r3, [pc, #60]	; (8005ffc <HAL_TIM_MspPostInit+0x6c>)
 8005fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	60bb      	str	r3, [r7, #8]
 8005fc8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8005fca:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8005fce:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005fdc:	2306      	movs	r3, #6
 8005fde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fe0:	f107 030c 	add.w	r3, r7, #12
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005fea:	f002 fead 	bl	8008d48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005fee:	bf00      	nop
 8005ff0:	3720      	adds	r7, #32
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop
 8005ff8:	40012c00 	.word	0x40012c00
 8005ffc:	40021000 	.word	0x40021000

08006000 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006004:	4b22      	ldr	r3, [pc, #136]	; (8006090 <MX_USART2_UART_Init+0x90>)
 8006006:	4a23      	ldr	r2, [pc, #140]	; (8006094 <MX_USART2_UART_Init+0x94>)
 8006008:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800600a:	4b21      	ldr	r3, [pc, #132]	; (8006090 <MX_USART2_UART_Init+0x90>)
 800600c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006010:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006012:	4b1f      	ldr	r3, [pc, #124]	; (8006090 <MX_USART2_UART_Init+0x90>)
 8006014:	2200      	movs	r2, #0
 8006016:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006018:	4b1d      	ldr	r3, [pc, #116]	; (8006090 <MX_USART2_UART_Init+0x90>)
 800601a:	2200      	movs	r2, #0
 800601c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800601e:	4b1c      	ldr	r3, [pc, #112]	; (8006090 <MX_USART2_UART_Init+0x90>)
 8006020:	2200      	movs	r2, #0
 8006022:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006024:	4b1a      	ldr	r3, [pc, #104]	; (8006090 <MX_USART2_UART_Init+0x90>)
 8006026:	220c      	movs	r2, #12
 8006028:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800602a:	4b19      	ldr	r3, [pc, #100]	; (8006090 <MX_USART2_UART_Init+0x90>)
 800602c:	2200      	movs	r2, #0
 800602e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006030:	4b17      	ldr	r3, [pc, #92]	; (8006090 <MX_USART2_UART_Init+0x90>)
 8006032:	2200      	movs	r2, #0
 8006034:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006036:	4b16      	ldr	r3, [pc, #88]	; (8006090 <MX_USART2_UART_Init+0x90>)
 8006038:	2200      	movs	r2, #0
 800603a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800603c:	4b14      	ldr	r3, [pc, #80]	; (8006090 <MX_USART2_UART_Init+0x90>)
 800603e:	2200      	movs	r2, #0
 8006040:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006042:	4b13      	ldr	r3, [pc, #76]	; (8006090 <MX_USART2_UART_Init+0x90>)
 8006044:	2200      	movs	r2, #0
 8006046:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006048:	4811      	ldr	r0, [pc, #68]	; (8006090 <MX_USART2_UART_Init+0x90>)
 800604a:	f006 f8a3 	bl	800c194 <HAL_UART_Init>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d001      	beq.n	8006058 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006054:	f7fe fffe 	bl	8005054 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006058:	2100      	movs	r1, #0
 800605a:	480d      	ldr	r0, [pc, #52]	; (8006090 <MX_USART2_UART_Init+0x90>)
 800605c:	f007 fca5 	bl	800d9aa <HAL_UARTEx_SetTxFifoThreshold>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d001      	beq.n	800606a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006066:	f7fe fff5 	bl	8005054 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800606a:	2100      	movs	r1, #0
 800606c:	4808      	ldr	r0, [pc, #32]	; (8006090 <MX_USART2_UART_Init+0x90>)
 800606e:	f007 fcda 	bl	800da26 <HAL_UARTEx_SetRxFifoThreshold>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d001      	beq.n	800607c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006078:	f7fe ffec 	bl	8005054 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800607c:	4804      	ldr	r0, [pc, #16]	; (8006090 <MX_USART2_UART_Init+0x90>)
 800607e:	f007 fc5b 	bl	800d938 <HAL_UARTEx_DisableFifoMode>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d001      	beq.n	800608c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006088:	f7fe ffe4 	bl	8005054 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800608c:	bf00      	nop
 800608e:	bd80      	pop	{r7, pc}
 8006090:	2000a17c 	.word	0x2000a17c
 8006094:	40004400 	.word	0x40004400

08006098 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b08a      	sub	sp, #40	; 0x28
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060a0:	f107 0314 	add.w	r3, r7, #20
 80060a4:	2200      	movs	r2, #0
 80060a6:	601a      	str	r2, [r3, #0]
 80060a8:	605a      	str	r2, [r3, #4]
 80060aa:	609a      	str	r2, [r3, #8]
 80060ac:	60da      	str	r2, [r3, #12]
 80060ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a1b      	ldr	r2, [pc, #108]	; (8006124 <HAL_UART_MspInit+0x8c>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d130      	bne.n	800611c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80060ba:	4b1b      	ldr	r3, [pc, #108]	; (8006128 <HAL_UART_MspInit+0x90>)
 80060bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060be:	4a1a      	ldr	r2, [pc, #104]	; (8006128 <HAL_UART_MspInit+0x90>)
 80060c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060c4:	6593      	str	r3, [r2, #88]	; 0x58
 80060c6:	4b18      	ldr	r3, [pc, #96]	; (8006128 <HAL_UART_MspInit+0x90>)
 80060c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060ce:	613b      	str	r3, [r7, #16]
 80060d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060d2:	4b15      	ldr	r3, [pc, #84]	; (8006128 <HAL_UART_MspInit+0x90>)
 80060d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060d6:	4a14      	ldr	r2, [pc, #80]	; (8006128 <HAL_UART_MspInit+0x90>)
 80060d8:	f043 0301 	orr.w	r3, r3, #1
 80060dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80060de:	4b12      	ldr	r3, [pc, #72]	; (8006128 <HAL_UART_MspInit+0x90>)
 80060e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80060ea:	230c      	movs	r3, #12
 80060ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060ee:	2302      	movs	r3, #2
 80060f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060f2:	2300      	movs	r3, #0
 80060f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060f6:	2300      	movs	r3, #0
 80060f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80060fa:	2307      	movs	r3, #7
 80060fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060fe:	f107 0314 	add.w	r3, r7, #20
 8006102:	4619      	mov	r1, r3
 8006104:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006108:	f002 fe1e 	bl	8008d48 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800610c:	2200      	movs	r2, #0
 800610e:	2101      	movs	r1, #1
 8006110:	2026      	movs	r0, #38	; 0x26
 8006112:	f001 fc56 	bl	80079c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006116:	2026      	movs	r0, #38	; 0x26
 8006118:	f001 fc6d 	bl	80079f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800611c:	bf00      	nop
 800611e:	3728      	adds	r7, #40	; 0x28
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}
 8006124:	40004400 	.word	0x40004400
 8006128:	40021000 	.word	0x40021000

0800612c <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8006134:	1d39      	adds	r1, r7, #4
 8006136:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800613a:	2201      	movs	r2, #1
 800613c:	4803      	ldr	r0, [pc, #12]	; (800614c <__io_putchar+0x20>)
 800613e:	f006 f879 	bl	800c234 <HAL_UART_Transmit>
return 0;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3708      	adds	r7, #8
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}
 800614c:	2000a17c 	.word	0x2000a17c

08006150 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8006158:	2201      	movs	r2, #1
 800615a:	4904      	ldr	r1, [pc, #16]	; (800616c <HAL_UART_RxCpltCallback+0x1c>)
 800615c:	4804      	ldr	r0, [pc, #16]	; (8006170 <HAL_UART_RxCpltCallback+0x20>)
 800615e:	f006 f8ff 	bl	800c360 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006162:	bf00      	nop
 8006164:	3708      	adds	r7, #8
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
 800616a:	bf00      	nop
 800616c:	200012f8 	.word	0x200012f8
 8006170:	2000a17c 	.word	0x2000a17c

08006174 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006174:	480d      	ldr	r0, [pc, #52]	; (80061ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006176:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006178:	480d      	ldr	r0, [pc, #52]	; (80061b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800617a:	490e      	ldr	r1, [pc, #56]	; (80061b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800617c:	4a0e      	ldr	r2, [pc, #56]	; (80061b8 <LoopForever+0xe>)
  movs r3, #0
 800617e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006180:	e002      	b.n	8006188 <LoopCopyDataInit>

08006182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006186:	3304      	adds	r3, #4

08006188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800618a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800618c:	d3f9      	bcc.n	8006182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800618e:	4a0b      	ldr	r2, [pc, #44]	; (80061bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8006190:	4c0b      	ldr	r4, [pc, #44]	; (80061c0 <LoopForever+0x16>)
  movs r3, #0
 8006192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006194:	e001      	b.n	800619a <LoopFillZerobss>

08006196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006198:	3204      	adds	r2, #4

0800619a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800619a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800619c:	d3fb      	bcc.n	8006196 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800619e:	f7ff fdf7 	bl	8005d90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80061a2:	f007 fcdb 	bl	800db5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80061a6:	f7fe fbf7 	bl	8004998 <main>

080061aa <LoopForever>:

LoopForever:
    b LoopForever
 80061aa:	e7fe      	b.n	80061aa <LoopForever>
  ldr   r0, =_estack
 80061ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80061b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80061b4:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80061b8:	08013ca0 	.word	0x08013ca0
  ldr r2, =_sbss
 80061bc:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 80061c0:	2000a220 	.word	0x2000a220

080061c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80061c4:	e7fe      	b.n	80061c4 <ADC1_2_IRQHandler>

080061c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80061c6:	b580      	push	{r7, lr}
 80061c8:	b082      	sub	sp, #8
 80061ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80061d0:	2003      	movs	r0, #3
 80061d2:	f001 fbeb 	bl	80079ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80061d6:	2000      	movs	r0, #0
 80061d8:	f000 f80e 	bl	80061f8 <HAL_InitTick>
 80061dc:	4603      	mov	r3, r0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d002      	beq.n	80061e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	71fb      	strb	r3, [r7, #7]
 80061e6:	e001      	b.n	80061ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80061e8:	f7ff fb8a 	bl	8005900 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80061ec:	79fb      	ldrb	r3, [r7, #7]

}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3708      	adds	r7, #8
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
	...

080061f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006200:	2300      	movs	r3, #0
 8006202:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006204:	4b16      	ldr	r3, [pc, #88]	; (8006260 <HAL_InitTick+0x68>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d022      	beq.n	8006252 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800620c:	4b15      	ldr	r3, [pc, #84]	; (8006264 <HAL_InitTick+0x6c>)
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	4b13      	ldr	r3, [pc, #76]	; (8006260 <HAL_InitTick+0x68>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006218:	fbb1 f3f3 	udiv	r3, r1, r3
 800621c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006220:	4618      	mov	r0, r3
 8006222:	f001 fbf6 	bl	8007a12 <HAL_SYSTICK_Config>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d10f      	bne.n	800624c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b0f      	cmp	r3, #15
 8006230:	d809      	bhi.n	8006246 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006232:	2200      	movs	r2, #0
 8006234:	6879      	ldr	r1, [r7, #4]
 8006236:	f04f 30ff 	mov.w	r0, #4294967295
 800623a:	f001 fbc2 	bl	80079c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800623e:	4a0a      	ldr	r2, [pc, #40]	; (8006268 <HAL_InitTick+0x70>)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6013      	str	r3, [r2, #0]
 8006244:	e007      	b.n	8006256 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	73fb      	strb	r3, [r7, #15]
 800624a:	e004      	b.n	8006256 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	73fb      	strb	r3, [r7, #15]
 8006250:	e001      	b.n	8006256 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006256:	7bfb      	ldrb	r3, [r7, #15]
}
 8006258:	4618      	mov	r0, r3
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	20000008 	.word	0x20000008
 8006264:	20000000 	.word	0x20000000
 8006268:	20000004 	.word	0x20000004

0800626c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800626c:	b480      	push	{r7}
 800626e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006270:	4b05      	ldr	r3, [pc, #20]	; (8006288 <HAL_IncTick+0x1c>)
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	4b05      	ldr	r3, [pc, #20]	; (800628c <HAL_IncTick+0x20>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4413      	add	r3, r2
 800627a:	4a03      	ldr	r2, [pc, #12]	; (8006288 <HAL_IncTick+0x1c>)
 800627c:	6013      	str	r3, [r2, #0]
}
 800627e:	bf00      	nop
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	2000a20c 	.word	0x2000a20c
 800628c:	20000008 	.word	0x20000008

08006290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006290:	b480      	push	{r7}
 8006292:	af00      	add	r7, sp, #0
  return uwTick;
 8006294:	4b03      	ldr	r3, [pc, #12]	; (80062a4 <HAL_GetTick+0x14>)
 8006296:	681b      	ldr	r3, [r3, #0]
}
 8006298:	4618      	mov	r0, r3
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	2000a20c 	.word	0x2000a20c

080062a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062b0:	f7ff ffee 	bl	8006290 <HAL_GetTick>
 80062b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c0:	d004      	beq.n	80062cc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80062c2:	4b09      	ldr	r3, [pc, #36]	; (80062e8 <HAL_Delay+0x40>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	4413      	add	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80062cc:	bf00      	nop
 80062ce:	f7ff ffdf 	bl	8006290 <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	429a      	cmp	r2, r3
 80062dc:	d8f7      	bhi.n	80062ce <HAL_Delay+0x26>
  {
  }
}
 80062de:	bf00      	nop
 80062e0:	bf00      	nop
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	20000008 	.word	0x20000008

080062ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	431a      	orrs	r2, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	609a      	str	r2, [r3, #8]
}
 8006306:	bf00      	nop
 8006308:	370c      	adds	r7, #12
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr

08006312 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006312:	b480      	push	{r7}
 8006314:	b083      	sub	sp, #12
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
 800631a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	431a      	orrs	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	609a      	str	r2, [r3, #8]
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006348:	4618      	mov	r0, r3
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006354:	b480      	push	{r7}
 8006356:	b087      	sub	sp, #28
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	607a      	str	r2, [r7, #4]
 8006360:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	3360      	adds	r3, #96	; 0x60
 8006366:	461a      	mov	r2, r3
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	4413      	add	r3, r2
 800636e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	4b08      	ldr	r3, [pc, #32]	; (8006398 <LL_ADC_SetOffset+0x44>)
 8006376:	4013      	ands	r3, r2
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800637e:	683a      	ldr	r2, [r7, #0]
 8006380:	430a      	orrs	r2, r1
 8006382:	4313      	orrs	r3, r2
 8006384:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800638c:	bf00      	nop
 800638e:	371c      	adds	r7, #28
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr
 8006398:	03fff000 	.word	0x03fff000

0800639c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
 80063a4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	3360      	adds	r3, #96	; 0x60
 80063aa:	461a      	mov	r2, r3
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	4413      	add	r3, r2
 80063b2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3714      	adds	r7, #20
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b087      	sub	sp, #28
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	3360      	adds	r3, #96	; 0x60
 80063d8:	461a      	mov	r2, r3
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	4413      	add	r3, r2
 80063e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	431a      	orrs	r2, r3
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80063f2:	bf00      	nop
 80063f4:	371c      	adds	r7, #28
 80063f6:	46bd      	mov	sp, r7
 80063f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fc:	4770      	bx	lr

080063fe <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80063fe:	b480      	push	{r7}
 8006400:	b087      	sub	sp, #28
 8006402:	af00      	add	r7, sp, #0
 8006404:	60f8      	str	r0, [r7, #12]
 8006406:	60b9      	str	r1, [r7, #8]
 8006408:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	3360      	adds	r3, #96	; 0x60
 800640e:	461a      	mov	r2, r3
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	009b      	lsls	r3, r3, #2
 8006414:	4413      	add	r3, r2
 8006416:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	431a      	orrs	r2, r3
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006428:	bf00      	nop
 800642a:	371c      	adds	r7, #28
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006434:	b480      	push	{r7}
 8006436:	b087      	sub	sp, #28
 8006438:	af00      	add	r7, sp, #0
 800643a:	60f8      	str	r0, [r7, #12]
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	3360      	adds	r3, #96	; 0x60
 8006444:	461a      	mov	r2, r3
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	4413      	add	r3, r2
 800644c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	431a      	orrs	r2, r3
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800645e:	bf00      	nop
 8006460:	371c      	adds	r7, #28
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800646a:	b480      	push	{r7}
 800646c:	b083      	sub	sp, #12
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
 8006472:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	695b      	ldr	r3, [r3, #20]
 8006478:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	431a      	orrs	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	615a      	str	r2, [r3, #20]
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006490:	b480      	push	{r7}
 8006492:	b087      	sub	sp, #28
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	3330      	adds	r3, #48	; 0x30
 80064a0:	461a      	mov	r2, r3
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	0a1b      	lsrs	r3, r3, #8
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	f003 030c 	and.w	r3, r3, #12
 80064ac:	4413      	add	r3, r2
 80064ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	f003 031f 	and.w	r3, r3, #31
 80064ba:	211f      	movs	r1, #31
 80064bc:	fa01 f303 	lsl.w	r3, r1, r3
 80064c0:	43db      	mvns	r3, r3
 80064c2:	401a      	ands	r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	0e9b      	lsrs	r3, r3, #26
 80064c8:	f003 011f 	and.w	r1, r3, #31
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	f003 031f 	and.w	r3, r3, #31
 80064d2:	fa01 f303 	lsl.w	r3, r1, r3
 80064d6:	431a      	orrs	r2, r3
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80064dc:	bf00      	nop
 80064de:	371c      	adds	r7, #28
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b087      	sub	sp, #28
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	3314      	adds	r3, #20
 80064f8:	461a      	mov	r2, r3
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	0e5b      	lsrs	r3, r3, #25
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	f003 0304 	and.w	r3, r3, #4
 8006504:	4413      	add	r3, r2
 8006506:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	0d1b      	lsrs	r3, r3, #20
 8006510:	f003 031f 	and.w	r3, r3, #31
 8006514:	2107      	movs	r1, #7
 8006516:	fa01 f303 	lsl.w	r3, r1, r3
 800651a:	43db      	mvns	r3, r3
 800651c:	401a      	ands	r2, r3
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	0d1b      	lsrs	r3, r3, #20
 8006522:	f003 031f 	and.w	r3, r3, #31
 8006526:	6879      	ldr	r1, [r7, #4]
 8006528:	fa01 f303 	lsl.w	r3, r1, r3
 800652c:	431a      	orrs	r2, r3
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006532:	bf00      	nop
 8006534:	371c      	adds	r7, #28
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
	...

08006540 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006540:	b480      	push	{r7}
 8006542:	b085      	sub	sp, #20
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006558:	43db      	mvns	r3, r3
 800655a:	401a      	ands	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f003 0318 	and.w	r3, r3, #24
 8006562:	4908      	ldr	r1, [pc, #32]	; (8006584 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006564:	40d9      	lsrs	r1, r3
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	400b      	ands	r3, r1
 800656a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800656e:	431a      	orrs	r2, r3
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006576:	bf00      	nop
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	0007ffff 	.word	0x0007ffff

08006588 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f003 031f 	and.w	r3, r3, #31
}
 8006598:	4618      	mov	r0, r3
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80065b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	6093      	str	r3, [r2, #8]
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065dc:	d101      	bne.n	80065e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80065de:	2301      	movs	r3, #1
 80065e0:	e000      	b.n	80065e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	370c      	adds	r7, #12
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr

080065f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b083      	sub	sp, #12
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006600:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006604:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800660c:	bf00      	nop
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006628:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800662c:	d101      	bne.n	8006632 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800662e:	2301      	movs	r3, #1
 8006630:	e000      	b.n	8006634 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	370c      	adds	r7, #12
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006650:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006654:	f043 0201 	orr.w	r2, r3, #1
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	2b01      	cmp	r3, #1
 800667a:	d101      	bne.n	8006680 <LL_ADC_IsEnabled+0x18>
 800667c:	2301      	movs	r3, #1
 800667e:	e000      	b.n	8006682 <LL_ADC_IsEnabled+0x1a>
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800668e:	b480      	push	{r7}
 8006690:	b083      	sub	sp, #12
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800669e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80066a2:	f043 0204 	orr.w	r2, r3, #4
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80066aa:	bf00      	nop
 80066ac:	370c      	adds	r7, #12
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr

080066b6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b083      	sub	sp, #12
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f003 0304 	and.w	r3, r3, #4
 80066c6:	2b04      	cmp	r3, #4
 80066c8:	d101      	bne.n	80066ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80066ca:	2301      	movs	r3, #1
 80066cc:	e000      	b.n	80066d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	f003 0308 	and.w	r3, r3, #8
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d101      	bne.n	80066f4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80066f0:	2301      	movs	r3, #1
 80066f2:	e000      	b.n	80066f6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	370c      	adds	r7, #12
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr
	...

08006704 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006704:	b590      	push	{r4, r7, lr}
 8006706:	b089      	sub	sp, #36	; 0x24
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800670c:	2300      	movs	r3, #0
 800670e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006710:	2300      	movs	r3, #0
 8006712:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d101      	bne.n	800671e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e1af      	b.n	8006a7e <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006728:	2b00      	cmp	r3, #0
 800672a:	d109      	bne.n	8006740 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f7fa fddb 	bl	80012e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4618      	mov	r0, r3
 8006746:	f7ff ff3f 	bl	80065c8 <LL_ADC_IsDeepPowerDownEnabled>
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d004      	beq.n	800675a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4618      	mov	r0, r3
 8006756:	f7ff ff25 	bl	80065a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4618      	mov	r0, r3
 8006760:	f7ff ff5a 	bl	8006618 <LL_ADC_IsInternalRegulatorEnabled>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d115      	bne.n	8006796 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4618      	mov	r0, r3
 8006770:	f7ff ff3e 	bl	80065f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006774:	4b9f      	ldr	r3, [pc, #636]	; (80069f4 <HAL_ADC_Init+0x2f0>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	099b      	lsrs	r3, r3, #6
 800677a:	4a9f      	ldr	r2, [pc, #636]	; (80069f8 <HAL_ADC_Init+0x2f4>)
 800677c:	fba2 2303 	umull	r2, r3, r2, r3
 8006780:	099b      	lsrs	r3, r3, #6
 8006782:	3301      	adds	r3, #1
 8006784:	005b      	lsls	r3, r3, #1
 8006786:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006788:	e002      	b.n	8006790 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	3b01      	subs	r3, #1
 800678e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d1f9      	bne.n	800678a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4618      	mov	r0, r3
 800679c:	f7ff ff3c 	bl	8006618 <LL_ADC_IsInternalRegulatorEnabled>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d10d      	bne.n	80067c2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067aa:	f043 0210 	orr.w	r2, r3, #16
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067b6:	f043 0201 	orr.w	r2, r3, #1
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7ff ff75 	bl	80066b6 <LL_ADC_REG_IsConversionOngoing>
 80067cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067d2:	f003 0310 	and.w	r3, r3, #16
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	f040 8148 	bne.w	8006a6c <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f040 8144 	bne.w	8006a6c <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067e8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80067ec:	f043 0202 	orr.w	r2, r3, #2
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4618      	mov	r0, r3
 80067fa:	f7ff ff35 	bl	8006668 <LL_ADC_IsEnabled>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d141      	bne.n	8006888 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800680c:	d004      	beq.n	8006818 <HAL_ADC_Init+0x114>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a7a      	ldr	r2, [pc, #488]	; (80069fc <HAL_ADC_Init+0x2f8>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d10f      	bne.n	8006838 <HAL_ADC_Init+0x134>
 8006818:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800681c:	f7ff ff24 	bl	8006668 <LL_ADC_IsEnabled>
 8006820:	4604      	mov	r4, r0
 8006822:	4876      	ldr	r0, [pc, #472]	; (80069fc <HAL_ADC_Init+0x2f8>)
 8006824:	f7ff ff20 	bl	8006668 <LL_ADC_IsEnabled>
 8006828:	4603      	mov	r3, r0
 800682a:	4323      	orrs	r3, r4
 800682c:	2b00      	cmp	r3, #0
 800682e:	bf0c      	ite	eq
 8006830:	2301      	moveq	r3, #1
 8006832:	2300      	movne	r3, #0
 8006834:	b2db      	uxtb	r3, r3
 8006836:	e012      	b.n	800685e <HAL_ADC_Init+0x15a>
 8006838:	4871      	ldr	r0, [pc, #452]	; (8006a00 <HAL_ADC_Init+0x2fc>)
 800683a:	f7ff ff15 	bl	8006668 <LL_ADC_IsEnabled>
 800683e:	4604      	mov	r4, r0
 8006840:	4870      	ldr	r0, [pc, #448]	; (8006a04 <HAL_ADC_Init+0x300>)
 8006842:	f7ff ff11 	bl	8006668 <LL_ADC_IsEnabled>
 8006846:	4603      	mov	r3, r0
 8006848:	431c      	orrs	r4, r3
 800684a:	486f      	ldr	r0, [pc, #444]	; (8006a08 <HAL_ADC_Init+0x304>)
 800684c:	f7ff ff0c 	bl	8006668 <LL_ADC_IsEnabled>
 8006850:	4603      	mov	r3, r0
 8006852:	4323      	orrs	r3, r4
 8006854:	2b00      	cmp	r3, #0
 8006856:	bf0c      	ite	eq
 8006858:	2301      	moveq	r3, #1
 800685a:	2300      	movne	r3, #0
 800685c:	b2db      	uxtb	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	d012      	beq.n	8006888 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800686a:	d004      	beq.n	8006876 <HAL_ADC_Init+0x172>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a62      	ldr	r2, [pc, #392]	; (80069fc <HAL_ADC_Init+0x2f8>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d101      	bne.n	800687a <HAL_ADC_Init+0x176>
 8006876:	4a65      	ldr	r2, [pc, #404]	; (8006a0c <HAL_ADC_Init+0x308>)
 8006878:	e000      	b.n	800687c <HAL_ADC_Init+0x178>
 800687a:	4a65      	ldr	r2, [pc, #404]	; (8006a10 <HAL_ADC_Init+0x30c>)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	4619      	mov	r1, r3
 8006882:	4610      	mov	r0, r2
 8006884:	f7ff fd32 	bl	80062ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	7f5b      	ldrb	r3, [r3, #29]
 800688c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006892:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8006898:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800689e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80068a6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80068a8:	4313      	orrs	r3, r2
 80068aa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d106      	bne.n	80068c4 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ba:	3b01      	subs	r3, #1
 80068bc:	045b      	lsls	r3, r3, #17
 80068be:	69ba      	ldr	r2, [r7, #24]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d009      	beq.n	80068e0 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80068da:	69ba      	ldr	r2, [r7, #24]
 80068dc:	4313      	orrs	r3, r2
 80068de:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68da      	ldr	r2, [r3, #12]
 80068e6:	4b4b      	ldr	r3, [pc, #300]	; (8006a14 <HAL_ADC_Init+0x310>)
 80068e8:	4013      	ands	r3, r2
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	6812      	ldr	r2, [r2, #0]
 80068ee:	69b9      	ldr	r1, [r7, #24]
 80068f0:	430b      	orrs	r3, r1
 80068f2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	430a      	orrs	r2, r1
 8006908:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4618      	mov	r0, r3
 8006910:	f7ff fed1 	bl	80066b6 <LL_ADC_REG_IsConversionOngoing>
 8006914:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4618      	mov	r0, r3
 800691c:	f7ff fede 	bl	80066dc <LL_ADC_INJ_IsConversionOngoing>
 8006920:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d17f      	bne.n	8006a28 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d17c      	bne.n	8006a28 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006932:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800693a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800693c:	4313      	orrs	r3, r2
 800693e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68db      	ldr	r3, [r3, #12]
 8006946:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800694a:	f023 0302 	bic.w	r3, r3, #2
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	6812      	ldr	r2, [r2, #0]
 8006952:	69b9      	ldr	r1, [r7, #24]
 8006954:	430b      	orrs	r3, r1
 8006956:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d017      	beq.n	8006990 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	691a      	ldr	r2, [r3, #16]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800696e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006978:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800697c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	6911      	ldr	r1, [r2, #16]
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	6812      	ldr	r2, [r2, #0]
 8006988:	430b      	orrs	r3, r1
 800698a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800698e:	e013      	b.n	80069b8 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	691a      	ldr	r2, [r3, #16]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800699e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	6812      	ldr	r2, [r2, #0]
 80069ac:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80069b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80069b4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d12a      	bne.n	8006a18 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80069cc:	f023 0304 	bic.w	r3, r3, #4
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80069d8:	4311      	orrs	r1, r2
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80069de:	4311      	orrs	r1, r2
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80069e4:	430a      	orrs	r2, r1
 80069e6:	431a      	orrs	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f042 0201 	orr.w	r2, r2, #1
 80069f0:	611a      	str	r2, [r3, #16]
 80069f2:	e019      	b.n	8006a28 <HAL_ADC_Init+0x324>
 80069f4:	20000000 	.word	0x20000000
 80069f8:	053e2d63 	.word	0x053e2d63
 80069fc:	50000100 	.word	0x50000100
 8006a00:	50000400 	.word	0x50000400
 8006a04:	50000500 	.word	0x50000500
 8006a08:	50000600 	.word	0x50000600
 8006a0c:	50000300 	.word	0x50000300
 8006a10:	50000700 	.word	0x50000700
 8006a14:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	691a      	ldr	r2, [r3, #16]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f022 0201 	bic.w	r2, r2, #1
 8006a26:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	695b      	ldr	r3, [r3, #20]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d10c      	bne.n	8006a4a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a36:	f023 010f 	bic.w	r1, r3, #15
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	1e5a      	subs	r2, r3, #1
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	631a      	str	r2, [r3, #48]	; 0x30
 8006a48:	e007      	b.n	8006a5a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f022 020f 	bic.w	r2, r2, #15
 8006a58:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a5e:	f023 0303 	bic.w	r3, r3, #3
 8006a62:	f043 0201 	orr.w	r2, r3, #1
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	65da      	str	r2, [r3, #92]	; 0x5c
 8006a6a:	e007      	b.n	8006a7c <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a70:	f043 0210 	orr.w	r2, r3, #16
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006a7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3724      	adds	r7, #36	; 0x24
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd90      	pop	{r4, r7, pc}
 8006a86:	bf00      	nop

08006a88 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b086      	sub	sp, #24
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006a98:	d004      	beq.n	8006aa4 <HAL_ADC_Start+0x1c>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a67      	ldr	r2, [pc, #412]	; (8006c3c <HAL_ADC_Start+0x1b4>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d101      	bne.n	8006aa8 <HAL_ADC_Start+0x20>
 8006aa4:	4b66      	ldr	r3, [pc, #408]	; (8006c40 <HAL_ADC_Start+0x1b8>)
 8006aa6:	e000      	b.n	8006aaa <HAL_ADC_Start+0x22>
 8006aa8:	4b66      	ldr	r3, [pc, #408]	; (8006c44 <HAL_ADC_Start+0x1bc>)
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7ff fd6c 	bl	8006588 <LL_ADC_GetMultimode>
 8006ab0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7ff fdfd 	bl	80066b6 <LL_ADC_REG_IsConversionOngoing>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f040 80b4 	bne.w	8006c2c <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d101      	bne.n	8006ad2 <HAL_ADC_Start+0x4a>
 8006ace:	2302      	movs	r3, #2
 8006ad0:	e0af      	b.n	8006c32 <HAL_ADC_Start+0x1aa>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 fd06 	bl	80074ec <ADC_Enable>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006ae4:	7dfb      	ldrb	r3, [r7, #23]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f040 809b 	bne.w	8006c22 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006af0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006af4:	f023 0301 	bic.w	r3, r3, #1
 8006af8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a4d      	ldr	r2, [pc, #308]	; (8006c3c <HAL_ADC_Start+0x1b4>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d009      	beq.n	8006b1e <HAL_ADC_Start+0x96>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a4e      	ldr	r2, [pc, #312]	; (8006c48 <HAL_ADC_Start+0x1c0>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d002      	beq.n	8006b1a <HAL_ADC_Start+0x92>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	e003      	b.n	8006b22 <HAL_ADC_Start+0x9a>
 8006b1a:	4b4c      	ldr	r3, [pc, #304]	; (8006c4c <HAL_ADC_Start+0x1c4>)
 8006b1c:	e001      	b.n	8006b22 <HAL_ADC_Start+0x9a>
 8006b1e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	6812      	ldr	r2, [r2, #0]
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d002      	beq.n	8006b30 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d105      	bne.n	8006b3c <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b34:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006b44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b48:	d106      	bne.n	8006b58 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b4e:	f023 0206 	bic.w	r2, r3, #6
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	661a      	str	r2, [r3, #96]	; 0x60
 8006b56:	e002      	b.n	8006b5e <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	221c      	movs	r2, #28
 8006b64:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a32      	ldr	r2, [pc, #200]	; (8006c3c <HAL_ADC_Start+0x1b4>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d009      	beq.n	8006b8c <HAL_ADC_Start+0x104>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a32      	ldr	r2, [pc, #200]	; (8006c48 <HAL_ADC_Start+0x1c0>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d002      	beq.n	8006b88 <HAL_ADC_Start+0x100>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	e003      	b.n	8006b90 <HAL_ADC_Start+0x108>
 8006b88:	4b30      	ldr	r3, [pc, #192]	; (8006c4c <HAL_ADC_Start+0x1c4>)
 8006b8a:	e001      	b.n	8006b90 <HAL_ADC_Start+0x108>
 8006b8c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6812      	ldr	r2, [r2, #0]
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d008      	beq.n	8006baa <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d005      	beq.n	8006baa <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	2b05      	cmp	r3, #5
 8006ba2:	d002      	beq.n	8006baa <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	2b09      	cmp	r3, #9
 8006ba8:	d114      	bne.n	8006bd4 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d007      	beq.n	8006bc8 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bbc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006bc0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f7ff fd5e 	bl	800668e <LL_ADC_REG_StartConversion>
 8006bd2:	e02d      	b.n	8006c30 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bd8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a15      	ldr	r2, [pc, #84]	; (8006c3c <HAL_ADC_Start+0x1b4>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d009      	beq.n	8006bfe <HAL_ADC_Start+0x176>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a16      	ldr	r2, [pc, #88]	; (8006c48 <HAL_ADC_Start+0x1c0>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d002      	beq.n	8006bfa <HAL_ADC_Start+0x172>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	e003      	b.n	8006c02 <HAL_ADC_Start+0x17a>
 8006bfa:	4b14      	ldr	r3, [pc, #80]	; (8006c4c <HAL_ADC_Start+0x1c4>)
 8006bfc:	e001      	b.n	8006c02 <HAL_ADC_Start+0x17a>
 8006bfe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006c02:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00f      	beq.n	8006c30 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006c18:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	65da      	str	r2, [r3, #92]	; 0x5c
 8006c20:	e006      	b.n	8006c30 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8006c2a:	e001      	b.n	8006c30 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006c2c:	2302      	movs	r3, #2
 8006c2e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006c30:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3718      	adds	r7, #24
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	50000100 	.word	0x50000100
 8006c40:	50000300 	.word	0x50000300
 8006c44:	50000700 	.word	0x50000700
 8006c48:	50000500 	.word	0x50000500
 8006c4c:	50000400 	.word	0x50000400

08006c50 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr
	...

08006c6c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b0b6      	sub	sp, #216	; 0xd8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c76:	2300      	movs	r3, #0
 8006c78:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d102      	bne.n	8006c90 <HAL_ADC_ConfigChannel+0x24>
 8006c8a:	2302      	movs	r3, #2
 8006c8c:	f000 bc13 	b.w	80074b6 <HAL_ADC_ConfigChannel+0x84a>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f7ff fd0a 	bl	80066b6 <LL_ADC_REG_IsConversionOngoing>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f040 83f3 	bne.w	8007490 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6818      	ldr	r0, [r3, #0]
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	6859      	ldr	r1, [r3, #4]
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	f7ff fbea 	bl	8006490 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7ff fcf8 	bl	80066b6 <LL_ADC_REG_IsConversionOngoing>
 8006cc6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7ff fd04 	bl	80066dc <LL_ADC_INJ_IsConversionOngoing>
 8006cd4:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006cd8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f040 81d9 	bne.w	8007094 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006ce2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	f040 81d4 	bne.w	8007094 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cf4:	d10f      	bne.n	8006d16 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6818      	ldr	r0, [r3, #0]
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	4619      	mov	r1, r3
 8006d02:	f7ff fbf1 	bl	80064e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7ff fbab 	bl	800646a <LL_ADC_SetSamplingTimeCommonConfig>
 8006d14:	e00e      	b.n	8006d34 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6818      	ldr	r0, [r3, #0]
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	6819      	ldr	r1, [r3, #0]
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	461a      	mov	r2, r3
 8006d24:	f7ff fbe0 	bl	80064e8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2100      	movs	r1, #0
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7ff fb9b 	bl	800646a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	695a      	ldr	r2, [r3, #20]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	08db      	lsrs	r3, r3, #3
 8006d40:	f003 0303 	and.w	r3, r3, #3
 8006d44:	005b      	lsls	r3, r3, #1
 8006d46:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	691b      	ldr	r3, [r3, #16]
 8006d52:	2b04      	cmp	r3, #4
 8006d54:	d022      	beq.n	8006d9c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6818      	ldr	r0, [r3, #0]
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	6919      	ldr	r1, [r3, #16]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006d66:	f7ff faf5 	bl	8006354 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6818      	ldr	r0, [r3, #0]
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	6919      	ldr	r1, [r3, #16]
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	461a      	mov	r2, r3
 8006d78:	f7ff fb41 	bl	80063fe <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6818      	ldr	r0, [r3, #0]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	6919      	ldr	r1, [r3, #16]
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	7f1b      	ldrb	r3, [r3, #28]
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d102      	bne.n	8006d92 <HAL_ADC_ConfigChannel+0x126>
 8006d8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006d90:	e000      	b.n	8006d94 <HAL_ADC_ConfigChannel+0x128>
 8006d92:	2300      	movs	r3, #0
 8006d94:	461a      	mov	r2, r3
 8006d96:	f7ff fb4d 	bl	8006434 <LL_ADC_SetOffsetSaturation>
 8006d9a:	e17b      	b.n	8007094 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2100      	movs	r1, #0
 8006da2:	4618      	mov	r0, r3
 8006da4:	f7ff fafa 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006da8:	4603      	mov	r3, r0
 8006daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d10a      	bne.n	8006dc8 <HAL_ADC_ConfigChannel+0x15c>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2100      	movs	r1, #0
 8006db8:	4618      	mov	r0, r3
 8006dba:	f7ff faef 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	0e9b      	lsrs	r3, r3, #26
 8006dc2:	f003 021f 	and.w	r2, r3, #31
 8006dc6:	e01e      	b.n	8006e06 <HAL_ADC_ConfigChannel+0x19a>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2100      	movs	r1, #0
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff fae4 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dda:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006dde:	fa93 f3a3 	rbit	r3, r3
 8006de2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006de6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006dea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006dee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d101      	bne.n	8006dfa <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8006df6:	2320      	movs	r3, #32
 8006df8:	e004      	b.n	8006e04 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8006dfa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006dfe:	fab3 f383 	clz	r3, r3
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d105      	bne.n	8006e1e <HAL_ADC_ConfigChannel+0x1b2>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	0e9b      	lsrs	r3, r3, #26
 8006e18:	f003 031f 	and.w	r3, r3, #31
 8006e1c:	e018      	b.n	8006e50 <HAL_ADC_ConfigChannel+0x1e4>
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e26:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006e2a:	fa93 f3a3 	rbit	r3, r3
 8006e2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8006e32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8006e3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8006e42:	2320      	movs	r3, #32
 8006e44:	e004      	b.n	8006e50 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8006e46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006e4a:	fab3 f383 	clz	r3, r3
 8006e4e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d106      	bne.n	8006e62 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7ff fab3 	bl	80063c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2101      	movs	r1, #1
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f7ff fa97 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d10a      	bne.n	8006e8e <HAL_ADC_ConfigChannel+0x222>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2101      	movs	r1, #1
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7ff fa8c 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006e84:	4603      	mov	r3, r0
 8006e86:	0e9b      	lsrs	r3, r3, #26
 8006e88:	f003 021f 	and.w	r2, r3, #31
 8006e8c:	e01e      	b.n	8006ecc <HAL_ADC_ConfigChannel+0x260>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2101      	movs	r1, #1
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7ff fa81 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ea0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006ea4:	fa93 f3a3 	rbit	r3, r3
 8006ea8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8006eac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006eb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8006eb4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d101      	bne.n	8006ec0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8006ebc:	2320      	movs	r3, #32
 8006ebe:	e004      	b.n	8006eca <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8006ec0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006ec4:	fab3 f383 	clz	r3, r3
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d105      	bne.n	8006ee4 <HAL_ADC_ConfigChannel+0x278>
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	0e9b      	lsrs	r3, r3, #26
 8006ede:	f003 031f 	and.w	r3, r3, #31
 8006ee2:	e018      	b.n	8006f16 <HAL_ADC_ConfigChannel+0x2aa>
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ef0:	fa93 f3a3 	rbit	r3, r3
 8006ef4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8006ef8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006efc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8006f00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d101      	bne.n	8006f0c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8006f08:	2320      	movs	r3, #32
 8006f0a:	e004      	b.n	8006f16 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8006f0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006f10:	fab3 f383 	clz	r3, r3
 8006f14:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d106      	bne.n	8006f28 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	2101      	movs	r1, #1
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7ff fa50 	bl	80063c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2102      	movs	r1, #2
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7ff fa34 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d10a      	bne.n	8006f54 <HAL_ADC_ConfigChannel+0x2e8>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	2102      	movs	r1, #2
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7ff fa29 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	0e9b      	lsrs	r3, r3, #26
 8006f4e:	f003 021f 	and.w	r2, r3, #31
 8006f52:	e01e      	b.n	8006f92 <HAL_ADC_ConfigChannel+0x326>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2102      	movs	r1, #2
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f7ff fa1e 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006f60:	4603      	mov	r3, r0
 8006f62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006f6a:	fa93 f3a3 	rbit	r3, r3
 8006f6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006f72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006f76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006f7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d101      	bne.n	8006f86 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8006f82:	2320      	movs	r3, #32
 8006f84:	e004      	b.n	8006f90 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8006f86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006f8a:	fab3 f383 	clz	r3, r3
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d105      	bne.n	8006faa <HAL_ADC_ConfigChannel+0x33e>
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	0e9b      	lsrs	r3, r3, #26
 8006fa4:	f003 031f 	and.w	r3, r3, #31
 8006fa8:	e016      	b.n	8006fd8 <HAL_ADC_ConfigChannel+0x36c>
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fb2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006fb6:	fa93 f3a3 	rbit	r3, r3
 8006fba:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006fbc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006fbe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006fc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d101      	bne.n	8006fce <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8006fca:	2320      	movs	r3, #32
 8006fcc:	e004      	b.n	8006fd8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8006fce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006fd2:	fab3 f383 	clz	r3, r3
 8006fd6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d106      	bne.n	8006fea <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2102      	movs	r1, #2
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f7ff f9ef 	bl	80063c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2103      	movs	r1, #3
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7ff f9d3 	bl	800639c <LL_ADC_GetOffsetChannel>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10a      	bne.n	8007016 <HAL_ADC_ConfigChannel+0x3aa>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2103      	movs	r1, #3
 8007006:	4618      	mov	r0, r3
 8007008:	f7ff f9c8 	bl	800639c <LL_ADC_GetOffsetChannel>
 800700c:	4603      	mov	r3, r0
 800700e:	0e9b      	lsrs	r3, r3, #26
 8007010:	f003 021f 	and.w	r2, r3, #31
 8007014:	e017      	b.n	8007046 <HAL_ADC_ConfigChannel+0x3da>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2103      	movs	r1, #3
 800701c:	4618      	mov	r0, r3
 800701e:	f7ff f9bd 	bl	800639c <LL_ADC_GetOffsetChannel>
 8007022:	4603      	mov	r3, r0
 8007024:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007026:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007028:	fa93 f3a3 	rbit	r3, r3
 800702c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800702e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007030:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8007032:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007034:	2b00      	cmp	r3, #0
 8007036:	d101      	bne.n	800703c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8007038:	2320      	movs	r3, #32
 800703a:	e003      	b.n	8007044 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800703c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800703e:	fab3 f383 	clz	r3, r3
 8007042:	b2db      	uxtb	r3, r3
 8007044:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800704e:	2b00      	cmp	r3, #0
 8007050:	d105      	bne.n	800705e <HAL_ADC_ConfigChannel+0x3f2>
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	0e9b      	lsrs	r3, r3, #26
 8007058:	f003 031f 	and.w	r3, r3, #31
 800705c:	e011      	b.n	8007082 <HAL_ADC_ConfigChannel+0x416>
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007064:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007066:	fa93 f3a3 	rbit	r3, r3
 800706a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800706c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800706e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8007070:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007072:	2b00      	cmp	r3, #0
 8007074:	d101      	bne.n	800707a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8007076:	2320      	movs	r3, #32
 8007078:	e003      	b.n	8007082 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800707a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800707c:	fab3 f383 	clz	r3, r3
 8007080:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007082:	429a      	cmp	r2, r3
 8007084:	d106      	bne.n	8007094 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2200      	movs	r2, #0
 800708c:	2103      	movs	r1, #3
 800708e:	4618      	mov	r0, r3
 8007090:	f7ff f99a 	bl	80063c8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4618      	mov	r0, r3
 800709a:	f7ff fae5 	bl	8006668 <LL_ADC_IsEnabled>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f040 813d 	bne.w	8007320 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6818      	ldr	r0, [r3, #0]
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	6819      	ldr	r1, [r3, #0]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	461a      	mov	r2, r3
 80070b4:	f7ff fa44 	bl	8006540 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	68db      	ldr	r3, [r3, #12]
 80070bc:	4aa2      	ldr	r2, [pc, #648]	; (8007348 <HAL_ADC_ConfigChannel+0x6dc>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	f040 812e 	bne.w	8007320 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d10b      	bne.n	80070ec <HAL_ADC_ConfigChannel+0x480>
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	0e9b      	lsrs	r3, r3, #26
 80070da:	3301      	adds	r3, #1
 80070dc:	f003 031f 	and.w	r3, r3, #31
 80070e0:	2b09      	cmp	r3, #9
 80070e2:	bf94      	ite	ls
 80070e4:	2301      	movls	r3, #1
 80070e6:	2300      	movhi	r3, #0
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	e019      	b.n	8007120 <HAL_ADC_ConfigChannel+0x4b4>
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070f4:	fa93 f3a3 	rbit	r3, r3
 80070f8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80070fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070fc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80070fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007100:	2b00      	cmp	r3, #0
 8007102:	d101      	bne.n	8007108 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8007104:	2320      	movs	r3, #32
 8007106:	e003      	b.n	8007110 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8007108:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800710a:	fab3 f383 	clz	r3, r3
 800710e:	b2db      	uxtb	r3, r3
 8007110:	3301      	adds	r3, #1
 8007112:	f003 031f 	and.w	r3, r3, #31
 8007116:	2b09      	cmp	r3, #9
 8007118:	bf94      	ite	ls
 800711a:	2301      	movls	r3, #1
 800711c:	2300      	movhi	r3, #0
 800711e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007120:	2b00      	cmp	r3, #0
 8007122:	d079      	beq.n	8007218 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800712c:	2b00      	cmp	r3, #0
 800712e:	d107      	bne.n	8007140 <HAL_ADC_ConfigChannel+0x4d4>
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	0e9b      	lsrs	r3, r3, #26
 8007136:	3301      	adds	r3, #1
 8007138:	069b      	lsls	r3, r3, #26
 800713a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800713e:	e015      	b.n	800716c <HAL_ADC_ConfigChannel+0x500>
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007146:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007148:	fa93 f3a3 	rbit	r3, r3
 800714c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800714e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007150:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8007152:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007154:	2b00      	cmp	r3, #0
 8007156:	d101      	bne.n	800715c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8007158:	2320      	movs	r3, #32
 800715a:	e003      	b.n	8007164 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800715c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800715e:	fab3 f383 	clz	r3, r3
 8007162:	b2db      	uxtb	r3, r3
 8007164:	3301      	adds	r3, #1
 8007166:	069b      	lsls	r3, r3, #26
 8007168:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007174:	2b00      	cmp	r3, #0
 8007176:	d109      	bne.n	800718c <HAL_ADC_ConfigChannel+0x520>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	0e9b      	lsrs	r3, r3, #26
 800717e:	3301      	adds	r3, #1
 8007180:	f003 031f 	and.w	r3, r3, #31
 8007184:	2101      	movs	r1, #1
 8007186:	fa01 f303 	lsl.w	r3, r1, r3
 800718a:	e017      	b.n	80071bc <HAL_ADC_ConfigChannel+0x550>
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007192:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007194:	fa93 f3a3 	rbit	r3, r3
 8007198:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800719a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800719c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800719e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d101      	bne.n	80071a8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80071a4:	2320      	movs	r3, #32
 80071a6:	e003      	b.n	80071b0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80071a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071aa:	fab3 f383 	clz	r3, r3
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	3301      	adds	r3, #1
 80071b2:	f003 031f 	and.w	r3, r3, #31
 80071b6:	2101      	movs	r1, #1
 80071b8:	fa01 f303 	lsl.w	r3, r1, r3
 80071bc:	ea42 0103 	orr.w	r1, r2, r3
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10a      	bne.n	80071e2 <HAL_ADC_ConfigChannel+0x576>
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	0e9b      	lsrs	r3, r3, #26
 80071d2:	3301      	adds	r3, #1
 80071d4:	f003 021f 	and.w	r2, r3, #31
 80071d8:	4613      	mov	r3, r2
 80071da:	005b      	lsls	r3, r3, #1
 80071dc:	4413      	add	r3, r2
 80071de:	051b      	lsls	r3, r3, #20
 80071e0:	e018      	b.n	8007214 <HAL_ADC_ConfigChannel+0x5a8>
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ea:	fa93 f3a3 	rbit	r3, r3
 80071ee:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80071f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80071f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d101      	bne.n	80071fe <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80071fa:	2320      	movs	r3, #32
 80071fc:	e003      	b.n	8007206 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80071fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007200:	fab3 f383 	clz	r3, r3
 8007204:	b2db      	uxtb	r3, r3
 8007206:	3301      	adds	r3, #1
 8007208:	f003 021f 	and.w	r2, r3, #31
 800720c:	4613      	mov	r3, r2
 800720e:	005b      	lsls	r3, r3, #1
 8007210:	4413      	add	r3, r2
 8007212:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007214:	430b      	orrs	r3, r1
 8007216:	e07e      	b.n	8007316 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007220:	2b00      	cmp	r3, #0
 8007222:	d107      	bne.n	8007234 <HAL_ADC_ConfigChannel+0x5c8>
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	0e9b      	lsrs	r3, r3, #26
 800722a:	3301      	adds	r3, #1
 800722c:	069b      	lsls	r3, r3, #26
 800722e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007232:	e015      	b.n	8007260 <HAL_ADC_ConfigChannel+0x5f4>
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800723a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800723c:	fa93 f3a3 	rbit	r3, r3
 8007240:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8007242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007244:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8007246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007248:	2b00      	cmp	r3, #0
 800724a:	d101      	bne.n	8007250 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800724c:	2320      	movs	r3, #32
 800724e:	e003      	b.n	8007258 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8007250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007252:	fab3 f383 	clz	r3, r3
 8007256:	b2db      	uxtb	r3, r3
 8007258:	3301      	adds	r3, #1
 800725a:	069b      	lsls	r3, r3, #26
 800725c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007268:	2b00      	cmp	r3, #0
 800726a:	d109      	bne.n	8007280 <HAL_ADC_ConfigChannel+0x614>
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	0e9b      	lsrs	r3, r3, #26
 8007272:	3301      	adds	r3, #1
 8007274:	f003 031f 	and.w	r3, r3, #31
 8007278:	2101      	movs	r1, #1
 800727a:	fa01 f303 	lsl.w	r3, r1, r3
 800727e:	e017      	b.n	80072b0 <HAL_ADC_ConfigChannel+0x644>
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007286:	6a3b      	ldr	r3, [r7, #32]
 8007288:	fa93 f3a3 	rbit	r3, r3
 800728c:	61fb      	str	r3, [r7, #28]
  return result;
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8007292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8007298:	2320      	movs	r3, #32
 800729a:	e003      	b.n	80072a4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800729c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729e:	fab3 f383 	clz	r3, r3
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	3301      	adds	r3, #1
 80072a6:	f003 031f 	and.w	r3, r3, #31
 80072aa:	2101      	movs	r1, #1
 80072ac:	fa01 f303 	lsl.w	r3, r1, r3
 80072b0:	ea42 0103 	orr.w	r1, r2, r3
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d10d      	bne.n	80072dc <HAL_ADC_ConfigChannel+0x670>
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	0e9b      	lsrs	r3, r3, #26
 80072c6:	3301      	adds	r3, #1
 80072c8:	f003 021f 	and.w	r2, r3, #31
 80072cc:	4613      	mov	r3, r2
 80072ce:	005b      	lsls	r3, r3, #1
 80072d0:	4413      	add	r3, r2
 80072d2:	3b1e      	subs	r3, #30
 80072d4:	051b      	lsls	r3, r3, #20
 80072d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80072da:	e01b      	b.n	8007314 <HAL_ADC_ConfigChannel+0x6a8>
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	fa93 f3a3 	rbit	r3, r3
 80072e8:	613b      	str	r3, [r7, #16]
  return result;
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80072ee:	69bb      	ldr	r3, [r7, #24]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d101      	bne.n	80072f8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80072f4:	2320      	movs	r3, #32
 80072f6:	e003      	b.n	8007300 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80072f8:	69bb      	ldr	r3, [r7, #24]
 80072fa:	fab3 f383 	clz	r3, r3
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	3301      	adds	r3, #1
 8007302:	f003 021f 	and.w	r2, r3, #31
 8007306:	4613      	mov	r3, r2
 8007308:	005b      	lsls	r3, r3, #1
 800730a:	4413      	add	r3, r2
 800730c:	3b1e      	subs	r3, #30
 800730e:	051b      	lsls	r3, r3, #20
 8007310:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007314:	430b      	orrs	r3, r1
 8007316:	683a      	ldr	r2, [r7, #0]
 8007318:	6892      	ldr	r2, [r2, #8]
 800731a:	4619      	mov	r1, r3
 800731c:	f7ff f8e4 	bl	80064e8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	4b09      	ldr	r3, [pc, #36]	; (800734c <HAL_ADC_ConfigChannel+0x6e0>)
 8007326:	4013      	ands	r3, r2
 8007328:	2b00      	cmp	r3, #0
 800732a:	f000 80be 	beq.w	80074aa <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007336:	d004      	beq.n	8007342 <HAL_ADC_ConfigChannel+0x6d6>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a04      	ldr	r2, [pc, #16]	; (8007350 <HAL_ADC_ConfigChannel+0x6e4>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d10a      	bne.n	8007358 <HAL_ADC_ConfigChannel+0x6ec>
 8007342:	4b04      	ldr	r3, [pc, #16]	; (8007354 <HAL_ADC_ConfigChannel+0x6e8>)
 8007344:	e009      	b.n	800735a <HAL_ADC_ConfigChannel+0x6ee>
 8007346:	bf00      	nop
 8007348:	407f0000 	.word	0x407f0000
 800734c:	80080000 	.word	0x80080000
 8007350:	50000100 	.word	0x50000100
 8007354:	50000300 	.word	0x50000300
 8007358:	4b59      	ldr	r3, [pc, #356]	; (80074c0 <HAL_ADC_ConfigChannel+0x854>)
 800735a:	4618      	mov	r0, r3
 800735c:	f7fe ffec 	bl	8006338 <LL_ADC_GetCommonPathInternalCh>
 8007360:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a56      	ldr	r2, [pc, #344]	; (80074c4 <HAL_ADC_ConfigChannel+0x858>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d004      	beq.n	8007378 <HAL_ADC_ConfigChannel+0x70c>
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a55      	ldr	r2, [pc, #340]	; (80074c8 <HAL_ADC_ConfigChannel+0x85c>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d13a      	bne.n	80073ee <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007378:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800737c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007380:	2b00      	cmp	r3, #0
 8007382:	d134      	bne.n	80073ee <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800738c:	d005      	beq.n	800739a <HAL_ADC_ConfigChannel+0x72e>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a4e      	ldr	r2, [pc, #312]	; (80074cc <HAL_ADC_ConfigChannel+0x860>)
 8007394:	4293      	cmp	r3, r2
 8007396:	f040 8085 	bne.w	80074a4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80073a2:	d004      	beq.n	80073ae <HAL_ADC_ConfigChannel+0x742>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a49      	ldr	r2, [pc, #292]	; (80074d0 <HAL_ADC_ConfigChannel+0x864>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d101      	bne.n	80073b2 <HAL_ADC_ConfigChannel+0x746>
 80073ae:	4a49      	ldr	r2, [pc, #292]	; (80074d4 <HAL_ADC_ConfigChannel+0x868>)
 80073b0:	e000      	b.n	80073b4 <HAL_ADC_ConfigChannel+0x748>
 80073b2:	4a43      	ldr	r2, [pc, #268]	; (80074c0 <HAL_ADC_ConfigChannel+0x854>)
 80073b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80073b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80073bc:	4619      	mov	r1, r3
 80073be:	4610      	mov	r0, r2
 80073c0:	f7fe ffa7 	bl	8006312 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80073c4:	4b44      	ldr	r3, [pc, #272]	; (80074d8 <HAL_ADC_ConfigChannel+0x86c>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	099b      	lsrs	r3, r3, #6
 80073ca:	4a44      	ldr	r2, [pc, #272]	; (80074dc <HAL_ADC_ConfigChannel+0x870>)
 80073cc:	fba2 2303 	umull	r2, r3, r2, r3
 80073d0:	099b      	lsrs	r3, r3, #6
 80073d2:	1c5a      	adds	r2, r3, #1
 80073d4:	4613      	mov	r3, r2
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	4413      	add	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80073de:	e002      	b.n	80073e6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	3b01      	subs	r3, #1
 80073e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d1f9      	bne.n	80073e0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80073ec:	e05a      	b.n	80074a4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a3b      	ldr	r2, [pc, #236]	; (80074e0 <HAL_ADC_ConfigChannel+0x874>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d125      	bne.n	8007444 <HAL_ADC_ConfigChannel+0x7d8>
 80073f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80073fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007400:	2b00      	cmp	r3, #0
 8007402:	d11f      	bne.n	8007444 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a31      	ldr	r2, [pc, #196]	; (80074d0 <HAL_ADC_ConfigChannel+0x864>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d104      	bne.n	8007418 <HAL_ADC_ConfigChannel+0x7ac>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a34      	ldr	r2, [pc, #208]	; (80074e4 <HAL_ADC_ConfigChannel+0x878>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d047      	beq.n	80074a8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007420:	d004      	beq.n	800742c <HAL_ADC_ConfigChannel+0x7c0>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a2a      	ldr	r2, [pc, #168]	; (80074d0 <HAL_ADC_ConfigChannel+0x864>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d101      	bne.n	8007430 <HAL_ADC_ConfigChannel+0x7c4>
 800742c:	4a29      	ldr	r2, [pc, #164]	; (80074d4 <HAL_ADC_ConfigChannel+0x868>)
 800742e:	e000      	b.n	8007432 <HAL_ADC_ConfigChannel+0x7c6>
 8007430:	4a23      	ldr	r2, [pc, #140]	; (80074c0 <HAL_ADC_ConfigChannel+0x854>)
 8007432:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007436:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800743a:	4619      	mov	r1, r3
 800743c:	4610      	mov	r0, r2
 800743e:	f7fe ff68 	bl	8006312 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007442:	e031      	b.n	80074a8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a27      	ldr	r2, [pc, #156]	; (80074e8 <HAL_ADC_ConfigChannel+0x87c>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d12d      	bne.n	80074aa <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800744e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d127      	bne.n	80074aa <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a1c      	ldr	r2, [pc, #112]	; (80074d0 <HAL_ADC_ConfigChannel+0x864>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d022      	beq.n	80074aa <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800746c:	d004      	beq.n	8007478 <HAL_ADC_ConfigChannel+0x80c>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a17      	ldr	r2, [pc, #92]	; (80074d0 <HAL_ADC_ConfigChannel+0x864>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d101      	bne.n	800747c <HAL_ADC_ConfigChannel+0x810>
 8007478:	4a16      	ldr	r2, [pc, #88]	; (80074d4 <HAL_ADC_ConfigChannel+0x868>)
 800747a:	e000      	b.n	800747e <HAL_ADC_ConfigChannel+0x812>
 800747c:	4a10      	ldr	r2, [pc, #64]	; (80074c0 <HAL_ADC_ConfigChannel+0x854>)
 800747e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007482:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007486:	4619      	mov	r1, r3
 8007488:	4610      	mov	r0, r2
 800748a:	f7fe ff42 	bl	8006312 <LL_ADC_SetCommonPathInternalCh>
 800748e:	e00c      	b.n	80074aa <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007494:	f043 0220 	orr.w	r2, r3, #32
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80074a2:	e002      	b.n	80074aa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80074a4:	bf00      	nop
 80074a6:	e000      	b.n	80074aa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80074a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80074b2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	37d8      	adds	r7, #216	; 0xd8
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	50000700 	.word	0x50000700
 80074c4:	c3210000 	.word	0xc3210000
 80074c8:	90c00010 	.word	0x90c00010
 80074cc:	50000600 	.word	0x50000600
 80074d0:	50000100 	.word	0x50000100
 80074d4:	50000300 	.word	0x50000300
 80074d8:	20000000 	.word	0x20000000
 80074dc:	053e2d63 	.word	0x053e2d63
 80074e0:	c7520000 	.word	0xc7520000
 80074e4:	50000500 	.word	0x50000500
 80074e8:	cb840000 	.word	0xcb840000

080074ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4618      	mov	r0, r3
 80074fa:	f7ff f8b5 	bl	8006668 <LL_ADC_IsEnabled>
 80074fe:	4603      	mov	r3, r0
 8007500:	2b00      	cmp	r3, #0
 8007502:	d14d      	bne.n	80075a0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	689a      	ldr	r2, [r3, #8]
 800750a:	4b28      	ldr	r3, [pc, #160]	; (80075ac <ADC_Enable+0xc0>)
 800750c:	4013      	ands	r3, r2
 800750e:	2b00      	cmp	r3, #0
 8007510:	d00d      	beq.n	800752e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007516:	f043 0210 	orr.w	r2, r3, #16
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007522:	f043 0201 	orr.w	r2, r3, #1
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	e039      	b.n	80075a2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4618      	mov	r0, r3
 8007534:	f7ff f884 	bl	8006640 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007538:	f7fe feaa 	bl	8006290 <HAL_GetTick>
 800753c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800753e:	e028      	b.n	8007592 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4618      	mov	r0, r3
 8007546:	f7ff f88f 	bl	8006668 <LL_ADC_IsEnabled>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d104      	bne.n	800755a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4618      	mov	r0, r3
 8007556:	f7ff f873 	bl	8006640 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800755a:	f7fe fe99 	bl	8006290 <HAL_GetTick>
 800755e:	4602      	mov	r2, r0
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	1ad3      	subs	r3, r2, r3
 8007564:	2b02      	cmp	r3, #2
 8007566:	d914      	bls.n	8007592 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 0301 	and.w	r3, r3, #1
 8007572:	2b01      	cmp	r3, #1
 8007574:	d00d      	beq.n	8007592 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800757a:	f043 0210 	orr.w	r2, r3, #16
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007586:	f043 0201 	orr.w	r2, r3, #1
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e007      	b.n	80075a2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0301 	and.w	r3, r3, #1
 800759c:	2b01      	cmp	r3, #1
 800759e:	d1cf      	bne.n	8007540 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80075a0:	2300      	movs	r3, #0
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	8000003f 	.word	0x8000003f

080075b0 <LL_ADC_IsEnabled>:
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f003 0301 	and.w	r3, r3, #1
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d101      	bne.n	80075c8 <LL_ADC_IsEnabled+0x18>
 80075c4:	2301      	movs	r3, #1
 80075c6:	e000      	b.n	80075ca <LL_ADC_IsEnabled+0x1a>
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	370c      	adds	r7, #12
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr

080075d6 <LL_ADC_REG_IsConversionOngoing>:
{
 80075d6:	b480      	push	{r7}
 80075d8:	b083      	sub	sp, #12
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	f003 0304 	and.w	r3, r3, #4
 80075e6:	2b04      	cmp	r3, #4
 80075e8:	d101      	bne.n	80075ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80075ea:	2301      	movs	r3, #1
 80075ec:	e000      	b.n	80075f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80075ee:	2300      	movs	r3, #0
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80075fc:	b590      	push	{r4, r7, lr}
 80075fe:	b0a1      	sub	sp, #132	; 0x84
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007606:	2300      	movs	r3, #0
 8007608:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007612:	2b01      	cmp	r3, #1
 8007614:	d101      	bne.n	800761a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007616:	2302      	movs	r3, #2
 8007618:	e0e7      	b.n	80077ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2201      	movs	r2, #1
 800761e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8007622:	2300      	movs	r3, #0
 8007624:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8007626:	2300      	movs	r3, #0
 8007628:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007632:	d102      	bne.n	800763a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007634:	4b6f      	ldr	r3, [pc, #444]	; (80077f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007636:	60bb      	str	r3, [r7, #8]
 8007638:	e009      	b.n	800764e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a6e      	ldr	r2, [pc, #440]	; (80077f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d102      	bne.n	800764a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8007644:	4b6d      	ldr	r3, [pc, #436]	; (80077fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007646:	60bb      	str	r3, [r7, #8]
 8007648:	e001      	b.n	800764e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800764a:	2300      	movs	r3, #0
 800764c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d10b      	bne.n	800766c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007658:	f043 0220 	orr.w	r2, r3, #32
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8007668:	2301      	movs	r3, #1
 800766a:	e0be      	b.n	80077ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	4618      	mov	r0, r3
 8007670:	f7ff ffb1 	bl	80075d6 <LL_ADC_REG_IsConversionOngoing>
 8007674:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4618      	mov	r0, r3
 800767c:	f7ff ffab 	bl	80075d6 <LL_ADC_REG_IsConversionOngoing>
 8007680:	4603      	mov	r3, r0
 8007682:	2b00      	cmp	r3, #0
 8007684:	f040 80a0 	bne.w	80077c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007688:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800768a:	2b00      	cmp	r3, #0
 800768c:	f040 809c 	bne.w	80077c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007698:	d004      	beq.n	80076a4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a55      	ldr	r2, [pc, #340]	; (80077f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d101      	bne.n	80076a8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80076a4:	4b56      	ldr	r3, [pc, #344]	; (8007800 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80076a6:	e000      	b.n	80076aa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80076a8:	4b56      	ldr	r3, [pc, #344]	; (8007804 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80076aa:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d04b      	beq.n	800774c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80076b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	6859      	ldr	r1, [r3, #4]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80076c6:	035b      	lsls	r3, r3, #13
 80076c8:	430b      	orrs	r3, r1
 80076ca:	431a      	orrs	r2, r3
 80076cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076ce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80076d8:	d004      	beq.n	80076e4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a45      	ldr	r2, [pc, #276]	; (80077f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d10f      	bne.n	8007704 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80076e4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80076e8:	f7ff ff62 	bl	80075b0 <LL_ADC_IsEnabled>
 80076ec:	4604      	mov	r4, r0
 80076ee:	4841      	ldr	r0, [pc, #260]	; (80077f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80076f0:	f7ff ff5e 	bl	80075b0 <LL_ADC_IsEnabled>
 80076f4:	4603      	mov	r3, r0
 80076f6:	4323      	orrs	r3, r4
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	bf0c      	ite	eq
 80076fc:	2301      	moveq	r3, #1
 80076fe:	2300      	movne	r3, #0
 8007700:	b2db      	uxtb	r3, r3
 8007702:	e012      	b.n	800772a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8007704:	483c      	ldr	r0, [pc, #240]	; (80077f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007706:	f7ff ff53 	bl	80075b0 <LL_ADC_IsEnabled>
 800770a:	4604      	mov	r4, r0
 800770c:	483b      	ldr	r0, [pc, #236]	; (80077fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800770e:	f7ff ff4f 	bl	80075b0 <LL_ADC_IsEnabled>
 8007712:	4603      	mov	r3, r0
 8007714:	431c      	orrs	r4, r3
 8007716:	483c      	ldr	r0, [pc, #240]	; (8007808 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007718:	f7ff ff4a 	bl	80075b0 <LL_ADC_IsEnabled>
 800771c:	4603      	mov	r3, r0
 800771e:	4323      	orrs	r3, r4
 8007720:	2b00      	cmp	r3, #0
 8007722:	bf0c      	ite	eq
 8007724:	2301      	moveq	r3, #1
 8007726:	2300      	movne	r3, #0
 8007728:	b2db      	uxtb	r3, r3
 800772a:	2b00      	cmp	r3, #0
 800772c:	d056      	beq.n	80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800772e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007736:	f023 030f 	bic.w	r3, r3, #15
 800773a:	683a      	ldr	r2, [r7, #0]
 800773c:	6811      	ldr	r1, [r2, #0]
 800773e:	683a      	ldr	r2, [r7, #0]
 8007740:	6892      	ldr	r2, [r2, #8]
 8007742:	430a      	orrs	r2, r1
 8007744:	431a      	orrs	r2, r3
 8007746:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007748:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800774a:	e047      	b.n	80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800774c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007754:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007756:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007760:	d004      	beq.n	800776c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a23      	ldr	r2, [pc, #140]	; (80077f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d10f      	bne.n	800778c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800776c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007770:	f7ff ff1e 	bl	80075b0 <LL_ADC_IsEnabled>
 8007774:	4604      	mov	r4, r0
 8007776:	481f      	ldr	r0, [pc, #124]	; (80077f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007778:	f7ff ff1a 	bl	80075b0 <LL_ADC_IsEnabled>
 800777c:	4603      	mov	r3, r0
 800777e:	4323      	orrs	r3, r4
 8007780:	2b00      	cmp	r3, #0
 8007782:	bf0c      	ite	eq
 8007784:	2301      	moveq	r3, #1
 8007786:	2300      	movne	r3, #0
 8007788:	b2db      	uxtb	r3, r3
 800778a:	e012      	b.n	80077b2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800778c:	481a      	ldr	r0, [pc, #104]	; (80077f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800778e:	f7ff ff0f 	bl	80075b0 <LL_ADC_IsEnabled>
 8007792:	4604      	mov	r4, r0
 8007794:	4819      	ldr	r0, [pc, #100]	; (80077fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007796:	f7ff ff0b 	bl	80075b0 <LL_ADC_IsEnabled>
 800779a:	4603      	mov	r3, r0
 800779c:	431c      	orrs	r4, r3
 800779e:	481a      	ldr	r0, [pc, #104]	; (8007808 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80077a0:	f7ff ff06 	bl	80075b0 <LL_ADC_IsEnabled>
 80077a4:	4603      	mov	r3, r0
 80077a6:	4323      	orrs	r3, r4
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	bf0c      	ite	eq
 80077ac:	2301      	moveq	r3, #1
 80077ae:	2300      	movne	r3, #0
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d012      	beq.n	80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80077b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80077be:	f023 030f 	bic.w	r3, r3, #15
 80077c2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80077c4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80077c6:	e009      	b.n	80077dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077cc:	f043 0220 	orr.w	r2, r3, #32
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80077da:	e000      	b.n	80077de <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80077dc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80077e6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3784      	adds	r7, #132	; 0x84
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd90      	pop	{r4, r7, pc}
 80077f2:	bf00      	nop
 80077f4:	50000100 	.word	0x50000100
 80077f8:	50000400 	.word	0x50000400
 80077fc:	50000500 	.word	0x50000500
 8007800:	50000300 	.word	0x50000300
 8007804:	50000700 	.word	0x50000700
 8007808:	50000600 	.word	0x50000600

0800780c <__NVIC_SetPriorityGrouping>:
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f003 0307 	and.w	r3, r3, #7
 800781a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800781c:	4b0c      	ldr	r3, [pc, #48]	; (8007850 <__NVIC_SetPriorityGrouping+0x44>)
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007822:	68ba      	ldr	r2, [r7, #8]
 8007824:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007828:	4013      	ands	r3, r2
 800782a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007834:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800783c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800783e:	4a04      	ldr	r2, [pc, #16]	; (8007850 <__NVIC_SetPriorityGrouping+0x44>)
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	60d3      	str	r3, [r2, #12]
}
 8007844:	bf00      	nop
 8007846:	3714      	adds	r7, #20
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr
 8007850:	e000ed00 	.word	0xe000ed00

08007854 <__NVIC_GetPriorityGrouping>:
{
 8007854:	b480      	push	{r7}
 8007856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007858:	4b04      	ldr	r3, [pc, #16]	; (800786c <__NVIC_GetPriorityGrouping+0x18>)
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	0a1b      	lsrs	r3, r3, #8
 800785e:	f003 0307 	and.w	r3, r3, #7
}
 8007862:	4618      	mov	r0, r3
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr
 800786c:	e000ed00 	.word	0xe000ed00

08007870 <__NVIC_EnableIRQ>:
{
 8007870:	b480      	push	{r7}
 8007872:	b083      	sub	sp, #12
 8007874:	af00      	add	r7, sp, #0
 8007876:	4603      	mov	r3, r0
 8007878:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800787a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800787e:	2b00      	cmp	r3, #0
 8007880:	db0b      	blt.n	800789a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007882:	79fb      	ldrb	r3, [r7, #7]
 8007884:	f003 021f 	and.w	r2, r3, #31
 8007888:	4907      	ldr	r1, [pc, #28]	; (80078a8 <__NVIC_EnableIRQ+0x38>)
 800788a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800788e:	095b      	lsrs	r3, r3, #5
 8007890:	2001      	movs	r0, #1
 8007892:	fa00 f202 	lsl.w	r2, r0, r2
 8007896:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800789a:	bf00      	nop
 800789c:	370c      	adds	r7, #12
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	e000e100 	.word	0xe000e100

080078ac <__NVIC_SetPriority>:
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	4603      	mov	r3, r0
 80078b4:	6039      	str	r1, [r7, #0]
 80078b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	db0a      	blt.n	80078d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	490c      	ldr	r1, [pc, #48]	; (80078f8 <__NVIC_SetPriority+0x4c>)
 80078c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078ca:	0112      	lsls	r2, r2, #4
 80078cc:	b2d2      	uxtb	r2, r2
 80078ce:	440b      	add	r3, r1
 80078d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80078d4:	e00a      	b.n	80078ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	b2da      	uxtb	r2, r3
 80078da:	4908      	ldr	r1, [pc, #32]	; (80078fc <__NVIC_SetPriority+0x50>)
 80078dc:	79fb      	ldrb	r3, [r7, #7]
 80078de:	f003 030f 	and.w	r3, r3, #15
 80078e2:	3b04      	subs	r3, #4
 80078e4:	0112      	lsls	r2, r2, #4
 80078e6:	b2d2      	uxtb	r2, r2
 80078e8:	440b      	add	r3, r1
 80078ea:	761a      	strb	r2, [r3, #24]
}
 80078ec:	bf00      	nop
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr
 80078f8:	e000e100 	.word	0xe000e100
 80078fc:	e000ed00 	.word	0xe000ed00

08007900 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007900:	b480      	push	{r7}
 8007902:	b089      	sub	sp, #36	; 0x24
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f003 0307 	and.w	r3, r3, #7
 8007912:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	f1c3 0307 	rsb	r3, r3, #7
 800791a:	2b04      	cmp	r3, #4
 800791c:	bf28      	it	cs
 800791e:	2304      	movcs	r3, #4
 8007920:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	3304      	adds	r3, #4
 8007926:	2b06      	cmp	r3, #6
 8007928:	d902      	bls.n	8007930 <NVIC_EncodePriority+0x30>
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	3b03      	subs	r3, #3
 800792e:	e000      	b.n	8007932 <NVIC_EncodePriority+0x32>
 8007930:	2300      	movs	r3, #0
 8007932:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007934:	f04f 32ff 	mov.w	r2, #4294967295
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	fa02 f303 	lsl.w	r3, r2, r3
 800793e:	43da      	mvns	r2, r3
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	401a      	ands	r2, r3
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007948:	f04f 31ff 	mov.w	r1, #4294967295
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	fa01 f303 	lsl.w	r3, r1, r3
 8007952:	43d9      	mvns	r1, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007958:	4313      	orrs	r3, r2
         );
}
 800795a:	4618      	mov	r0, r3
 800795c:	3724      	adds	r7, #36	; 0x24
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr
	...

08007968 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	3b01      	subs	r3, #1
 8007974:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007978:	d301      	bcc.n	800797e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800797a:	2301      	movs	r3, #1
 800797c:	e00f      	b.n	800799e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800797e:	4a0a      	ldr	r2, [pc, #40]	; (80079a8 <SysTick_Config+0x40>)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	3b01      	subs	r3, #1
 8007984:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007986:	210f      	movs	r1, #15
 8007988:	f04f 30ff 	mov.w	r0, #4294967295
 800798c:	f7ff ff8e 	bl	80078ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007990:	4b05      	ldr	r3, [pc, #20]	; (80079a8 <SysTick_Config+0x40>)
 8007992:	2200      	movs	r2, #0
 8007994:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007996:	4b04      	ldr	r3, [pc, #16]	; (80079a8 <SysTick_Config+0x40>)
 8007998:	2207      	movs	r2, #7
 800799a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3708      	adds	r7, #8
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	e000e010 	.word	0xe000e010

080079ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7ff ff29 	bl	800780c <__NVIC_SetPriorityGrouping>
}
 80079ba:	bf00      	nop
 80079bc:	3708      	adds	r7, #8
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b086      	sub	sp, #24
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	4603      	mov	r3, r0
 80079ca:	60b9      	str	r1, [r7, #8]
 80079cc:	607a      	str	r2, [r7, #4]
 80079ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80079d0:	f7ff ff40 	bl	8007854 <__NVIC_GetPriorityGrouping>
 80079d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	68b9      	ldr	r1, [r7, #8]
 80079da:	6978      	ldr	r0, [r7, #20]
 80079dc:	f7ff ff90 	bl	8007900 <NVIC_EncodePriority>
 80079e0:	4602      	mov	r2, r0
 80079e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079e6:	4611      	mov	r1, r2
 80079e8:	4618      	mov	r0, r3
 80079ea:	f7ff ff5f 	bl	80078ac <__NVIC_SetPriority>
}
 80079ee:	bf00      	nop
 80079f0:	3718      	adds	r7, #24
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b082      	sub	sp, #8
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	4603      	mov	r3, r0
 80079fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7ff ff33 	bl	8007870 <__NVIC_EnableIRQ>
}
 8007a0a:	bf00      	nop
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b082      	sub	sp, #8
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f7ff ffa4 	bl	8007968 <SysTick_Config>
 8007a20:	4603      	mov	r3, r0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3708      	adds	r7, #8
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b085      	sub	sp, #20
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a32:	2300      	movs	r3, #0
 8007a34:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	d005      	beq.n	8007a4e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2204      	movs	r2, #4
 8007a46:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	73fb      	strb	r3, [r7, #15]
 8007a4c:	e037      	b.n	8007abe <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f022 020e 	bic.w	r2, r2, #14
 8007a5c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a6c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f022 0201 	bic.w	r2, r2, #1
 8007a7c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a82:	f003 021f 	and.w	r2, r3, #31
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8a:	2101      	movs	r1, #1
 8007a8c:	fa01 f202 	lsl.w	r2, r1, r2
 8007a90:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007a9a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d00c      	beq.n	8007abe <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ab2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007abc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8007ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3714      	adds	r7, #20
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b084      	sub	sp, #16
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	2b02      	cmp	r3, #2
 8007af2:	d00d      	beq.n	8007b10 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2204      	movs	r2, #4
 8007af8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2201      	movs	r2, #1
 8007afe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	73fb      	strb	r3, [r7, #15]
 8007b0e:	e047      	b.n	8007ba0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f022 020e 	bic.w	r2, r2, #14
 8007b1e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f022 0201 	bic.w	r2, r2, #1
 8007b2e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b44:	f003 021f 	and.w	r2, r3, #31
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b4c:	2101      	movs	r1, #1
 8007b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8007b52:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007b5c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00c      	beq.n	8007b80 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b74:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007b7e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d003      	beq.n	8007ba0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	4798      	blx	r3
    }
  }
  return status;
 8007ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3710      	adds	r7, #16
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
	...

08007bac <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d101      	bne.n	8007bbe <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e147      	b.n	8007e4e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d106      	bne.n	8007bd8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f7fa fbe8 	bl	80023a8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	699a      	ldr	r2, [r3, #24]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f022 0210 	bic.w	r2, r2, #16
 8007be6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007be8:	f7fe fb52 	bl	8006290 <HAL_GetTick>
 8007bec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007bee:	e012      	b.n	8007c16 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007bf0:	f7fe fb4e 	bl	8006290 <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	1ad3      	subs	r3, r2, r3
 8007bfa:	2b0a      	cmp	r3, #10
 8007bfc:	d90b      	bls.n	8007c16 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c02:	f043 0201 	orr.w	r2, r3, #1
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2203      	movs	r2, #3
 8007c0e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e11b      	b.n	8007e4e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	699b      	ldr	r3, [r3, #24]
 8007c1c:	f003 0308 	and.w	r3, r3, #8
 8007c20:	2b08      	cmp	r3, #8
 8007c22:	d0e5      	beq.n	8007bf0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	699a      	ldr	r2, [r3, #24]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f042 0201 	orr.w	r2, r2, #1
 8007c32:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007c34:	f7fe fb2c 	bl	8006290 <HAL_GetTick>
 8007c38:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007c3a:	e012      	b.n	8007c62 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007c3c:	f7fe fb28 	bl	8006290 <HAL_GetTick>
 8007c40:	4602      	mov	r2, r0
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	1ad3      	subs	r3, r2, r3
 8007c46:	2b0a      	cmp	r3, #10
 8007c48:	d90b      	bls.n	8007c62 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c4e:	f043 0201 	orr.w	r2, r3, #1
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2203      	movs	r2, #3
 8007c5a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e0f5      	b.n	8007e4e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	699b      	ldr	r3, [r3, #24]
 8007c68:	f003 0301 	and.w	r3, r3, #1
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d0e5      	beq.n	8007c3c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	699a      	ldr	r2, [r3, #24]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f042 0202 	orr.w	r2, r2, #2
 8007c7e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a74      	ldr	r2, [pc, #464]	; (8007e58 <HAL_FDCAN_Init+0x2ac>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d103      	bne.n	8007c92 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007c8a:	4a74      	ldr	r2, [pc, #464]	; (8007e5c <HAL_FDCAN_Init+0x2b0>)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	7c1b      	ldrb	r3, [r3, #16]
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d108      	bne.n	8007cac <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	699a      	ldr	r2, [r3, #24]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ca8:	619a      	str	r2, [r3, #24]
 8007caa:	e007      	b.n	8007cbc <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	699a      	ldr	r2, [r3, #24]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cba:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	7c5b      	ldrb	r3, [r3, #17]
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d108      	bne.n	8007cd6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	699a      	ldr	r2, [r3, #24]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007cd2:	619a      	str	r2, [r3, #24]
 8007cd4:	e007      	b.n	8007ce6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	699a      	ldr	r2, [r3, #24]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007ce4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	7c9b      	ldrb	r3, [r3, #18]
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d108      	bne.n	8007d00 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	699a      	ldr	r2, [r3, #24]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007cfc:	619a      	str	r2, [r3, #24]
 8007cfe:	e007      	b.n	8007d10 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	699a      	ldr	r2, [r3, #24]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d0e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	689a      	ldr	r2, [r3, #8]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	430a      	orrs	r2, r1
 8007d24:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	699a      	ldr	r2, [r3, #24]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007d34:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	691a      	ldr	r2, [r3, #16]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f022 0210 	bic.w	r2, r2, #16
 8007d44:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d108      	bne.n	8007d60 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	699a      	ldr	r2, [r3, #24]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f042 0204 	orr.w	r2, r2, #4
 8007d5c:	619a      	str	r2, [r3, #24]
 8007d5e:	e02c      	b.n	8007dba <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	68db      	ldr	r3, [r3, #12]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d028      	beq.n	8007dba <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	d01c      	beq.n	8007daa <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	699a      	ldr	r2, [r3, #24]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007d7e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	691a      	ldr	r2, [r3, #16]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f042 0210 	orr.w	r2, r2, #16
 8007d8e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	2b03      	cmp	r3, #3
 8007d96:	d110      	bne.n	8007dba <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	699a      	ldr	r2, [r3, #24]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f042 0220 	orr.w	r2, r2, #32
 8007da6:	619a      	str	r2, [r3, #24]
 8007da8:	e007      	b.n	8007dba <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	699a      	ldr	r2, [r3, #24]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f042 0220 	orr.w	r2, r2, #32
 8007db8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	3b01      	subs	r3, #1
 8007dc0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	69db      	ldr	r3, [r3, #28]
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007dca:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6a1b      	ldr	r3, [r3, #32]
 8007dd0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007dd2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	3b01      	subs	r3, #1
 8007ddc:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007de2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007de4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007dee:	d115      	bne.n	8007e1c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007df4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007dfe:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e04:	3b01      	subs	r3, #1
 8007e06:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007e08:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e10:	3b01      	subs	r3, #1
 8007e12:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007e18:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007e1a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	430a      	orrs	r2, r1
 8007e2e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 fc36 	bl	80086a4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8007e4c:	2300      	movs	r3, #0
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3710      	adds	r7, #16
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
 8007e56:	bf00      	nop
 8007e58:	40006400 	.word	0x40006400
 8007e5c:	40006500 	.word	0x40006500

08007e60 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b087      	sub	sp, #28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e70:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007e72:	7dfb      	ldrb	r3, [r7, #23]
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d002      	beq.n	8007e7e <HAL_FDCAN_ConfigFilter+0x1e>
 8007e78:	7dfb      	ldrb	r3, [r7, #23]
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	d13d      	bne.n	8007efa <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d119      	bne.n	8007eba <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007e92:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	691b      	ldr	r3, [r3, #16]
 8007e98:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8007e9a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	009b      	lsls	r3, r3, #2
 8007eae:	4413      	add	r3, r2
 8007eb0:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	601a      	str	r2, [r3, #0]
 8007eb8:	e01d      	b.n	8007ef6 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	68db      	ldr	r3, [r3, #12]
 8007ebe:	075a      	lsls	r2, r3, #29
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	079a      	lsls	r2, r3, #30
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	695b      	ldr	r3, [r3, #20]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	00db      	lsls	r3, r3, #3
 8007ee0:	4413      	add	r3, r2
 8007ee2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	693a      	ldr	r2, [r7, #16]
 8007ee8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	3304      	adds	r3, #4
 8007eee:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	68fa      	ldr	r2, [r7, #12]
 8007ef4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	e006      	b.n	8007f08 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007efe:	f043 0202 	orr.w	r2, r3, #2
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
  }
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	371c      	adds	r7, #28
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b085      	sub	sp, #20
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
 8007f20:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007f28:	b2db      	uxtb	r3, r3
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d116      	bne.n	8007f5c <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f36:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	011a      	lsls	r2, r3, #4
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	431a      	orrs	r2, r3
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	005b      	lsls	r3, r3, #1
 8007f48:	431a      	orrs	r2, r3
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	431a      	orrs	r2, r3
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	430a      	orrs	r2, r1
 8007f54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	e006      	b.n	8007f6a <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f60:	f043 0204 	orr.w	r2, r3, #4
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
  }
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3714      	adds	r7, #20
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr

08007f76 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007f76:	b480      	push	{r7}
 8007f78:	b083      	sub	sp, #12
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d110      	bne.n	8007fac <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2202      	movs	r2, #2
 8007f8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	699a      	ldr	r2, [r3, #24]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f022 0201 	bic.w	r2, r2, #1
 8007fa0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	e006      	b.n	8007fba <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fb0:	f043 0204 	orr.w	r2, r3, #4
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007fb8:	2301      	movs	r3, #1
  }
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	370c      	adds	r7, #12
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr
	...

08007fc8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b08b      	sub	sp, #44	; 0x2c
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
 8007fd4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007fdc:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8007fde:	7efb      	ldrb	r3, [r7, #27]
 8007fe0:	2b02      	cmp	r3, #2
 8007fe2:	f040 80bc 	bne.w	800815e <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	2b40      	cmp	r3, #64	; 0x40
 8007fea:	d121      	bne.n	8008030 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ff4:	f003 030f 	and.w	r3, r3, #15
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d107      	bne.n	800800c <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008000:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e0af      	b.n	800816c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008014:	0a1b      	lsrs	r3, r3, #8
 8008016:	f003 0303 	and.w	r3, r3, #3
 800801a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8008020:	69fa      	ldr	r2, [r7, #28]
 8008022:	4613      	mov	r3, r2
 8008024:	00db      	lsls	r3, r3, #3
 8008026:	4413      	add	r3, r2
 8008028:	00db      	lsls	r3, r3, #3
 800802a:	440b      	add	r3, r1
 800802c:	627b      	str	r3, [r7, #36]	; 0x24
 800802e:	e020      	b.n	8008072 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008038:	f003 030f 	and.w	r3, r3, #15
 800803c:	2b00      	cmp	r3, #0
 800803e:	d107      	bne.n	8008050 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008044:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800804c:	2301      	movs	r3, #1
 800804e:	e08d      	b.n	800816c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008058:	0a1b      	lsrs	r3, r3, #8
 800805a:	f003 0303 	and.w	r3, r3, #3
 800805e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008064:	69fa      	ldr	r2, [r7, #28]
 8008066:	4613      	mov	r3, r2
 8008068:	00db      	lsls	r3, r3, #3
 800806a:	4413      	add	r3, r2
 800806c:	00db      	lsls	r3, r3, #3
 800806e:	440b      	add	r3, r1
 8008070:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8008072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d107      	bne.n	8008096 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8008086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	0c9b      	lsrs	r3, r3, #18
 800808c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	601a      	str	r2, [r3, #0]
 8008094:	e005      	b.n	80080a2 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8008096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80080a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80080ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80080ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080bc:	3304      	adds	r3, #4
 80080be:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80080c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	b29a      	uxth	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80080ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80080d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80080e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80080ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	0e1b      	lsrs	r3, r3, #24
 80080f4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80080fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	0fda      	lsrs	r2, r3, #31
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8008106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008108:	3304      	adds	r3, #4
 800810a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800810c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800810e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8008110:	2300      	movs	r3, #0
 8008112:	623b      	str	r3, [r7, #32]
 8008114:	e00a      	b.n	800812c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	6a3b      	ldr	r3, [r7, #32]
 800811a:	441a      	add	r2, r3
 800811c:	6839      	ldr	r1, [r7, #0]
 800811e:	6a3b      	ldr	r3, [r7, #32]
 8008120:	440b      	add	r3, r1
 8008122:	7812      	ldrb	r2, [r2, #0]
 8008124:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8008126:	6a3b      	ldr	r3, [r7, #32]
 8008128:	3301      	adds	r3, #1
 800812a:	623b      	str	r3, [r7, #32]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	68db      	ldr	r3, [r3, #12]
 8008130:	0c1b      	lsrs	r3, r3, #16
 8008132:	4a11      	ldr	r2, [pc, #68]	; (8008178 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8008134:	5cd3      	ldrb	r3, [r2, r3]
 8008136:	461a      	mov	r2, r3
 8008138:	6a3b      	ldr	r3, [r7, #32]
 800813a:	4293      	cmp	r3, r2
 800813c:	d3eb      	bcc.n	8008116 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	2b40      	cmp	r3, #64	; 0x40
 8008142:	d105      	bne.n	8008150 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	69fa      	ldr	r2, [r7, #28]
 800814a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800814e:	e004      	b.n	800815a <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	69fa      	ldr	r2, [r7, #28]
 8008156:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800815a:	2300      	movs	r3, #0
 800815c:	e006      	b.n	800816c <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008162:	f043 0208 	orr.w	r2, r3, #8
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800816a:	2301      	movs	r3, #1
  }
}
 800816c:	4618      	mov	r0, r3
 800816e:	372c      	adds	r7, #44	; 0x2c
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr
 8008178:	08013770 	.word	0x08013770

0800817c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800817c:	b480      	push	{r7}
 800817e:	b087      	sub	sp, #28
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800818e:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8008190:	7dfb      	ldrb	r3, [r7, #23]
 8008192:	2b01      	cmp	r3, #1
 8008194:	d003      	beq.n	800819e <HAL_FDCAN_ActivateNotification+0x22>
 8008196:	7dfb      	ldrb	r3, [r7, #23]
 8008198:	2b02      	cmp	r3, #2
 800819a:	f040 80c8 	bne.w	800832e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081a4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	f003 0307 	and.w	r3, r3, #7
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d004      	beq.n	80081ba <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	f003 0301 	and.w	r3, r3, #1
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d03b      	beq.n	8008232 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d004      	beq.n	80081ce <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	f003 0302 	and.w	r3, r3, #2
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d031      	beq.n	8008232 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d004      	beq.n	80081e2 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	f003 0304 	and.w	r3, r3, #4
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d027      	beq.n	8008232 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d004      	beq.n	80081f6 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	f003 0308 	and.w	r3, r3, #8
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d01d      	beq.n	8008232 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d004      	beq.n	800820a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	f003 0310 	and.w	r3, r3, #16
 8008206:	2b00      	cmp	r3, #0
 8008208:	d013      	beq.n	8008232 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8008210:	2b00      	cmp	r3, #0
 8008212:	d004      	beq.n	800821e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	f003 0320 	and.w	r3, r3, #32
 800821a:	2b00      	cmp	r3, #0
 800821c:	d009      	beq.n	8008232 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00c      	beq.n	8008242 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800822e:	2b00      	cmp	r3, #0
 8008230:	d107      	bne.n	8008242 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f042 0201 	orr.w	r2, r2, #1
 8008240:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	f003 0307 	and.w	r3, r3, #7
 8008248:	2b00      	cmp	r3, #0
 800824a:	d004      	beq.n	8008256 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	f003 0301 	and.w	r3, r3, #1
 8008252:	2b00      	cmp	r3, #0
 8008254:	d13b      	bne.n	80082ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800825c:	2b00      	cmp	r3, #0
 800825e:	d004      	beq.n	800826a <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	f003 0302 	and.w	r3, r3, #2
 8008266:	2b00      	cmp	r3, #0
 8008268:	d131      	bne.n	80082ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8008270:	2b00      	cmp	r3, #0
 8008272:	d004      	beq.n	800827e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	f003 0304 	and.w	r3, r3, #4
 800827a:	2b00      	cmp	r3, #0
 800827c:	d127      	bne.n	80082ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8008284:	2b00      	cmp	r3, #0
 8008286:	d004      	beq.n	8008292 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	f003 0308 	and.w	r3, r3, #8
 800828e:	2b00      	cmp	r3, #0
 8008290:	d11d      	bne.n	80082ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8008298:	2b00      	cmp	r3, #0
 800829a:	d004      	beq.n	80082a6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	f003 0310 	and.w	r3, r3, #16
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d113      	bne.n	80082ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d004      	beq.n	80082ba <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	f003 0320 	and.w	r3, r3, #32
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d109      	bne.n	80082ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d00c      	beq.n	80082de <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d007      	beq.n	80082de <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f042 0202 	orr.w	r2, r2, #2
 80082dc:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d009      	beq.n	80082fc <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	430a      	orrs	r2, r1
 80082f8:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008302:	2b00      	cmp	r3, #0
 8008304:	d009      	beq.n	800831a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	430a      	orrs	r2, r1
 8008316:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	68ba      	ldr	r2, [r7, #8]
 8008326:	430a      	orrs	r2, r1
 8008328:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800832a:	2300      	movs	r3, #0
 800832c:	e006      	b.n	800833c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008332:	f043 0202 	orr.w	r2, r3, #2
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800833a:	2301      	movs	r3, #1
  }
}
 800833c:	4618      	mov	r0, r3
 800833e:	371c      	adds	r7, #28
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr

08008348 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b08a      	sub	sp, #40	; 0x28
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008356:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800835a:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008364:	4013      	ands	r3, r2
 8008366:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800836e:	f003 0307 	and.w	r3, r3, #7
 8008372:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800837a:	6a3a      	ldr	r2, [r7, #32]
 800837c:	4013      	ands	r3, r2
 800837e:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008386:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800838a:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008392:	69fa      	ldr	r2, [r7, #28]
 8008394:	4013      	ands	r3, r2
 8008396:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800839e:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80083a2:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083aa:	69ba      	ldr	r2, [r7, #24]
 80083ac:	4013      	ands	r3, r2
 80083ae:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80083ba:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083c2:	697a      	ldr	r2, [r7, #20]
 80083c4:	4013      	ands	r3, r2
 80083c6:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00d      	beq.n	80083f2 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d006      	beq.n	80083f2 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2240      	movs	r2, #64	; 0x40
 80083ea:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 f939 	bl	8008664 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d01b      	beq.n	8008438 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800840a:	2b00      	cmp	r3, #0
 800840c:	d014      	beq.n	8008438 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8008416:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	4013      	ands	r3, r2
 8008424:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800842e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8008430:	6939      	ldr	r1, [r7, #16]
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 f8f7 	bl	8008626 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8008438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843a:	2b00      	cmp	r3, #0
 800843c:	d007      	beq.n	800844e <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008444:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8008446:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 f8b6 	bl	80085ba <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800844e:	6a3b      	ldr	r3, [r7, #32]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d007      	beq.n	8008464 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	6a3a      	ldr	r2, [r7, #32]
 800845a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800845c:	6a39      	ldr	r1, [r7, #32]
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 f8b6 	bl	80085d0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8008464:	69fb      	ldr	r3, [r7, #28]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d007      	beq.n	800847a <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	69fa      	ldr	r2, [r7, #28]
 8008470:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8008472:	69f9      	ldr	r1, [r7, #28]
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f000 f8b6 	bl	80085e6 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008480:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008484:	2b00      	cmp	r3, #0
 8008486:	d00e      	beq.n	80084a6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800848e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008492:	2b00      	cmp	r3, #0
 8008494:	d007      	beq.n	80084a6 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800849e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 f8ab 	bl	80085fc <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d01a      	beq.n	80084ea <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d013      	beq.n	80084ea <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80084ca:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	4013      	ands	r3, r2
 80084d8:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	2280      	movs	r2, #128	; 0x80
 80084e0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80084e2:	68f9      	ldr	r1, [r7, #12]
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 f893 	bl	8008610 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d00e      	beq.n	8008516 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008502:	2b00      	cmp	r3, #0
 8008504:	d007      	beq.n	8008516 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800850e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 f893 	bl	800863c <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800851c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008520:	2b00      	cmp	r3, #0
 8008522:	d00e      	beq.n	8008542 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800852a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800852e:	2b00      	cmp	r3, #0
 8008530:	d007      	beq.n	8008542 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800853a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 f887 	bl	8008650 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008548:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800854c:	2b00      	cmp	r3, #0
 800854e:	d011      	beq.n	8008574 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800855a:	2b00      	cmp	r3, #0
 800855c:	d00a      	beq.n	8008574 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008566:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800856c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d007      	beq.n	800858a <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	697a      	ldr	r2, [r7, #20]
 8008580:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8008582:	6979      	ldr	r1, [r7, #20]
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 f881 	bl	800868c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d009      	beq.n	80085a4 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	69ba      	ldr	r2, [r7, #24]
 8008596:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	431a      	orrs	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d002      	beq.n	80085b2 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f000 f863 	bl	8008678 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80085b2:	bf00      	nop
 80085b4:	3728      	adds	r7, #40	; 0x28
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80085ba:	b480      	push	{r7}
 80085bc:	b083      	sub	sp, #12
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
 80085c2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80085c4:	bf00      	nop
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80085da:	bf00      	nop
 80085dc:	370c      	adds	r7, #12
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr

080085e6 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80085e6:	b480      	push	{r7}
 80085e8:	b083      	sub	sp, #12
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
 80085ee:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80085f0:	bf00      	nop
 80085f2:	370c      	adds	r7, #12
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr

080085fc <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8008604:	bf00      	nop
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800861a:	bf00      	nop
 800861c:	370c      	adds	r7, #12
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008626:	b480      	push	{r7}
 8008628:	b083      	sub	sp, #12
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
 800862e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8008630:	bf00      	nop
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr

0800863c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8008644:	bf00      	nop
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008650:	b480      	push	{r7}
 8008652:	b083      	sub	sp, #12
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8008658:	bf00      	nop
 800865a:	370c      	adds	r7, #12
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr

08008664 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800866c:	bf00      	nop
 800866e:	370c      	adds	r7, #12
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr

08008678 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8008680:	bf00      	nop
 8008682:	370c      	adds	r7, #12
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr

0800868c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800868c:	b480      	push	{r7}
 800868e:	b083      	sub	sp, #12
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8008696:	bf00      	nop
 8008698:	370c      	adds	r7, #12
 800869a:	46bd      	mov	sp, r7
 800869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a0:	4770      	bx	lr
	...

080086a4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80086ac:	4b30      	ldr	r3, [pc, #192]	; (8008770 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80086ae:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a2f      	ldr	r2, [pc, #188]	; (8008774 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d103      	bne.n	80086c2 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80086c0:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a2c      	ldr	r2, [pc, #176]	; (8008778 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d103      	bne.n	80086d4 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 80086d2:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	68ba      	ldr	r2, [r7, #8]
 80086d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80086e2:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ea:	041a      	lsls	r2, r3, #16
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	430a      	orrs	r2, r1
 80086f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008708:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008710:	061a      	lsls	r2, r3, #24
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	430a      	orrs	r2, r1
 8008718:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	60fb      	str	r3, [r7, #12]
 8008748:	e005      	b.n	8008756 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2200      	movs	r2, #0
 800874e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	3304      	adds	r3, #4
 8008754:	60fb      	str	r3, [r7, #12]
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800875c:	68fa      	ldr	r2, [r7, #12]
 800875e:	429a      	cmp	r2, r3
 8008760:	d3f3      	bcc.n	800874a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr
 8008770:	4000a400 	.word	0x4000a400
 8008774:	40006800 	.word	0x40006800
 8008778:	40006c00 	.word	0x40006c00

0800877c <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b086      	sub	sp, #24
 8008780:	af00      	add	r7, sp, #0
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800878a:	2300      	movs	r3, #0
 800878c:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800878e:	4b24      	ldr	r3, [pc, #144]	; (8008820 <HAL_FLASH_Program+0xa4>)
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	2b01      	cmp	r3, #1
 8008794:	d101      	bne.n	800879a <HAL_FLASH_Program+0x1e>
 8008796:	2302      	movs	r3, #2
 8008798:	e03e      	b.n	8008818 <HAL_FLASH_Program+0x9c>
 800879a:	4b21      	ldr	r3, [pc, #132]	; (8008820 <HAL_FLASH_Program+0xa4>)
 800879c:	2201      	movs	r2, #1
 800879e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80087a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80087a4:	f000 f8be 	bl	8008924 <FLASH_WaitForLastOperation>
 80087a8:	4603      	mov	r3, r0
 80087aa:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80087ac:	7dfb      	ldrb	r3, [r7, #23]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d12e      	bne.n	8008810 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80087b2:	4b1b      	ldr	r3, [pc, #108]	; (8008820 <HAL_FLASH_Program+0xa4>)
 80087b4:	2200      	movs	r2, #0
 80087b6:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d107      	bne.n	80087ce <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80087be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087c2:	68b8      	ldr	r0, [r7, #8]
 80087c4:	f000 f902 	bl	80089cc <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80087c8:	2301      	movs	r3, #1
 80087ca:	613b      	str	r3, [r7, #16]
 80087cc:	e010      	b.n	80087f0 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	d002      	beq.n	80087da <HAL_FLASH_Program+0x5e>
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d10a      	bne.n	80087f0 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	4619      	mov	r1, r3
 80087de:	68b8      	ldr	r0, [r7, #8]
 80087e0:	f000 f91a 	bl	8008a18 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2b02      	cmp	r3, #2
 80087e8:	d102      	bne.n	80087f0 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 80087ea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80087ee:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80087f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80087f4:	f000 f896 	bl	8008924 <FLASH_WaitForLastOperation>
 80087f8:	4603      	mov	r3, r0
 80087fa:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d006      	beq.n	8008810 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8008802:	4b08      	ldr	r3, [pc, #32]	; (8008824 <HAL_FLASH_Program+0xa8>)
 8008804:	695a      	ldr	r2, [r3, #20]
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	43db      	mvns	r3, r3
 800880a:	4906      	ldr	r1, [pc, #24]	; (8008824 <HAL_FLASH_Program+0xa8>)
 800880c:	4013      	ands	r3, r2
 800880e:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008810:	4b03      	ldr	r3, [pc, #12]	; (8008820 <HAL_FLASH_Program+0xa4>)
 8008812:	2200      	movs	r2, #0
 8008814:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8008816:	7dfb      	ldrb	r3, [r7, #23]
}
 8008818:	4618      	mov	r0, r3
 800881a:	3718      	adds	r7, #24
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}
 8008820:	2000000c 	.word	0x2000000c
 8008824:	40022000 	.word	0x40022000

08008828 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800882e:	2300      	movs	r3, #0
 8008830:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008832:	4b0b      	ldr	r3, [pc, #44]	; (8008860 <HAL_FLASH_Unlock+0x38>)
 8008834:	695b      	ldr	r3, [r3, #20]
 8008836:	2b00      	cmp	r3, #0
 8008838:	da0b      	bge.n	8008852 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800883a:	4b09      	ldr	r3, [pc, #36]	; (8008860 <HAL_FLASH_Unlock+0x38>)
 800883c:	4a09      	ldr	r2, [pc, #36]	; (8008864 <HAL_FLASH_Unlock+0x3c>)
 800883e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008840:	4b07      	ldr	r3, [pc, #28]	; (8008860 <HAL_FLASH_Unlock+0x38>)
 8008842:	4a09      	ldr	r2, [pc, #36]	; (8008868 <HAL_FLASH_Unlock+0x40>)
 8008844:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008846:	4b06      	ldr	r3, [pc, #24]	; (8008860 <HAL_FLASH_Unlock+0x38>)
 8008848:	695b      	ldr	r3, [r3, #20]
 800884a:	2b00      	cmp	r3, #0
 800884c:	da01      	bge.n	8008852 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800884e:	2301      	movs	r3, #1
 8008850:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8008852:	79fb      	ldrb	r3, [r7, #7]
}
 8008854:	4618      	mov	r0, r3
 8008856:	370c      	adds	r7, #12
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr
 8008860:	40022000 	.word	0x40022000
 8008864:	45670123 	.word	0x45670123
 8008868:	cdef89ab 	.word	0xcdef89ab

0800886c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8008872:	2301      	movs	r3, #1
 8008874:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008876:	4b09      	ldr	r3, [pc, #36]	; (800889c <HAL_FLASH_Lock+0x30>)
 8008878:	695b      	ldr	r3, [r3, #20]
 800887a:	4a08      	ldr	r2, [pc, #32]	; (800889c <HAL_FLASH_Lock+0x30>)
 800887c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008880:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008882:	4b06      	ldr	r3, [pc, #24]	; (800889c <HAL_FLASH_Lock+0x30>)
 8008884:	695b      	ldr	r3, [r3, #20]
 8008886:	2b00      	cmp	r3, #0
 8008888:	da01      	bge.n	800888e <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 800888a:	2300      	movs	r3, #0
 800888c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800888e:	79fb      	ldrb	r3, [r7, #7]
}
 8008890:	4618      	mov	r0, r3
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr
 800889c:	40022000 	.word	0x40022000

080088a0 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80088a6:	2300      	movs	r3, #0
 80088a8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 80088aa:	4b0d      	ldr	r3, [pc, #52]	; (80088e0 <HAL_FLASH_OB_Unlock+0x40>)
 80088ac:	695b      	ldr	r3, [r3, #20]
 80088ae:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d00d      	beq.n	80088d2 <HAL_FLASH_OB_Unlock+0x32>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 80088b6:	4b0a      	ldr	r3, [pc, #40]	; (80088e0 <HAL_FLASH_OB_Unlock+0x40>)
 80088b8:	4a0a      	ldr	r2, [pc, #40]	; (80088e4 <HAL_FLASH_OB_Unlock+0x44>)
 80088ba:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 80088bc:	4b08      	ldr	r3, [pc, #32]	; (80088e0 <HAL_FLASH_OB_Unlock+0x40>)
 80088be:	4a0a      	ldr	r2, [pc, #40]	; (80088e8 <HAL_FLASH_OB_Unlock+0x48>)
 80088c0:	60da      	str	r2, [r3, #12]

    /* verify option bytes are unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 80088c2:	4b07      	ldr	r3, [pc, #28]	; (80088e0 <HAL_FLASH_OB_Unlock+0x40>)
 80088c4:	695b      	ldr	r3, [r3, #20]
 80088c6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d001      	beq.n	80088d2 <HAL_FLASH_OB_Unlock+0x32>
    {
      status = HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80088d2:	79fb      	ldrb	r3, [r7, #7]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	370c      	adds	r7, #12
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr
 80088e0:	40022000 	.word	0x40022000
 80088e4:	08192a3b 	.word	0x08192a3b
 80088e8:	4c5d6e7f 	.word	0x4c5d6e7f

080088ec <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80088f2:	2301      	movs	r3, #1
 80088f4:	71fb      	strb	r3, [r7, #7]

  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 80088f6:	4b0a      	ldr	r3, [pc, #40]	; (8008920 <HAL_FLASH_OB_Lock+0x34>)
 80088f8:	695b      	ldr	r3, [r3, #20]
 80088fa:	4a09      	ldr	r2, [pc, #36]	; (8008920 <HAL_FLASH_OB_Lock+0x34>)
 80088fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008900:	6153      	str	r3, [r2, #20]

  /* Verify option bytes are locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 8008902:	4b07      	ldr	r3, [pc, #28]	; (8008920 <HAL_FLASH_OB_Lock+0x34>)
 8008904:	695b      	ldr	r3, [r3, #20]
 8008906:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800890a:	2b00      	cmp	r3, #0
 800890c:	d001      	beq.n	8008912 <HAL_FLASH_OB_Lock+0x26>
  {
    status = HAL_OK;
 800890e:	2300      	movs	r3, #0
 8008910:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008912:	79fb      	ldrb	r3, [r7, #7]
}
 8008914:	4618      	mov	r0, r3
 8008916:	370c      	adds	r7, #12
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr
 8008920:	40022000 	.word	0x40022000

08008924 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800892c:	f7fd fcb0 	bl	8006290 <HAL_GetTick>
 8008930:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008932:	e009      	b.n	8008948 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8008934:	f7fd fcac 	bl	8006290 <HAL_GetTick>
 8008938:	4602      	mov	r2, r0
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	1ad3      	subs	r3, r2, r3
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	429a      	cmp	r2, r3
 8008942:	d201      	bcs.n	8008948 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8008944:	2303      	movs	r3, #3
 8008946:	e038      	b.n	80089ba <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008948:	4b1e      	ldr	r3, [pc, #120]	; (80089c4 <FLASH_WaitForLastOperation+0xa0>)
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008954:	d0ee      	beq.n	8008934 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8008956:	4b1b      	ldr	r3, [pc, #108]	; (80089c4 <FLASH_WaitForLastOperation+0xa0>)
 8008958:	691a      	ldr	r2, [r3, #16]
 800895a:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 800895e:	4013      	ands	r3, r2
 8008960:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d01e      	beq.n	80089a6 <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8008968:	4b17      	ldr	r3, [pc, #92]	; (80089c8 <FLASH_WaitForLastOperation+0xa4>)
 800896a:	685a      	ldr	r2, [r3, #4]
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	4313      	orrs	r3, r2
 8008970:	4a15      	ldr	r2, [pc, #84]	; (80089c8 <FLASH_WaitForLastOperation+0xa4>)
 8008972:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800897a:	2b00      	cmp	r3, #0
 800897c:	d007      	beq.n	800898e <FLASH_WaitForLastOperation+0x6a>
 800897e:	4b11      	ldr	r3, [pc, #68]	; (80089c4 <FLASH_WaitForLastOperation+0xa0>)
 8008980:	699a      	ldr	r2, [r3, #24]
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008988:	490e      	ldr	r1, [pc, #56]	; (80089c4 <FLASH_WaitForLastOperation+0xa0>)
 800898a:	4313      	orrs	r3, r2
 800898c:	618b      	str	r3, [r1, #24]
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008994:	2b00      	cmp	r3, #0
 8008996:	d004      	beq.n	80089a2 <FLASH_WaitForLastOperation+0x7e>
 8008998:	4a0a      	ldr	r2, [pc, #40]	; (80089c4 <FLASH_WaitForLastOperation+0xa0>)
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80089a0:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e009      	b.n	80089ba <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80089a6:	4b07      	ldr	r3, [pc, #28]	; (80089c4 <FLASH_WaitForLastOperation+0xa0>)
 80089a8:	691b      	ldr	r3, [r3, #16]
 80089aa:	f003 0301 	and.w	r3, r3, #1
 80089ae:	2b01      	cmp	r3, #1
 80089b0:	d102      	bne.n	80089b8 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80089b2:	4b04      	ldr	r3, [pc, #16]	; (80089c4 <FLASH_WaitForLastOperation+0xa0>)
 80089b4:	2201      	movs	r2, #1
 80089b6:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3710      	adds	r7, #16
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
 80089c2:	bf00      	nop
 80089c4:	40022000 	.word	0x40022000
 80089c8:	2000000c 	.word	0x2000000c

080089cc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80089d8:	4b0e      	ldr	r3, [pc, #56]	; (8008a14 <FLASH_Program_DoubleWord+0x48>)
 80089da:	695b      	ldr	r3, [r3, #20]
 80089dc:	4a0d      	ldr	r2, [pc, #52]	; (8008a14 <FLASH_Program_DoubleWord+0x48>)
 80089de:	f043 0301 	orr.w	r3, r3, #1
 80089e2:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	683a      	ldr	r2, [r7, #0]
 80089e8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80089ea:	f3bf 8f6f 	isb	sy
}
 80089ee:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80089f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089f4:	f04f 0200 	mov.w	r2, #0
 80089f8:	f04f 0300 	mov.w	r3, #0
 80089fc:	000a      	movs	r2, r1
 80089fe:	2300      	movs	r3, #0
 8008a00:	68f9      	ldr	r1, [r7, #12]
 8008a02:	3104      	adds	r1, #4
 8008a04:	4613      	mov	r3, r2
 8008a06:	600b      	str	r3, [r1, #0]
}
 8008a08:	bf00      	nop
 8008a0a:	3714      	adds	r7, #20
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr
 8008a14:	40022000 	.word	0x40022000

08008a18 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b089      	sub	sp, #36	; 0x24
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8008a22:	2340      	movs	r3, #64	; 0x40
 8008a24:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8008a2e:	4b14      	ldr	r3, [pc, #80]	; (8008a80 <FLASH_Program_Fast+0x68>)
 8008a30:	695b      	ldr	r3, [r3, #20]
 8008a32:	4a13      	ldr	r2, [pc, #76]	; (8008a80 <FLASH_Program_Fast+0x68>)
 8008a34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008a38:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8008a3e:	60fb      	str	r3, [r7, #12]
  return(result);
 8008a40:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8008a42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8008a44:	b672      	cpsid	i
}
 8008a46:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	69bb      	ldr	r3, [r7, #24]
 8008a4e:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	3304      	adds	r3, #4
 8008a54:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	3304      	adds	r3, #4
 8008a5a:	617b      	str	r3, [r7, #20]
    row_index--;
 8008a5c:	7ffb      	ldrb	r3, [r7, #31]
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8008a62:	7ffb      	ldrb	r3, [r7, #31]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d1ef      	bne.n	8008a48 <FLASH_Program_Fast+0x30>
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	f383 8810 	msr	PRIMASK, r3
}
 8008a72:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8008a74:	bf00      	nop
 8008a76:	3724      	adds	r7, #36	; 0x24
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr
 8008a80:	40022000 	.word	0x40022000

08008a84 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008a8e:	4b4c      	ldr	r3, [pc, #304]	; (8008bc0 <HAL_FLASHEx_Erase+0x13c>)
 8008a90:	781b      	ldrb	r3, [r3, #0]
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d101      	bne.n	8008a9a <HAL_FLASHEx_Erase+0x16>
 8008a96:	2302      	movs	r3, #2
 8008a98:	e08d      	b.n	8008bb6 <HAL_FLASHEx_Erase+0x132>
 8008a9a:	4b49      	ldr	r3, [pc, #292]	; (8008bc0 <HAL_FLASHEx_Erase+0x13c>)
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008aa0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008aa4:	f7ff ff3e 	bl	8008924 <FLASH_WaitForLastOperation>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008aac:	7bfb      	ldrb	r3, [r7, #15]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d17d      	bne.n	8008bae <HAL_FLASHEx_Erase+0x12a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008ab2:	4b43      	ldr	r3, [pc, #268]	; (8008bc0 <HAL_FLASHEx_Erase+0x13c>)
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8008ab8:	4b42      	ldr	r3, [pc, #264]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d019      	beq.n	8008af8 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8008ac4:	4b3f      	ldr	r3, [pc, #252]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a3e      	ldr	r2, [pc, #248]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008aca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ace:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008ad0:	4b3c      	ldr	r3, [pc, #240]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d009      	beq.n	8008af0 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8008adc:	4b39      	ldr	r3, [pc, #228]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a38      	ldr	r2, [pc, #224]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008ae2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ae6:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8008ae8:	4b35      	ldr	r3, [pc, #212]	; (8008bc0 <HAL_FLASHEx_Erase+0x13c>)
 8008aea:	2203      	movs	r2, #3
 8008aec:	771a      	strb	r2, [r3, #28]
 8008aee:	e016      	b.n	8008b1e <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8008af0:	4b33      	ldr	r3, [pc, #204]	; (8008bc0 <HAL_FLASHEx_Erase+0x13c>)
 8008af2:	2201      	movs	r2, #1
 8008af4:	771a      	strb	r2, [r3, #28]
 8008af6:	e012      	b.n	8008b1e <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008af8:	4b32      	ldr	r3, [pc, #200]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d009      	beq.n	8008b18 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8008b04:	4b2f      	ldr	r3, [pc, #188]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	4a2e      	ldr	r2, [pc, #184]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008b0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008b0e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8008b10:	4b2b      	ldr	r3, [pc, #172]	; (8008bc0 <HAL_FLASHEx_Erase+0x13c>)
 8008b12:	2202      	movs	r2, #2
 8008b14:	771a      	strb	r2, [r3, #28]
 8008b16:	e002      	b.n	8008b1e <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8008b18:	4b29      	ldr	r3, [pc, #164]	; (8008bc0 <HAL_FLASHEx_Erase+0x13c>)
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d113      	bne.n	8008b4e <HAL_FLASHEx_Erase+0xca>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f000 f84c 	bl	8008bc8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008b30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008b34:	f7ff fef6 	bl	8008924 <FLASH_WaitForLastOperation>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	73fb      	strb	r3, [r7, #15]

#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8008b3c:	4b21      	ldr	r3, [pc, #132]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008b3e:	695b      	ldr	r3, [r3, #20]
 8008b40:	4a20      	ldr	r2, [pc, #128]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008b42:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b46:	f023 0304 	bic.w	r3, r3, #4
 8008b4a:	6153      	str	r3, [r2, #20]
 8008b4c:	e02d      	b.n	8008baa <HAL_FLASHEx_Erase+0x126>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	f04f 32ff 	mov.w	r2, #4294967295
 8008b54:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	689b      	ldr	r3, [r3, #8]
 8008b5a:	60bb      	str	r3, [r7, #8]
 8008b5c:	e01d      	b.n	8008b9a <HAL_FLASHEx_Erase+0x116>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	4619      	mov	r1, r3
 8008b64:	68b8      	ldr	r0, [r7, #8]
 8008b66:	f000 f867 	bl	8008c38 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008b6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008b6e:	f7ff fed9 	bl	8008924 <FLASH_WaitForLastOperation>
 8008b72:	4603      	mov	r3, r0
 8008b74:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8008b76:	4b13      	ldr	r3, [pc, #76]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008b78:	695b      	ldr	r3, [r3, #20]
 8008b7a:	4a12      	ldr	r2, [pc, #72]	; (8008bc4 <HAL_FLASHEx_Erase+0x140>)
 8008b7c:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8008b80:	f023 0302 	bic.w	r3, r3, #2
 8008b84:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8008b86:	7bfb      	ldrb	r3, [r7, #15]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d003      	beq.n	8008b94 <HAL_FLASHEx_Erase+0x110>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	68ba      	ldr	r2, [r7, #8]
 8008b90:	601a      	str	r2, [r3, #0]
          break;
 8008b92:	e00a      	b.n	8008baa <HAL_FLASHEx_Erase+0x126>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	3301      	adds	r3, #1
 8008b98:	60bb      	str	r3, [r7, #8]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	689a      	ldr	r2, [r3, #8]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	68db      	ldr	r3, [r3, #12]
 8008ba2:	4413      	add	r3, r2
 8008ba4:	68ba      	ldr	r2, [r7, #8]
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d3d9      	bcc.n	8008b5e <HAL_FLASHEx_Erase+0xda>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8008baa:	f000 f889 	bl	8008cc0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008bae:	4b04      	ldr	r3, [pc, #16]	; (8008bc0 <HAL_FLASHEx_Erase+0x13c>)
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	701a      	strb	r2, [r3, #0]

  return status;
 8008bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	2000000c 	.word	0x2000000c
 8008bc4:	40022000 	.word	0x40022000

08008bc8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 8008bd0:	4b18      	ldr	r3, [pc, #96]	; (8008c34 <FLASH_MassErase+0x6c>)
 8008bd2:	6a1b      	ldr	r3, [r3, #32]
 8008bd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d016      	beq.n	8008c0a <FLASH_MassErase+0x42>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f003 0301 	and.w	r3, r3, #1
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d005      	beq.n	8008bf2 <FLASH_MassErase+0x2a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8008be6:	4b13      	ldr	r3, [pc, #76]	; (8008c34 <FLASH_MassErase+0x6c>)
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	4a12      	ldr	r2, [pc, #72]	; (8008c34 <FLASH_MassErase+0x6c>)
 8008bec:	f043 0304 	orr.w	r3, r3, #4
 8008bf0:	6153      	str	r3, [r2, #20]
    }

#if defined (FLASH_OPTR_DBANK)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if ((Banks & FLASH_BANK_2) != 0U)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f003 0302 	and.w	r3, r3, #2
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00e      	beq.n	8008c1a <FLASH_MassErase+0x52>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8008bfc:	4b0d      	ldr	r3, [pc, #52]	; (8008c34 <FLASH_MassErase+0x6c>)
 8008bfe:	695b      	ldr	r3, [r3, #20]
 8008c00:	4a0c      	ldr	r2, [pc, #48]	; (8008c34 <FLASH_MassErase+0x6c>)
 8008c02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c06:	6153      	str	r3, [r2, #20]
 8008c08:	e007      	b.n	8008c1a <FLASH_MassErase+0x52>
#endif
  }
#if defined (FLASH_OPTR_DBANK)
  else
  {
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8008c0a:	4b0a      	ldr	r3, [pc, #40]	; (8008c34 <FLASH_MassErase+0x6c>)
 8008c0c:	695b      	ldr	r3, [r3, #20]
 8008c0e:	4a09      	ldr	r2, [pc, #36]	; (8008c34 <FLASH_MassErase+0x6c>)
 8008c10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c14:	f043 0304 	orr.w	r3, r3, #4
 8008c18:	6153      	str	r3, [r2, #20]
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008c1a:	4b06      	ldr	r3, [pc, #24]	; (8008c34 <FLASH_MassErase+0x6c>)
 8008c1c:	695b      	ldr	r3, [r3, #20]
 8008c1e:	4a05      	ldr	r2, [pc, #20]	; (8008c34 <FLASH_MassErase+0x6c>)
 8008c20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c24:	6153      	str	r3, [r2, #20]
}
 8008c26:	bf00      	nop
 8008c28:	370c      	adds	r7, #12
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr
 8008c32:	bf00      	nop
 8008c34:	40022000 	.word	0x40022000

08008c38 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b083      	sub	sp, #12
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
 8008c40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8008c42:	4b1e      	ldr	r3, [pc, #120]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c44:	6a1b      	ldr	r3, [r3, #32]
 8008c46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d106      	bne.n	8008c5c <FLASH_PageErase+0x24>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8008c4e:	4b1b      	ldr	r3, [pc, #108]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c50:	695b      	ldr	r3, [r3, #20]
 8008c52:	4a1a      	ldr	r2, [pc, #104]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c58:	6153      	str	r3, [r2, #20]
 8008c5a:	e011      	b.n	8008c80 <FLASH_PageErase+0x48>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	f003 0301 	and.w	r3, r3, #1
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d006      	beq.n	8008c74 <FLASH_PageErase+0x3c>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8008c66:	4b15      	ldr	r3, [pc, #84]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c68:	695b      	ldr	r3, [r3, #20]
 8008c6a:	4a14      	ldr	r2, [pc, #80]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c70:	6153      	str	r3, [r2, #20]
 8008c72:	e005      	b.n	8008c80 <FLASH_PageErase+0x48>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8008c74:	4b11      	ldr	r3, [pc, #68]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c76:	695b      	ldr	r3, [r3, #20]
 8008c78:	4a10      	ldr	r2, [pc, #64]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c7a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008c7e:	6153      	str	r3, [r2, #20]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8008c80:	4b0e      	ldr	r3, [pc, #56]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c82:	695b      	ldr	r3, [r3, #20]
 8008c84:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	00db      	lsls	r3, r3, #3
 8008c8c:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8008c90:	490a      	ldr	r1, [pc, #40]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c92:	4313      	orrs	r3, r2
 8008c94:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8008c96:	4b09      	ldr	r3, [pc, #36]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c98:	695b      	ldr	r3, [r3, #20]
 8008c9a:	4a08      	ldr	r2, [pc, #32]	; (8008cbc <FLASH_PageErase+0x84>)
 8008c9c:	f043 0302 	orr.w	r3, r3, #2
 8008ca0:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008ca2:	4b06      	ldr	r3, [pc, #24]	; (8008cbc <FLASH_PageErase+0x84>)
 8008ca4:	695b      	ldr	r3, [r3, #20]
 8008ca6:	4a05      	ldr	r2, [pc, #20]	; (8008cbc <FLASH_PageErase+0x84>)
 8008ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008cac:	6153      	str	r3, [r2, #20]
}
 8008cae:	bf00      	nop
 8008cb0:	370c      	adds	r7, #12
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr
 8008cba:	bf00      	nop
 8008cbc:	40022000 	.word	0x40022000

08008cc0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8008cc6:	4b1e      	ldr	r3, [pc, #120]	; (8008d40 <FLASH_FlushCaches+0x80>)
 8008cc8:	7f1b      	ldrb	r3, [r3, #28]
 8008cca:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8008ccc:	79fb      	ldrb	r3, [r7, #7]
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d002      	beq.n	8008cd8 <FLASH_FlushCaches+0x18>
 8008cd2:	79fb      	ldrb	r3, [r7, #7]
 8008cd4:	2b03      	cmp	r3, #3
 8008cd6:	d111      	bne.n	8008cfc <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8008cd8:	4b1a      	ldr	r3, [pc, #104]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a19      	ldr	r2, [pc, #100]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008cde:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008ce2:	6013      	str	r3, [r2, #0]
 8008ce4:	4b17      	ldr	r3, [pc, #92]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	4a16      	ldr	r2, [pc, #88]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008cea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008cee:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008cf0:	4b14      	ldr	r3, [pc, #80]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a13      	ldr	r2, [pc, #76]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008cf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008cfa:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8008cfc:	79fb      	ldrb	r3, [r7, #7]
 8008cfe:	2b02      	cmp	r3, #2
 8008d00:	d002      	beq.n	8008d08 <FLASH_FlushCaches+0x48>
 8008d02:	79fb      	ldrb	r3, [r7, #7]
 8008d04:	2b03      	cmp	r3, #3
 8008d06:	d111      	bne.n	8008d2c <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8008d08:	4b0e      	ldr	r3, [pc, #56]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a0d      	ldr	r2, [pc, #52]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008d0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008d12:	6013      	str	r3, [r2, #0]
 8008d14:	4b0b      	ldr	r3, [pc, #44]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a0a      	ldr	r2, [pc, #40]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008d1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d1e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8008d20:	4b08      	ldr	r3, [pc, #32]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a07      	ldr	r2, [pc, #28]	; (8008d44 <FLASH_FlushCaches+0x84>)
 8008d26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008d2a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8008d2c:	4b04      	ldr	r3, [pc, #16]	; (8008d40 <FLASH_FlushCaches+0x80>)
 8008d2e:	2200      	movs	r2, #0
 8008d30:	771a      	strb	r2, [r3, #28]
}
 8008d32:	bf00      	nop
 8008d34:	370c      	adds	r7, #12
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr
 8008d3e:	bf00      	nop
 8008d40:	2000000c 	.word	0x2000000c
 8008d44:	40022000 	.word	0x40022000

08008d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b087      	sub	sp, #28
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008d52:	2300      	movs	r3, #0
 8008d54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008d56:	e15a      	b.n	800900e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	2101      	movs	r1, #1
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	fa01 f303 	lsl.w	r3, r1, r3
 8008d64:	4013      	ands	r3, r2
 8008d66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	f000 814c 	beq.w	8009008 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d00b      	beq.n	8008d90 <HAL_GPIO_Init+0x48>
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	2b02      	cmp	r3, #2
 8008d7e:	d007      	beq.n	8008d90 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008d84:	2b11      	cmp	r3, #17
 8008d86:	d003      	beq.n	8008d90 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	2b12      	cmp	r3, #18
 8008d8e:	d130      	bne.n	8008df2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	689b      	ldr	r3, [r3, #8]
 8008d94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	005b      	lsls	r3, r3, #1
 8008d9a:	2203      	movs	r2, #3
 8008d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008da0:	43db      	mvns	r3, r3
 8008da2:	693a      	ldr	r2, [r7, #16]
 8008da4:	4013      	ands	r3, r2
 8008da6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	68da      	ldr	r2, [r3, #12]
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	005b      	lsls	r3, r3, #1
 8008db0:	fa02 f303 	lsl.w	r3, r2, r3
 8008db4:	693a      	ldr	r2, [r7, #16]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	693a      	ldr	r2, [r7, #16]
 8008dbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	fa02 f303 	lsl.w	r3, r2, r3
 8008dce:	43db      	mvns	r3, r3
 8008dd0:	693a      	ldr	r2, [r7, #16]
 8008dd2:	4013      	ands	r3, r2
 8008dd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	091b      	lsrs	r3, r3, #4
 8008ddc:	f003 0201 	and.w	r2, r3, #1
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	fa02 f303 	lsl.w	r3, r2, r3
 8008de6:	693a      	ldr	r2, [r7, #16]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	693a      	ldr	r2, [r7, #16]
 8008df0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	68db      	ldr	r3, [r3, #12]
 8008df6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	005b      	lsls	r3, r3, #1
 8008dfc:	2203      	movs	r2, #3
 8008dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8008e02:	43db      	mvns	r3, r3
 8008e04:	693a      	ldr	r2, [r7, #16]
 8008e06:	4013      	ands	r3, r2
 8008e08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	689a      	ldr	r2, [r3, #8]
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	005b      	lsls	r3, r3, #1
 8008e12:	fa02 f303 	lsl.w	r3, r2, r3
 8008e16:	693a      	ldr	r2, [r7, #16]
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	693a      	ldr	r2, [r7, #16]
 8008e20:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	2b02      	cmp	r3, #2
 8008e28:	d003      	beq.n	8008e32 <HAL_GPIO_Init+0xea>
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	2b12      	cmp	r3, #18
 8008e30:	d123      	bne.n	8008e7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	08da      	lsrs	r2, r3, #3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	3208      	adds	r2, #8
 8008e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	f003 0307 	and.w	r3, r3, #7
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	220f      	movs	r2, #15
 8008e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e4e:	43db      	mvns	r3, r3
 8008e50:	693a      	ldr	r2, [r7, #16]
 8008e52:	4013      	ands	r3, r2
 8008e54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	691a      	ldr	r2, [r3, #16]
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	f003 0307 	and.w	r3, r3, #7
 8008e60:	009b      	lsls	r3, r3, #2
 8008e62:	fa02 f303 	lsl.w	r3, r2, r3
 8008e66:	693a      	ldr	r2, [r7, #16]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	08da      	lsrs	r2, r3, #3
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	3208      	adds	r2, #8
 8008e74:	6939      	ldr	r1, [r7, #16]
 8008e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	005b      	lsls	r3, r3, #1
 8008e84:	2203      	movs	r2, #3
 8008e86:	fa02 f303 	lsl.w	r3, r2, r3
 8008e8a:	43db      	mvns	r3, r3
 8008e8c:	693a      	ldr	r2, [r7, #16]
 8008e8e:	4013      	ands	r3, r2
 8008e90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	f003 0203 	and.w	r2, r3, #3
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	005b      	lsls	r3, r3, #1
 8008e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea2:	693a      	ldr	r2, [r7, #16]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	693a      	ldr	r2, [r7, #16]
 8008eac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f000 80a6 	beq.w	8009008 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ebc:	4b5b      	ldr	r3, [pc, #364]	; (800902c <HAL_GPIO_Init+0x2e4>)
 8008ebe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ec0:	4a5a      	ldr	r2, [pc, #360]	; (800902c <HAL_GPIO_Init+0x2e4>)
 8008ec2:	f043 0301 	orr.w	r3, r3, #1
 8008ec6:	6613      	str	r3, [r2, #96]	; 0x60
 8008ec8:	4b58      	ldr	r3, [pc, #352]	; (800902c <HAL_GPIO_Init+0x2e4>)
 8008eca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ecc:	f003 0301 	and.w	r3, r3, #1
 8008ed0:	60bb      	str	r3, [r7, #8]
 8008ed2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008ed4:	4a56      	ldr	r2, [pc, #344]	; (8009030 <HAL_GPIO_Init+0x2e8>)
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	089b      	lsrs	r3, r3, #2
 8008eda:	3302      	adds	r3, #2
 8008edc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	f003 0303 	and.w	r3, r3, #3
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	220f      	movs	r2, #15
 8008eec:	fa02 f303 	lsl.w	r3, r2, r3
 8008ef0:	43db      	mvns	r3, r3
 8008ef2:	693a      	ldr	r2, [r7, #16]
 8008ef4:	4013      	ands	r3, r2
 8008ef6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008efe:	d01f      	beq.n	8008f40 <HAL_GPIO_Init+0x1f8>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4a4c      	ldr	r2, [pc, #304]	; (8009034 <HAL_GPIO_Init+0x2ec>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d019      	beq.n	8008f3c <HAL_GPIO_Init+0x1f4>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	4a4b      	ldr	r2, [pc, #300]	; (8009038 <HAL_GPIO_Init+0x2f0>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d013      	beq.n	8008f38 <HAL_GPIO_Init+0x1f0>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	4a4a      	ldr	r2, [pc, #296]	; (800903c <HAL_GPIO_Init+0x2f4>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d00d      	beq.n	8008f34 <HAL_GPIO_Init+0x1ec>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	4a49      	ldr	r2, [pc, #292]	; (8009040 <HAL_GPIO_Init+0x2f8>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d007      	beq.n	8008f30 <HAL_GPIO_Init+0x1e8>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	4a48      	ldr	r2, [pc, #288]	; (8009044 <HAL_GPIO_Init+0x2fc>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d101      	bne.n	8008f2c <HAL_GPIO_Init+0x1e4>
 8008f28:	2305      	movs	r3, #5
 8008f2a:	e00a      	b.n	8008f42 <HAL_GPIO_Init+0x1fa>
 8008f2c:	2306      	movs	r3, #6
 8008f2e:	e008      	b.n	8008f42 <HAL_GPIO_Init+0x1fa>
 8008f30:	2304      	movs	r3, #4
 8008f32:	e006      	b.n	8008f42 <HAL_GPIO_Init+0x1fa>
 8008f34:	2303      	movs	r3, #3
 8008f36:	e004      	b.n	8008f42 <HAL_GPIO_Init+0x1fa>
 8008f38:	2302      	movs	r3, #2
 8008f3a:	e002      	b.n	8008f42 <HAL_GPIO_Init+0x1fa>
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e000      	b.n	8008f42 <HAL_GPIO_Init+0x1fa>
 8008f40:	2300      	movs	r3, #0
 8008f42:	697a      	ldr	r2, [r7, #20]
 8008f44:	f002 0203 	and.w	r2, r2, #3
 8008f48:	0092      	lsls	r2, r2, #2
 8008f4a:	4093      	lsls	r3, r2
 8008f4c:	693a      	ldr	r2, [r7, #16]
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008f52:	4937      	ldr	r1, [pc, #220]	; (8009030 <HAL_GPIO_Init+0x2e8>)
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	089b      	lsrs	r3, r3, #2
 8008f58:	3302      	adds	r3, #2
 8008f5a:	693a      	ldr	r2, [r7, #16]
 8008f5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008f60:	4b39      	ldr	r3, [pc, #228]	; (8009048 <HAL_GPIO_Init+0x300>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	43db      	mvns	r3, r3
 8008f6a:	693a      	ldr	r2, [r7, #16]
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d003      	beq.n	8008f84 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008f7c:	693a      	ldr	r2, [r7, #16]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	4313      	orrs	r3, r2
 8008f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008f84:	4a30      	ldr	r2, [pc, #192]	; (8009048 <HAL_GPIO_Init+0x300>)
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8008f8a:	4b2f      	ldr	r3, [pc, #188]	; (8009048 <HAL_GPIO_Init+0x300>)
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	43db      	mvns	r3, r3
 8008f94:	693a      	ldr	r2, [r7, #16]
 8008f96:	4013      	ands	r3, r2
 8008f98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d003      	beq.n	8008fae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008fa6:	693a      	ldr	r2, [r7, #16]
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008fae:	4a26      	ldr	r2, [pc, #152]	; (8009048 <HAL_GPIO_Init+0x300>)
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008fb4:	4b24      	ldr	r3, [pc, #144]	; (8009048 <HAL_GPIO_Init+0x300>)
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	43db      	mvns	r3, r3
 8008fbe:	693a      	ldr	r2, [r7, #16]
 8008fc0:	4013      	ands	r3, r2
 8008fc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d003      	beq.n	8008fd8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008fd0:	693a      	ldr	r2, [r7, #16]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008fd8:	4a1b      	ldr	r2, [pc, #108]	; (8009048 <HAL_GPIO_Init+0x300>)
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008fde:	4b1a      	ldr	r3, [pc, #104]	; (8009048 <HAL_GPIO_Init+0x300>)
 8008fe0:	68db      	ldr	r3, [r3, #12]
 8008fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	43db      	mvns	r3, r3
 8008fe8:	693a      	ldr	r2, [r7, #16]
 8008fea:	4013      	ands	r3, r2
 8008fec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d003      	beq.n	8009002 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008ffa:	693a      	ldr	r2, [r7, #16]
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009002:	4a11      	ldr	r2, [pc, #68]	; (8009048 <HAL_GPIO_Init+0x300>)
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	3301      	adds	r3, #1
 800900c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	681a      	ldr	r2, [r3, #0]
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	fa22 f303 	lsr.w	r3, r2, r3
 8009018:	2b00      	cmp	r3, #0
 800901a:	f47f ae9d 	bne.w	8008d58 <HAL_GPIO_Init+0x10>
  }
}
 800901e:	bf00      	nop
 8009020:	bf00      	nop
 8009022:	371c      	adds	r7, #28
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr
 800902c:	40021000 	.word	0x40021000
 8009030:	40010000 	.word	0x40010000
 8009034:	48000400 	.word	0x48000400
 8009038:	48000800 	.word	0x48000800
 800903c:	48000c00 	.word	0x48000c00
 8009040:	48001000 	.word	0x48001000
 8009044:	48001400 	.word	0x48001400
 8009048:	40010400 	.word	0x40010400

0800904c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800904c:	b480      	push	{r7}
 800904e:	b083      	sub	sp, #12
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	460b      	mov	r3, r1
 8009056:	807b      	strh	r3, [r7, #2]
 8009058:	4613      	mov	r3, r2
 800905a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800905c:	787b      	ldrb	r3, [r7, #1]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d003      	beq.n	800906a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009062:	887a      	ldrh	r2, [r7, #2]
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009068:	e002      	b.n	8009070 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800906a:	887a      	ldrh	r2, [r7, #2]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009070:	bf00      	nop
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800907c:	b480      	push	{r7}
 800907e:	b085      	sub	sp, #20
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d141      	bne.n	800910e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800908a:	4b4b      	ldr	r3, [pc, #300]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009092:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009096:	d131      	bne.n	80090fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009098:	4b47      	ldr	r3, [pc, #284]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800909a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800909e:	4a46      	ldr	r2, [pc, #280]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80090a8:	4b43      	ldr	r3, [pc, #268]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80090b0:	4a41      	ldr	r2, [pc, #260]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80090b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80090b8:	4b40      	ldr	r3, [pc, #256]	; (80091bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	2232      	movs	r2, #50	; 0x32
 80090be:	fb02 f303 	mul.w	r3, r2, r3
 80090c2:	4a3f      	ldr	r2, [pc, #252]	; (80091c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80090c4:	fba2 2303 	umull	r2, r3, r2, r3
 80090c8:	0c9b      	lsrs	r3, r3, #18
 80090ca:	3301      	adds	r3, #1
 80090cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80090ce:	e002      	b.n	80090d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	3b01      	subs	r3, #1
 80090d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80090d6:	4b38      	ldr	r3, [pc, #224]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090d8:	695b      	ldr	r3, [r3, #20]
 80090da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80090de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090e2:	d102      	bne.n	80090ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d1f2      	bne.n	80090d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80090ea:	4b33      	ldr	r3, [pc, #204]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80090f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090f6:	d158      	bne.n	80091aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80090f8:	2303      	movs	r3, #3
 80090fa:	e057      	b.n	80091ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80090fc:	4b2e      	ldr	r3, [pc, #184]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80090fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009102:	4a2d      	ldr	r2, [pc, #180]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009104:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009108:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800910c:	e04d      	b.n	80091aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009114:	d141      	bne.n	800919a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009116:	4b28      	ldr	r3, [pc, #160]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800911e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009122:	d131      	bne.n	8009188 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009124:	4b24      	ldr	r3, [pc, #144]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009126:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800912a:	4a23      	ldr	r2, [pc, #140]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800912c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009130:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009134:	4b20      	ldr	r3, [pc, #128]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800913c:	4a1e      	ldr	r2, [pc, #120]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800913e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009142:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009144:	4b1d      	ldr	r3, [pc, #116]	; (80091bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	2232      	movs	r2, #50	; 0x32
 800914a:	fb02 f303 	mul.w	r3, r2, r3
 800914e:	4a1c      	ldr	r2, [pc, #112]	; (80091c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009150:	fba2 2303 	umull	r2, r3, r2, r3
 8009154:	0c9b      	lsrs	r3, r3, #18
 8009156:	3301      	adds	r3, #1
 8009158:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800915a:	e002      	b.n	8009162 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	3b01      	subs	r3, #1
 8009160:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009162:	4b15      	ldr	r3, [pc, #84]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009164:	695b      	ldr	r3, [r3, #20]
 8009166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800916a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800916e:	d102      	bne.n	8009176 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d1f2      	bne.n	800915c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009176:	4b10      	ldr	r3, [pc, #64]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009178:	695b      	ldr	r3, [r3, #20]
 800917a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800917e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009182:	d112      	bne.n	80091aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009184:	2303      	movs	r3, #3
 8009186:	e011      	b.n	80091ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009188:	4b0b      	ldr	r3, [pc, #44]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800918a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800918e:	4a0a      	ldr	r2, [pc, #40]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009190:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009194:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009198:	e007      	b.n	80091aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800919a:	4b07      	ldr	r3, [pc, #28]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80091a2:	4a05      	ldr	r2, [pc, #20]	; (80091b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80091a8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80091aa:	2300      	movs	r3, #0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3714      	adds	r7, #20
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr
 80091b8:	40007000 	.word	0x40007000
 80091bc:	20000000 	.word	0x20000000
 80091c0:	431bde83 	.word	0x431bde83

080091c4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80091c4:	b480      	push	{r7}
 80091c6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80091c8:	4b05      	ldr	r3, [pc, #20]	; (80091e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	4a04      	ldr	r2, [pc, #16]	; (80091e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80091ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80091d2:	6093      	str	r3, [r2, #8]
}
 80091d4:	bf00      	nop
 80091d6:	46bd      	mov	sp, r7
 80091d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091dc:	4770      	bx	lr
 80091de:	bf00      	nop
 80091e0:	40007000 	.word	0x40007000

080091e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b088      	sub	sp, #32
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d101      	bne.n	80091f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80091f2:	2301      	movs	r3, #1
 80091f4:	e308      	b.n	8009808 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 0301 	and.w	r3, r3, #1
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d075      	beq.n	80092ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009202:	4ba3      	ldr	r3, [pc, #652]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	f003 030c 	and.w	r3, r3, #12
 800920a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800920c:	4ba0      	ldr	r3, [pc, #640]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	f003 0303 	and.w	r3, r3, #3
 8009214:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009216:	69bb      	ldr	r3, [r7, #24]
 8009218:	2b0c      	cmp	r3, #12
 800921a:	d102      	bne.n	8009222 <HAL_RCC_OscConfig+0x3e>
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	2b03      	cmp	r3, #3
 8009220:	d002      	beq.n	8009228 <HAL_RCC_OscConfig+0x44>
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	2b08      	cmp	r3, #8
 8009226:	d10b      	bne.n	8009240 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009228:	4b99      	ldr	r3, [pc, #612]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009230:	2b00      	cmp	r3, #0
 8009232:	d05b      	beq.n	80092ec <HAL_RCC_OscConfig+0x108>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d157      	bne.n	80092ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e2e3      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009248:	d106      	bne.n	8009258 <HAL_RCC_OscConfig+0x74>
 800924a:	4b91      	ldr	r3, [pc, #580]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a90      	ldr	r2, [pc, #576]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009250:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009254:	6013      	str	r3, [r2, #0]
 8009256:	e01d      	b.n	8009294 <HAL_RCC_OscConfig+0xb0>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009260:	d10c      	bne.n	800927c <HAL_RCC_OscConfig+0x98>
 8009262:	4b8b      	ldr	r3, [pc, #556]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a8a      	ldr	r2, [pc, #552]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009268:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800926c:	6013      	str	r3, [r2, #0]
 800926e:	4b88      	ldr	r3, [pc, #544]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4a87      	ldr	r2, [pc, #540]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009278:	6013      	str	r3, [r2, #0]
 800927a:	e00b      	b.n	8009294 <HAL_RCC_OscConfig+0xb0>
 800927c:	4b84      	ldr	r3, [pc, #528]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a83      	ldr	r2, [pc, #524]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009282:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009286:	6013      	str	r3, [r2, #0]
 8009288:	4b81      	ldr	r3, [pc, #516]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a80      	ldr	r2, [pc, #512]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800928e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009292:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d013      	beq.n	80092c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800929c:	f7fc fff8 	bl	8006290 <HAL_GetTick>
 80092a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80092a2:	e008      	b.n	80092b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092a4:	f7fc fff4 	bl	8006290 <HAL_GetTick>
 80092a8:	4602      	mov	r2, r0
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	1ad3      	subs	r3, r2, r3
 80092ae:	2b64      	cmp	r3, #100	; 0x64
 80092b0:	d901      	bls.n	80092b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80092b2:	2303      	movs	r3, #3
 80092b4:	e2a8      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80092b6:	4b76      	ldr	r3, [pc, #472]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0f0      	beq.n	80092a4 <HAL_RCC_OscConfig+0xc0>
 80092c2:	e014      	b.n	80092ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092c4:	f7fc ffe4 	bl	8006290 <HAL_GetTick>
 80092c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80092ca:	e008      	b.n	80092de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092cc:	f7fc ffe0 	bl	8006290 <HAL_GetTick>
 80092d0:	4602      	mov	r2, r0
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	1ad3      	subs	r3, r2, r3
 80092d6:	2b64      	cmp	r3, #100	; 0x64
 80092d8:	d901      	bls.n	80092de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80092da:	2303      	movs	r3, #3
 80092dc:	e294      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80092de:	4b6c      	ldr	r3, [pc, #432]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d1f0      	bne.n	80092cc <HAL_RCC_OscConfig+0xe8>
 80092ea:	e000      	b.n	80092ee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f003 0302 	and.w	r3, r3, #2
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d075      	beq.n	80093e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80092fa:	4b65      	ldr	r3, [pc, #404]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 80092fc:	689b      	ldr	r3, [r3, #8]
 80092fe:	f003 030c 	and.w	r3, r3, #12
 8009302:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009304:	4b62      	ldr	r3, [pc, #392]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009306:	68db      	ldr	r3, [r3, #12]
 8009308:	f003 0303 	and.w	r3, r3, #3
 800930c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800930e:	69bb      	ldr	r3, [r7, #24]
 8009310:	2b0c      	cmp	r3, #12
 8009312:	d102      	bne.n	800931a <HAL_RCC_OscConfig+0x136>
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	2b02      	cmp	r3, #2
 8009318:	d002      	beq.n	8009320 <HAL_RCC_OscConfig+0x13c>
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	2b04      	cmp	r3, #4
 800931e:	d11f      	bne.n	8009360 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009320:	4b5b      	ldr	r3, [pc, #364]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009328:	2b00      	cmp	r3, #0
 800932a:	d005      	beq.n	8009338 <HAL_RCC_OscConfig+0x154>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	68db      	ldr	r3, [r3, #12]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d101      	bne.n	8009338 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	e267      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009338:	4b55      	ldr	r3, [pc, #340]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800933a:	685b      	ldr	r3, [r3, #4]
 800933c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	691b      	ldr	r3, [r3, #16]
 8009344:	061b      	lsls	r3, r3, #24
 8009346:	4952      	ldr	r1, [pc, #328]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009348:	4313      	orrs	r3, r2
 800934a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800934c:	4b51      	ldr	r3, [pc, #324]	; (8009494 <HAL_RCC_OscConfig+0x2b0>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4618      	mov	r0, r3
 8009352:	f7fc ff51 	bl	80061f8 <HAL_InitTick>
 8009356:	4603      	mov	r3, r0
 8009358:	2b00      	cmp	r3, #0
 800935a:	d043      	beq.n	80093e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e253      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	68db      	ldr	r3, [r3, #12]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d023      	beq.n	80093b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009368:	4b49      	ldr	r3, [pc, #292]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a48      	ldr	r2, [pc, #288]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800936e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009372:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009374:	f7fc ff8c 	bl	8006290 <HAL_GetTick>
 8009378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800937a:	e008      	b.n	800938e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800937c:	f7fc ff88 	bl	8006290 <HAL_GetTick>
 8009380:	4602      	mov	r2, r0
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	1ad3      	subs	r3, r2, r3
 8009386:	2b02      	cmp	r3, #2
 8009388:	d901      	bls.n	800938e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800938a:	2303      	movs	r3, #3
 800938c:	e23c      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800938e:	4b40      	ldr	r3, [pc, #256]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009396:	2b00      	cmp	r3, #0
 8009398:	d0f0      	beq.n	800937c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800939a:	4b3d      	ldr	r3, [pc, #244]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	691b      	ldr	r3, [r3, #16]
 80093a6:	061b      	lsls	r3, r3, #24
 80093a8:	4939      	ldr	r1, [pc, #228]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 80093aa:	4313      	orrs	r3, r2
 80093ac:	604b      	str	r3, [r1, #4]
 80093ae:	e01a      	b.n	80093e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80093b0:	4b37      	ldr	r3, [pc, #220]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a36      	ldr	r2, [pc, #216]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 80093b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093bc:	f7fc ff68 	bl	8006290 <HAL_GetTick>
 80093c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80093c2:	e008      	b.n	80093d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80093c4:	f7fc ff64 	bl	8006290 <HAL_GetTick>
 80093c8:	4602      	mov	r2, r0
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	1ad3      	subs	r3, r2, r3
 80093ce:	2b02      	cmp	r3, #2
 80093d0:	d901      	bls.n	80093d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80093d2:	2303      	movs	r3, #3
 80093d4:	e218      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80093d6:	4b2e      	ldr	r3, [pc, #184]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d1f0      	bne.n	80093c4 <HAL_RCC_OscConfig+0x1e0>
 80093e2:	e000      	b.n	80093e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f003 0308 	and.w	r3, r3, #8
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d03c      	beq.n	800946c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	695b      	ldr	r3, [r3, #20]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d01c      	beq.n	8009434 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80093fa:	4b25      	ldr	r3, [pc, #148]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 80093fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009400:	4a23      	ldr	r2, [pc, #140]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009402:	f043 0301 	orr.w	r3, r3, #1
 8009406:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800940a:	f7fc ff41 	bl	8006290 <HAL_GetTick>
 800940e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009410:	e008      	b.n	8009424 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009412:	f7fc ff3d 	bl	8006290 <HAL_GetTick>
 8009416:	4602      	mov	r2, r0
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	1ad3      	subs	r3, r2, r3
 800941c:	2b02      	cmp	r3, #2
 800941e:	d901      	bls.n	8009424 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009420:	2303      	movs	r3, #3
 8009422:	e1f1      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009424:	4b1a      	ldr	r3, [pc, #104]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009426:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800942a:	f003 0302 	and.w	r3, r3, #2
 800942e:	2b00      	cmp	r3, #0
 8009430:	d0ef      	beq.n	8009412 <HAL_RCC_OscConfig+0x22e>
 8009432:	e01b      	b.n	800946c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009434:	4b16      	ldr	r3, [pc, #88]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009436:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800943a:	4a15      	ldr	r2, [pc, #84]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 800943c:	f023 0301 	bic.w	r3, r3, #1
 8009440:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009444:	f7fc ff24 	bl	8006290 <HAL_GetTick>
 8009448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800944a:	e008      	b.n	800945e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800944c:	f7fc ff20 	bl	8006290 <HAL_GetTick>
 8009450:	4602      	mov	r2, r0
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	1ad3      	subs	r3, r2, r3
 8009456:	2b02      	cmp	r3, #2
 8009458:	d901      	bls.n	800945e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800945a:	2303      	movs	r3, #3
 800945c:	e1d4      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800945e:	4b0c      	ldr	r3, [pc, #48]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009460:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009464:	f003 0302 	and.w	r3, r3, #2
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1ef      	bne.n	800944c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f003 0304 	and.w	r3, r3, #4
 8009474:	2b00      	cmp	r3, #0
 8009476:	f000 80ab 	beq.w	80095d0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800947a:	2300      	movs	r3, #0
 800947c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800947e:	4b04      	ldr	r3, [pc, #16]	; (8009490 <HAL_RCC_OscConfig+0x2ac>)
 8009480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009486:	2b00      	cmp	r3, #0
 8009488:	d106      	bne.n	8009498 <HAL_RCC_OscConfig+0x2b4>
 800948a:	2301      	movs	r3, #1
 800948c:	e005      	b.n	800949a <HAL_RCC_OscConfig+0x2b6>
 800948e:	bf00      	nop
 8009490:	40021000 	.word	0x40021000
 8009494:	20000004 	.word	0x20000004
 8009498:	2300      	movs	r3, #0
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00d      	beq.n	80094ba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800949e:	4baf      	ldr	r3, [pc, #700]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80094a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094a2:	4aae      	ldr	r2, [pc, #696]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80094a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094a8:	6593      	str	r3, [r2, #88]	; 0x58
 80094aa:	4bac      	ldr	r3, [pc, #688]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80094ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094b2:	60fb      	str	r3, [r7, #12]
 80094b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80094b6:	2301      	movs	r3, #1
 80094b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80094ba:	4ba9      	ldr	r3, [pc, #676]	; (8009760 <HAL_RCC_OscConfig+0x57c>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d118      	bne.n	80094f8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80094c6:	4ba6      	ldr	r3, [pc, #664]	; (8009760 <HAL_RCC_OscConfig+0x57c>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4aa5      	ldr	r2, [pc, #660]	; (8009760 <HAL_RCC_OscConfig+0x57c>)
 80094cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80094d2:	f7fc fedd 	bl	8006290 <HAL_GetTick>
 80094d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80094d8:	e008      	b.n	80094ec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094da:	f7fc fed9 	bl	8006290 <HAL_GetTick>
 80094de:	4602      	mov	r2, r0
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	1ad3      	subs	r3, r2, r3
 80094e4:	2b02      	cmp	r3, #2
 80094e6:	d901      	bls.n	80094ec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80094e8:	2303      	movs	r3, #3
 80094ea:	e18d      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80094ec:	4b9c      	ldr	r3, [pc, #624]	; (8009760 <HAL_RCC_OscConfig+0x57c>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d0f0      	beq.n	80094da <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	d108      	bne.n	8009512 <HAL_RCC_OscConfig+0x32e>
 8009500:	4b96      	ldr	r3, [pc, #600]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009502:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009506:	4a95      	ldr	r2, [pc, #596]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009508:	f043 0301 	orr.w	r3, r3, #1
 800950c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009510:	e024      	b.n	800955c <HAL_RCC_OscConfig+0x378>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	689b      	ldr	r3, [r3, #8]
 8009516:	2b05      	cmp	r3, #5
 8009518:	d110      	bne.n	800953c <HAL_RCC_OscConfig+0x358>
 800951a:	4b90      	ldr	r3, [pc, #576]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800951c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009520:	4a8e      	ldr	r2, [pc, #568]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009522:	f043 0304 	orr.w	r3, r3, #4
 8009526:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800952a:	4b8c      	ldr	r3, [pc, #560]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800952c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009530:	4a8a      	ldr	r2, [pc, #552]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009532:	f043 0301 	orr.w	r3, r3, #1
 8009536:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800953a:	e00f      	b.n	800955c <HAL_RCC_OscConfig+0x378>
 800953c:	4b87      	ldr	r3, [pc, #540]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800953e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009542:	4a86      	ldr	r2, [pc, #536]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009544:	f023 0301 	bic.w	r3, r3, #1
 8009548:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800954c:	4b83      	ldr	r3, [pc, #524]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800954e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009552:	4a82      	ldr	r2, [pc, #520]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009554:	f023 0304 	bic.w	r3, r3, #4
 8009558:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d016      	beq.n	8009592 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009564:	f7fc fe94 	bl	8006290 <HAL_GetTick>
 8009568:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800956a:	e00a      	b.n	8009582 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800956c:	f7fc fe90 	bl	8006290 <HAL_GetTick>
 8009570:	4602      	mov	r2, r0
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	1ad3      	subs	r3, r2, r3
 8009576:	f241 3288 	movw	r2, #5000	; 0x1388
 800957a:	4293      	cmp	r3, r2
 800957c:	d901      	bls.n	8009582 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	e142      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009582:	4b76      	ldr	r3, [pc, #472]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009588:	f003 0302 	and.w	r3, r3, #2
 800958c:	2b00      	cmp	r3, #0
 800958e:	d0ed      	beq.n	800956c <HAL_RCC_OscConfig+0x388>
 8009590:	e015      	b.n	80095be <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009592:	f7fc fe7d 	bl	8006290 <HAL_GetTick>
 8009596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009598:	e00a      	b.n	80095b0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800959a:	f7fc fe79 	bl	8006290 <HAL_GetTick>
 800959e:	4602      	mov	r2, r0
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	1ad3      	subs	r3, r2, r3
 80095a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d901      	bls.n	80095b0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80095ac:	2303      	movs	r3, #3
 80095ae:	e12b      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80095b0:	4b6a      	ldr	r3, [pc, #424]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80095b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095b6:	f003 0302 	and.w	r3, r3, #2
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d1ed      	bne.n	800959a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80095be:	7ffb      	ldrb	r3, [r7, #31]
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d105      	bne.n	80095d0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80095c4:	4b65      	ldr	r3, [pc, #404]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80095c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095c8:	4a64      	ldr	r2, [pc, #400]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80095ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80095ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f003 0320 	and.w	r3, r3, #32
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d03c      	beq.n	8009656 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	699b      	ldr	r3, [r3, #24]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d01c      	beq.n	800961e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80095e4:	4b5d      	ldr	r3, [pc, #372]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80095e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80095ea:	4a5c      	ldr	r2, [pc, #368]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80095ec:	f043 0301 	orr.w	r3, r3, #1
 80095f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095f4:	f7fc fe4c 	bl	8006290 <HAL_GetTick>
 80095f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80095fa:	e008      	b.n	800960e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80095fc:	f7fc fe48 	bl	8006290 <HAL_GetTick>
 8009600:	4602      	mov	r2, r0
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	1ad3      	subs	r3, r2, r3
 8009606:	2b02      	cmp	r3, #2
 8009608:	d901      	bls.n	800960e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800960a:	2303      	movs	r3, #3
 800960c:	e0fc      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800960e:	4b53      	ldr	r3, [pc, #332]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009610:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009614:	f003 0302 	and.w	r3, r3, #2
 8009618:	2b00      	cmp	r3, #0
 800961a:	d0ef      	beq.n	80095fc <HAL_RCC_OscConfig+0x418>
 800961c:	e01b      	b.n	8009656 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800961e:	4b4f      	ldr	r3, [pc, #316]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009620:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009624:	4a4d      	ldr	r2, [pc, #308]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009626:	f023 0301 	bic.w	r3, r3, #1
 800962a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800962e:	f7fc fe2f 	bl	8006290 <HAL_GetTick>
 8009632:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009634:	e008      	b.n	8009648 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009636:	f7fc fe2b 	bl	8006290 <HAL_GetTick>
 800963a:	4602      	mov	r2, r0
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	1ad3      	subs	r3, r2, r3
 8009640:	2b02      	cmp	r3, #2
 8009642:	d901      	bls.n	8009648 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009644:	2303      	movs	r3, #3
 8009646:	e0df      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009648:	4b44      	ldr	r3, [pc, #272]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800964a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800964e:	f003 0302 	and.w	r3, r3, #2
 8009652:	2b00      	cmp	r3, #0
 8009654:	d1ef      	bne.n	8009636 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	69db      	ldr	r3, [r3, #28]
 800965a:	2b00      	cmp	r3, #0
 800965c:	f000 80d3 	beq.w	8009806 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009660:	4b3e      	ldr	r3, [pc, #248]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009662:	689b      	ldr	r3, [r3, #8]
 8009664:	f003 030c 	and.w	r3, r3, #12
 8009668:	2b0c      	cmp	r3, #12
 800966a:	f000 808d 	beq.w	8009788 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	69db      	ldr	r3, [r3, #28]
 8009672:	2b02      	cmp	r3, #2
 8009674:	d15a      	bne.n	800972c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009676:	4b39      	ldr	r3, [pc, #228]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a38      	ldr	r2, [pc, #224]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800967c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009680:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009682:	f7fc fe05 	bl	8006290 <HAL_GetTick>
 8009686:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009688:	e008      	b.n	800969c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800968a:	f7fc fe01 	bl	8006290 <HAL_GetTick>
 800968e:	4602      	mov	r2, r0
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	1ad3      	subs	r3, r2, r3
 8009694:	2b02      	cmp	r3, #2
 8009696:	d901      	bls.n	800969c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8009698:	2303      	movs	r3, #3
 800969a:	e0b5      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800969c:	4b2f      	ldr	r3, [pc, #188]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d1f0      	bne.n	800968a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80096a8:	4b2c      	ldr	r3, [pc, #176]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80096aa:	68da      	ldr	r2, [r3, #12]
 80096ac:	4b2d      	ldr	r3, [pc, #180]	; (8009764 <HAL_RCC_OscConfig+0x580>)
 80096ae:	4013      	ands	r3, r2
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	6a11      	ldr	r1, [r2, #32]
 80096b4:	687a      	ldr	r2, [r7, #4]
 80096b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80096b8:	3a01      	subs	r2, #1
 80096ba:	0112      	lsls	r2, r2, #4
 80096bc:	4311      	orrs	r1, r2
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80096c2:	0212      	lsls	r2, r2, #8
 80096c4:	4311      	orrs	r1, r2
 80096c6:	687a      	ldr	r2, [r7, #4]
 80096c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80096ca:	0852      	lsrs	r2, r2, #1
 80096cc:	3a01      	subs	r2, #1
 80096ce:	0552      	lsls	r2, r2, #21
 80096d0:	4311      	orrs	r1, r2
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80096d6:	0852      	lsrs	r2, r2, #1
 80096d8:	3a01      	subs	r2, #1
 80096da:	0652      	lsls	r2, r2, #25
 80096dc:	4311      	orrs	r1, r2
 80096de:	687a      	ldr	r2, [r7, #4]
 80096e0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80096e2:	06d2      	lsls	r2, r2, #27
 80096e4:	430a      	orrs	r2, r1
 80096e6:	491d      	ldr	r1, [pc, #116]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80096e8:	4313      	orrs	r3, r2
 80096ea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80096ec:	4b1b      	ldr	r3, [pc, #108]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4a1a      	ldr	r2, [pc, #104]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80096f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80096f6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80096f8:	4b18      	ldr	r3, [pc, #96]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80096fa:	68db      	ldr	r3, [r3, #12]
 80096fc:	4a17      	ldr	r2, [pc, #92]	; (800975c <HAL_RCC_OscConfig+0x578>)
 80096fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009702:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009704:	f7fc fdc4 	bl	8006290 <HAL_GetTick>
 8009708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800970a:	e008      	b.n	800971e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800970c:	f7fc fdc0 	bl	8006290 <HAL_GetTick>
 8009710:	4602      	mov	r2, r0
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	1ad3      	subs	r3, r2, r3
 8009716:	2b02      	cmp	r3, #2
 8009718:	d901      	bls.n	800971e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800971a:	2303      	movs	r3, #3
 800971c:	e074      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800971e:	4b0f      	ldr	r3, [pc, #60]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009726:	2b00      	cmp	r3, #0
 8009728:	d0f0      	beq.n	800970c <HAL_RCC_OscConfig+0x528>
 800972a:	e06c      	b.n	8009806 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800972c:	4b0b      	ldr	r3, [pc, #44]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a0a      	ldr	r2, [pc, #40]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009732:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009736:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009738:	4b08      	ldr	r3, [pc, #32]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800973a:	68db      	ldr	r3, [r3, #12]
 800973c:	4a07      	ldr	r2, [pc, #28]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800973e:	f023 0303 	bic.w	r3, r3, #3
 8009742:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009744:	4b05      	ldr	r3, [pc, #20]	; (800975c <HAL_RCC_OscConfig+0x578>)
 8009746:	68db      	ldr	r3, [r3, #12]
 8009748:	4a04      	ldr	r2, [pc, #16]	; (800975c <HAL_RCC_OscConfig+0x578>)
 800974a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800974e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009752:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009754:	f7fc fd9c 	bl	8006290 <HAL_GetTick>
 8009758:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800975a:	e00e      	b.n	800977a <HAL_RCC_OscConfig+0x596>
 800975c:	40021000 	.word	0x40021000
 8009760:	40007000 	.word	0x40007000
 8009764:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009768:	f7fc fd92 	bl	8006290 <HAL_GetTick>
 800976c:	4602      	mov	r2, r0
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	1ad3      	subs	r3, r2, r3
 8009772:	2b02      	cmp	r3, #2
 8009774:	d901      	bls.n	800977a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8009776:	2303      	movs	r3, #3
 8009778:	e046      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800977a:	4b25      	ldr	r3, [pc, #148]	; (8009810 <HAL_RCC_OscConfig+0x62c>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009782:	2b00      	cmp	r3, #0
 8009784:	d1f0      	bne.n	8009768 <HAL_RCC_OscConfig+0x584>
 8009786:	e03e      	b.n	8009806 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	69db      	ldr	r3, [r3, #28]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d101      	bne.n	8009794 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e039      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009794:	4b1e      	ldr	r3, [pc, #120]	; (8009810 <HAL_RCC_OscConfig+0x62c>)
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	f003 0203 	and.w	r2, r3, #3
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6a1b      	ldr	r3, [r3, #32]
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d12c      	bne.n	8009802 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097b2:	3b01      	subs	r3, #1
 80097b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d123      	bne.n	8009802 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d11b      	bne.n	8009802 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d113      	bne.n	8009802 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097e4:	085b      	lsrs	r3, r3, #1
 80097e6:	3b01      	subs	r3, #1
 80097e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d109      	bne.n	8009802 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097f8:	085b      	lsrs	r3, r3, #1
 80097fa:	3b01      	subs	r3, #1
 80097fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80097fe:	429a      	cmp	r2, r3
 8009800:	d001      	beq.n	8009806 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	e000      	b.n	8009808 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8009806:	2300      	movs	r3, #0
}
 8009808:	4618      	mov	r0, r3
 800980a:	3720      	adds	r7, #32
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}
 8009810:	40021000 	.word	0x40021000

08009814 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b086      	sub	sp, #24
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
 800981c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800981e:	2300      	movs	r3, #0
 8009820:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d101      	bne.n	800982c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009828:	2301      	movs	r3, #1
 800982a:	e11e      	b.n	8009a6a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800982c:	4b91      	ldr	r3, [pc, #580]	; (8009a74 <HAL_RCC_ClockConfig+0x260>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f003 030f 	and.w	r3, r3, #15
 8009834:	683a      	ldr	r2, [r7, #0]
 8009836:	429a      	cmp	r2, r3
 8009838:	d910      	bls.n	800985c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800983a:	4b8e      	ldr	r3, [pc, #568]	; (8009a74 <HAL_RCC_ClockConfig+0x260>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f023 020f 	bic.w	r2, r3, #15
 8009842:	498c      	ldr	r1, [pc, #560]	; (8009a74 <HAL_RCC_ClockConfig+0x260>)
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	4313      	orrs	r3, r2
 8009848:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800984a:	4b8a      	ldr	r3, [pc, #552]	; (8009a74 <HAL_RCC_ClockConfig+0x260>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f003 030f 	and.w	r3, r3, #15
 8009852:	683a      	ldr	r2, [r7, #0]
 8009854:	429a      	cmp	r2, r3
 8009856:	d001      	beq.n	800985c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009858:	2301      	movs	r3, #1
 800985a:	e106      	b.n	8009a6a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f003 0301 	and.w	r3, r3, #1
 8009864:	2b00      	cmp	r3, #0
 8009866:	d073      	beq.n	8009950 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	2b03      	cmp	r3, #3
 800986e:	d129      	bne.n	80098c4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009870:	4b81      	ldr	r3, [pc, #516]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009878:	2b00      	cmp	r3, #0
 800987a:	d101      	bne.n	8009880 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800987c:	2301      	movs	r3, #1
 800987e:	e0f4      	b.n	8009a6a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009880:	f000 f99e 	bl	8009bc0 <RCC_GetSysClockFreqFromPLLSource>
 8009884:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	4a7c      	ldr	r2, [pc, #496]	; (8009a7c <HAL_RCC_ClockConfig+0x268>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d93f      	bls.n	800990e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800988e:	4b7a      	ldr	r3, [pc, #488]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009890:	689b      	ldr	r3, [r3, #8]
 8009892:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d009      	beq.n	80098ae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d033      	beq.n	800990e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d12f      	bne.n	800990e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80098ae:	4b72      	ldr	r3, [pc, #456]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 80098b0:	689b      	ldr	r3, [r3, #8]
 80098b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80098b6:	4a70      	ldr	r2, [pc, #448]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 80098b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80098be:	2380      	movs	r3, #128	; 0x80
 80098c0:	617b      	str	r3, [r7, #20]
 80098c2:	e024      	b.n	800990e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	2b02      	cmp	r3, #2
 80098ca:	d107      	bne.n	80098dc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80098cc:	4b6a      	ldr	r3, [pc, #424]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d109      	bne.n	80098ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80098d8:	2301      	movs	r3, #1
 80098da:	e0c6      	b.n	8009a6a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80098dc:	4b66      	ldr	r3, [pc, #408]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d101      	bne.n	80098ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80098e8:	2301      	movs	r3, #1
 80098ea:	e0be      	b.n	8009a6a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80098ec:	f000 f8ce 	bl	8009a8c <HAL_RCC_GetSysClockFreq>
 80098f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	4a61      	ldr	r2, [pc, #388]	; (8009a7c <HAL_RCC_ClockConfig+0x268>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d909      	bls.n	800990e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80098fa:	4b5f      	ldr	r3, [pc, #380]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009902:	4a5d      	ldr	r2, [pc, #372]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009908:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800990a:	2380      	movs	r3, #128	; 0x80
 800990c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800990e:	4b5a      	ldr	r3, [pc, #360]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	f023 0203 	bic.w	r2, r3, #3
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	4957      	ldr	r1, [pc, #348]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 800991c:	4313      	orrs	r3, r2
 800991e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009920:	f7fc fcb6 	bl	8006290 <HAL_GetTick>
 8009924:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009926:	e00a      	b.n	800993e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009928:	f7fc fcb2 	bl	8006290 <HAL_GetTick>
 800992c:	4602      	mov	r2, r0
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	f241 3288 	movw	r2, #5000	; 0x1388
 8009936:	4293      	cmp	r3, r2
 8009938:	d901      	bls.n	800993e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800993a:	2303      	movs	r3, #3
 800993c:	e095      	b.n	8009a6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800993e:	4b4e      	ldr	r3, [pc, #312]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	f003 020c 	and.w	r2, r3, #12
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	429a      	cmp	r2, r3
 800994e:	d1eb      	bne.n	8009928 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f003 0302 	and.w	r3, r3, #2
 8009958:	2b00      	cmp	r3, #0
 800995a:	d023      	beq.n	80099a4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f003 0304 	and.w	r3, r3, #4
 8009964:	2b00      	cmp	r3, #0
 8009966:	d005      	beq.n	8009974 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009968:	4b43      	ldr	r3, [pc, #268]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	4a42      	ldr	r2, [pc, #264]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 800996e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009972:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f003 0308 	and.w	r3, r3, #8
 800997c:	2b00      	cmp	r3, #0
 800997e:	d007      	beq.n	8009990 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009980:	4b3d      	ldr	r3, [pc, #244]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009988:	4a3b      	ldr	r2, [pc, #236]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 800998a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800998e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009990:	4b39      	ldr	r3, [pc, #228]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	4936      	ldr	r1, [pc, #216]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 800999e:	4313      	orrs	r3, r2
 80099a0:	608b      	str	r3, [r1, #8]
 80099a2:	e008      	b.n	80099b6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	2b80      	cmp	r3, #128	; 0x80
 80099a8:	d105      	bne.n	80099b6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80099aa:	4b33      	ldr	r3, [pc, #204]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	4a32      	ldr	r2, [pc, #200]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 80099b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80099b4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80099b6:	4b2f      	ldr	r3, [pc, #188]	; (8009a74 <HAL_RCC_ClockConfig+0x260>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f003 030f 	and.w	r3, r3, #15
 80099be:	683a      	ldr	r2, [r7, #0]
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d21d      	bcs.n	8009a00 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80099c4:	4b2b      	ldr	r3, [pc, #172]	; (8009a74 <HAL_RCC_ClockConfig+0x260>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f023 020f 	bic.w	r2, r3, #15
 80099cc:	4929      	ldr	r1, [pc, #164]	; (8009a74 <HAL_RCC_ClockConfig+0x260>)
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	4313      	orrs	r3, r2
 80099d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80099d4:	f7fc fc5c 	bl	8006290 <HAL_GetTick>
 80099d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80099da:	e00a      	b.n	80099f2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099dc:	f7fc fc58 	bl	8006290 <HAL_GetTick>
 80099e0:	4602      	mov	r2, r0
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	1ad3      	subs	r3, r2, r3
 80099e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d901      	bls.n	80099f2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80099ee:	2303      	movs	r3, #3
 80099f0:	e03b      	b.n	8009a6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80099f2:	4b20      	ldr	r3, [pc, #128]	; (8009a74 <HAL_RCC_ClockConfig+0x260>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f003 030f 	and.w	r3, r3, #15
 80099fa:	683a      	ldr	r2, [r7, #0]
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d1ed      	bne.n	80099dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f003 0304 	and.w	r3, r3, #4
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d008      	beq.n	8009a1e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009a0c:	4b1a      	ldr	r3, [pc, #104]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009a0e:	689b      	ldr	r3, [r3, #8]
 8009a10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	68db      	ldr	r3, [r3, #12]
 8009a18:	4917      	ldr	r1, [pc, #92]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f003 0308 	and.w	r3, r3, #8
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d009      	beq.n	8009a3e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009a2a:	4b13      	ldr	r3, [pc, #76]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009a2c:	689b      	ldr	r3, [r3, #8]
 8009a2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	691b      	ldr	r3, [r3, #16]
 8009a36:	00db      	lsls	r3, r3, #3
 8009a38:	490f      	ldr	r1, [pc, #60]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009a3e:	f000 f825 	bl	8009a8c <HAL_RCC_GetSysClockFreq>
 8009a42:	4602      	mov	r2, r0
 8009a44:	4b0c      	ldr	r3, [pc, #48]	; (8009a78 <HAL_RCC_ClockConfig+0x264>)
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	091b      	lsrs	r3, r3, #4
 8009a4a:	f003 030f 	and.w	r3, r3, #15
 8009a4e:	490c      	ldr	r1, [pc, #48]	; (8009a80 <HAL_RCC_ClockConfig+0x26c>)
 8009a50:	5ccb      	ldrb	r3, [r1, r3]
 8009a52:	f003 031f 	and.w	r3, r3, #31
 8009a56:	fa22 f303 	lsr.w	r3, r2, r3
 8009a5a:	4a0a      	ldr	r2, [pc, #40]	; (8009a84 <HAL_RCC_ClockConfig+0x270>)
 8009a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009a5e:	4b0a      	ldr	r3, [pc, #40]	; (8009a88 <HAL_RCC_ClockConfig+0x274>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4618      	mov	r0, r3
 8009a64:	f7fc fbc8 	bl	80061f8 <HAL_InitTick>
 8009a68:	4603      	mov	r3, r0
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3718      	adds	r7, #24
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
 8009a72:	bf00      	nop
 8009a74:	40022000 	.word	0x40022000
 8009a78:	40021000 	.word	0x40021000
 8009a7c:	04c4b400 	.word	0x04c4b400
 8009a80:	08013758 	.word	0x08013758
 8009a84:	20000000 	.word	0x20000000
 8009a88:	20000004 	.word	0x20000004

08009a8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b087      	sub	sp, #28
 8009a90:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009a92:	4b2c      	ldr	r3, [pc, #176]	; (8009b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009a94:	689b      	ldr	r3, [r3, #8]
 8009a96:	f003 030c 	and.w	r3, r3, #12
 8009a9a:	2b04      	cmp	r3, #4
 8009a9c:	d102      	bne.n	8009aa4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009a9e:	4b2a      	ldr	r3, [pc, #168]	; (8009b48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009aa0:	613b      	str	r3, [r7, #16]
 8009aa2:	e047      	b.n	8009b34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009aa4:	4b27      	ldr	r3, [pc, #156]	; (8009b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	f003 030c 	and.w	r3, r3, #12
 8009aac:	2b08      	cmp	r3, #8
 8009aae:	d102      	bne.n	8009ab6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009ab0:	4b26      	ldr	r3, [pc, #152]	; (8009b4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009ab2:	613b      	str	r3, [r7, #16]
 8009ab4:	e03e      	b.n	8009b34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009ab6:	4b23      	ldr	r3, [pc, #140]	; (8009b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	f003 030c 	and.w	r3, r3, #12
 8009abe:	2b0c      	cmp	r3, #12
 8009ac0:	d136      	bne.n	8009b30 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009ac2:	4b20      	ldr	r3, [pc, #128]	; (8009b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009ac4:	68db      	ldr	r3, [r3, #12]
 8009ac6:	f003 0303 	and.w	r3, r3, #3
 8009aca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009acc:	4b1d      	ldr	r3, [pc, #116]	; (8009b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	091b      	lsrs	r3, r3, #4
 8009ad2:	f003 030f 	and.w	r3, r3, #15
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2b03      	cmp	r3, #3
 8009ade:	d10c      	bne.n	8009afa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009ae0:	4a1a      	ldr	r2, [pc, #104]	; (8009b4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ae8:	4a16      	ldr	r2, [pc, #88]	; (8009b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009aea:	68d2      	ldr	r2, [r2, #12]
 8009aec:	0a12      	lsrs	r2, r2, #8
 8009aee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009af2:	fb02 f303 	mul.w	r3, r2, r3
 8009af6:	617b      	str	r3, [r7, #20]
      break;
 8009af8:	e00c      	b.n	8009b14 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009afa:	4a13      	ldr	r2, [pc, #76]	; (8009b48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b02:	4a10      	ldr	r2, [pc, #64]	; (8009b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b04:	68d2      	ldr	r2, [r2, #12]
 8009b06:	0a12      	lsrs	r2, r2, #8
 8009b08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009b0c:	fb02 f303 	mul.w	r3, r2, r3
 8009b10:	617b      	str	r3, [r7, #20]
      break;
 8009b12:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009b14:	4b0b      	ldr	r3, [pc, #44]	; (8009b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b16:	68db      	ldr	r3, [r3, #12]
 8009b18:	0e5b      	lsrs	r3, r3, #25
 8009b1a:	f003 0303 	and.w	r3, r3, #3
 8009b1e:	3301      	adds	r3, #1
 8009b20:	005b      	lsls	r3, r3, #1
 8009b22:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009b24:	697a      	ldr	r2, [r7, #20]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b2c:	613b      	str	r3, [r7, #16]
 8009b2e:	e001      	b.n	8009b34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009b30:	2300      	movs	r3, #0
 8009b32:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009b34:	693b      	ldr	r3, [r7, #16]
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	371c      	adds	r7, #28
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr
 8009b42:	bf00      	nop
 8009b44:	40021000 	.word	0x40021000
 8009b48:	00f42400 	.word	0x00f42400
 8009b4c:	007a1200 	.word	0x007a1200

08009b50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009b50:	b480      	push	{r7}
 8009b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009b54:	4b03      	ldr	r3, [pc, #12]	; (8009b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8009b56:	681b      	ldr	r3, [r3, #0]
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b60:	4770      	bx	lr
 8009b62:	bf00      	nop
 8009b64:	20000000 	.word	0x20000000

08009b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009b6c:	f7ff fff0 	bl	8009b50 <HAL_RCC_GetHCLKFreq>
 8009b70:	4602      	mov	r2, r0
 8009b72:	4b06      	ldr	r3, [pc, #24]	; (8009b8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009b74:	689b      	ldr	r3, [r3, #8]
 8009b76:	0a1b      	lsrs	r3, r3, #8
 8009b78:	f003 0307 	and.w	r3, r3, #7
 8009b7c:	4904      	ldr	r1, [pc, #16]	; (8009b90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009b7e:	5ccb      	ldrb	r3, [r1, r3]
 8009b80:	f003 031f 	and.w	r3, r3, #31
 8009b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	bd80      	pop	{r7, pc}
 8009b8c:	40021000 	.word	0x40021000
 8009b90:	08013768 	.word	0x08013768

08009b94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009b98:	f7ff ffda 	bl	8009b50 <HAL_RCC_GetHCLKFreq>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	4b06      	ldr	r3, [pc, #24]	; (8009bb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009ba0:	689b      	ldr	r3, [r3, #8]
 8009ba2:	0adb      	lsrs	r3, r3, #11
 8009ba4:	f003 0307 	and.w	r3, r3, #7
 8009ba8:	4904      	ldr	r1, [pc, #16]	; (8009bbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8009baa:	5ccb      	ldrb	r3, [r1, r3]
 8009bac:	f003 031f 	and.w	r3, r3, #31
 8009bb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	40021000 	.word	0x40021000
 8009bbc:	08013768 	.word	0x08013768

08009bc0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b087      	sub	sp, #28
 8009bc4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009bc6:	4b1e      	ldr	r3, [pc, #120]	; (8009c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009bc8:	68db      	ldr	r3, [r3, #12]
 8009bca:	f003 0303 	and.w	r3, r3, #3
 8009bce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009bd0:	4b1b      	ldr	r3, [pc, #108]	; (8009c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009bd2:	68db      	ldr	r3, [r3, #12]
 8009bd4:	091b      	lsrs	r3, r3, #4
 8009bd6:	f003 030f 	and.w	r3, r3, #15
 8009bda:	3301      	adds	r3, #1
 8009bdc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	2b03      	cmp	r3, #3
 8009be2:	d10c      	bne.n	8009bfe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009be4:	4a17      	ldr	r2, [pc, #92]	; (8009c44 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bec:	4a14      	ldr	r2, [pc, #80]	; (8009c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009bee:	68d2      	ldr	r2, [r2, #12]
 8009bf0:	0a12      	lsrs	r2, r2, #8
 8009bf2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009bf6:	fb02 f303 	mul.w	r3, r2, r3
 8009bfa:	617b      	str	r3, [r7, #20]
    break;
 8009bfc:	e00c      	b.n	8009c18 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009bfe:	4a12      	ldr	r2, [pc, #72]	; (8009c48 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c06:	4a0e      	ldr	r2, [pc, #56]	; (8009c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c08:	68d2      	ldr	r2, [r2, #12]
 8009c0a:	0a12      	lsrs	r2, r2, #8
 8009c0c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009c10:	fb02 f303 	mul.w	r3, r2, r3
 8009c14:	617b      	str	r3, [r7, #20]
    break;
 8009c16:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009c18:	4b09      	ldr	r3, [pc, #36]	; (8009c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c1a:	68db      	ldr	r3, [r3, #12]
 8009c1c:	0e5b      	lsrs	r3, r3, #25
 8009c1e:	f003 0303 	and.w	r3, r3, #3
 8009c22:	3301      	adds	r3, #1
 8009c24:	005b      	lsls	r3, r3, #1
 8009c26:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009c28:	697a      	ldr	r2, [r7, #20]
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c30:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009c32:	687b      	ldr	r3, [r7, #4]
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	371c      	adds	r7, #28
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3e:	4770      	bx	lr
 8009c40:	40021000 	.word	0x40021000
 8009c44:	007a1200 	.word	0x007a1200
 8009c48:	00f42400 	.word	0x00f42400

08009c4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b086      	sub	sp, #24
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009c54:	2300      	movs	r3, #0
 8009c56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009c58:	2300      	movs	r3, #0
 8009c5a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	f000 8098 	beq.w	8009d9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009c6e:	4b43      	ldr	r3, [pc, #268]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d10d      	bne.n	8009c96 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009c7a:	4b40      	ldr	r3, [pc, #256]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c7e:	4a3f      	ldr	r2, [pc, #252]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009c80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c84:	6593      	str	r3, [r2, #88]	; 0x58
 8009c86:	4b3d      	ldr	r3, [pc, #244]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c8e:	60bb      	str	r3, [r7, #8]
 8009c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009c92:	2301      	movs	r3, #1
 8009c94:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009c96:	4b3a      	ldr	r3, [pc, #232]	; (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a39      	ldr	r2, [pc, #228]	; (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ca0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009ca2:	f7fc faf5 	bl	8006290 <HAL_GetTick>
 8009ca6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009ca8:	e009      	b.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009caa:	f7fc faf1 	bl	8006290 <HAL_GetTick>
 8009cae:	4602      	mov	r2, r0
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	1ad3      	subs	r3, r2, r3
 8009cb4:	2b02      	cmp	r3, #2
 8009cb6:	d902      	bls.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009cb8:	2303      	movs	r3, #3
 8009cba:	74fb      	strb	r3, [r7, #19]
        break;
 8009cbc:	e005      	b.n	8009cca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009cbe:	4b30      	ldr	r3, [pc, #192]	; (8009d80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d0ef      	beq.n	8009caa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009cca:	7cfb      	ldrb	r3, [r7, #19]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d159      	bne.n	8009d84 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009cd0:	4b2a      	ldr	r3, [pc, #168]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cda:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d01e      	beq.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ce6:	697a      	ldr	r2, [r7, #20]
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d019      	beq.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009cec:	4b23      	ldr	r3, [pc, #140]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009cf6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009cf8:	4b20      	ldr	r3, [pc, #128]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cfe:	4a1f      	ldr	r2, [pc, #124]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009d08:	4b1c      	ldr	r3, [pc, #112]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d0e:	4a1b      	ldr	r2, [pc, #108]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009d14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009d18:	4a18      	ldr	r2, [pc, #96]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	f003 0301 	and.w	r3, r3, #1
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d016      	beq.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d2a:	f7fc fab1 	bl	8006290 <HAL_GetTick>
 8009d2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d30:	e00b      	b.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d32:	f7fc faad 	bl	8006290 <HAL_GetTick>
 8009d36:	4602      	mov	r2, r0
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	1ad3      	subs	r3, r2, r3
 8009d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d902      	bls.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009d44:	2303      	movs	r3, #3
 8009d46:	74fb      	strb	r3, [r7, #19]
            break;
 8009d48:	e006      	b.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d4a:	4b0c      	ldr	r3, [pc, #48]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d50:	f003 0302 	and.w	r3, r3, #2
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d0ec      	beq.n	8009d32 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009d58:	7cfb      	ldrb	r3, [r7, #19]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d10b      	bne.n	8009d76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009d5e:	4b07      	ldr	r3, [pc, #28]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d6c:	4903      	ldr	r1, [pc, #12]	; (8009d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d6e:	4313      	orrs	r3, r2
 8009d70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009d74:	e008      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009d76:	7cfb      	ldrb	r3, [r7, #19]
 8009d78:	74bb      	strb	r3, [r7, #18]
 8009d7a:	e005      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009d7c:	40021000 	.word	0x40021000
 8009d80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d84:	7cfb      	ldrb	r3, [r7, #19]
 8009d86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009d88:	7c7b      	ldrb	r3, [r7, #17]
 8009d8a:	2b01      	cmp	r3, #1
 8009d8c:	d105      	bne.n	8009d9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d8e:	4baf      	ldr	r3, [pc, #700]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d92:	4aae      	ldr	r2, [pc, #696]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009d94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d98:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f003 0301 	and.w	r3, r3, #1
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d00a      	beq.n	8009dbc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009da6:	4ba9      	ldr	r3, [pc, #676]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dac:	f023 0203 	bic.w	r2, r3, #3
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	49a5      	ldr	r1, [pc, #660]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009db6:	4313      	orrs	r3, r2
 8009db8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f003 0302 	and.w	r3, r3, #2
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d00a      	beq.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009dc8:	4ba0      	ldr	r3, [pc, #640]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dce:	f023 020c 	bic.w	r2, r3, #12
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	499d      	ldr	r1, [pc, #628]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009dd8:	4313      	orrs	r3, r2
 8009dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f003 0304 	and.w	r3, r3, #4
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d00a      	beq.n	8009e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009dea:	4b98      	ldr	r3, [pc, #608]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009df0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	4994      	ldr	r1, [pc, #592]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f003 0308 	and.w	r3, r3, #8
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d00a      	beq.n	8009e22 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009e0c:	4b8f      	ldr	r3, [pc, #572]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e12:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	691b      	ldr	r3, [r3, #16]
 8009e1a:	498c      	ldr	r1, [pc, #560]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009e1c:	4313      	orrs	r3, r2
 8009e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f003 0310 	and.w	r3, r3, #16
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d00a      	beq.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009e2e:	4b87      	ldr	r3, [pc, #540]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	695b      	ldr	r3, [r3, #20]
 8009e3c:	4983      	ldr	r1, [pc, #524]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f003 0320 	and.w	r3, r3, #32
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d00a      	beq.n	8009e66 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009e50:	4b7e      	ldr	r3, [pc, #504]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e56:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	699b      	ldr	r3, [r3, #24]
 8009e5e:	497b      	ldr	r1, [pc, #492]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009e60:	4313      	orrs	r3, r2
 8009e62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d00a      	beq.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009e72:	4b76      	ldr	r3, [pc, #472]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e78:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	69db      	ldr	r3, [r3, #28]
 8009e80:	4972      	ldr	r1, [pc, #456]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009e82:	4313      	orrs	r3, r2
 8009e84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d00a      	beq.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009e94:	4b6d      	ldr	r3, [pc, #436]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e9a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6a1b      	ldr	r3, [r3, #32]
 8009ea2:	496a      	ldr	r1, [pc, #424]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d00a      	beq.n	8009ecc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009eb6:	4b65      	ldr	r3, [pc, #404]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ebc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec4:	4961      	ldr	r1, [pc, #388]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d00a      	beq.n	8009eee <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009ed8:	4b5c      	ldr	r3, [pc, #368]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009eda:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009ede:	f023 0203 	bic.w	r2, r3, #3
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee6:	4959      	ldr	r1, [pc, #356]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d00a      	beq.n	8009f10 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009efa:	4b54      	ldr	r3, [pc, #336]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f00:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f08:	4950      	ldr	r1, [pc, #320]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d015      	beq.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009f1c:	4b4b      	ldr	r3, [pc, #300]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f2a:	4948      	ldr	r1, [pc, #288]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f3a:	d105      	bne.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009f3c:	4b43      	ldr	r3, [pc, #268]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f3e:	68db      	ldr	r3, [r3, #12]
 8009f40:	4a42      	ldr	r2, [pc, #264]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f46:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d015      	beq.n	8009f80 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009f54:	4b3d      	ldr	r3, [pc, #244]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f5a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f62:	493a      	ldr	r1, [pc, #232]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f64:	4313      	orrs	r3, r2
 8009f66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009f72:	d105      	bne.n	8009f80 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009f74:	4b35      	ldr	r3, [pc, #212]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f76:	68db      	ldr	r3, [r3, #12]
 8009f78:	4a34      	ldr	r2, [pc, #208]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f7e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d015      	beq.n	8009fb8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009f8c:	4b2f      	ldr	r3, [pc, #188]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f92:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f9a:	492c      	ldr	r1, [pc, #176]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009f9c:	4313      	orrs	r3, r2
 8009f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fa6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009faa:	d105      	bne.n	8009fb8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009fac:	4b27      	ldr	r3, [pc, #156]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009fae:	68db      	ldr	r3, [r3, #12]
 8009fb0:	4a26      	ldr	r2, [pc, #152]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009fb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009fb6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d015      	beq.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009fc4:	4b21      	ldr	r3, [pc, #132]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fd2:	491e      	ldr	r1, [pc, #120]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009fe2:	d105      	bne.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009fe4:	4b19      	ldr	r3, [pc, #100]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009fe6:	68db      	ldr	r3, [r3, #12]
 8009fe8:	4a18      	ldr	r2, [pc, #96]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009fea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009fee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d015      	beq.n	800a028 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009ffc:	4b13      	ldr	r3, [pc, #76]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a002:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a00a:	4910      	ldr	r1, [pc, #64]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a00c:	4313      	orrs	r3, r2
 800a00e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a016:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a01a:	d105      	bne.n	800a028 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a01c:	4b0b      	ldr	r3, [pc, #44]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a01e:	68db      	ldr	r3, [r3, #12]
 800a020:	4a0a      	ldr	r2, [pc, #40]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a022:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a026:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a030:	2b00      	cmp	r3, #0
 800a032:	d018      	beq.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a034:	4b05      	ldr	r3, [pc, #20]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a03a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a042:	4902      	ldr	r1, [pc, #8]	; (800a04c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800a044:	4313      	orrs	r3, r2
 800a046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a04a:	e001      	b.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800a04c:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a054:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a058:	d105      	bne.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a05a:	4b21      	ldr	r3, [pc, #132]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a05c:	68db      	ldr	r3, [r3, #12]
 800a05e:	4a20      	ldr	r2, [pc, #128]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a064:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d015      	beq.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800a072:	4b1b      	ldr	r3, [pc, #108]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a078:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a080:	4917      	ldr	r1, [pc, #92]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a082:	4313      	orrs	r3, r2
 800a084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a08c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a090:	d105      	bne.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a092:	4b13      	ldr	r3, [pc, #76]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a094:	68db      	ldr	r3, [r3, #12]
 800a096:	4a12      	ldr	r2, [pc, #72]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a09c:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d015      	beq.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a0aa:	4b0d      	ldr	r3, [pc, #52]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a0ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a0b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0b8:	4909      	ldr	r1, [pc, #36]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a0c8:	d105      	bne.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a0ca:	4b05      	ldr	r3, [pc, #20]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	4a04      	ldr	r2, [pc, #16]	; (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800a0d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a0d4:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a0d6:	7cbb      	ldrb	r3, [r7, #18]
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3718      	adds	r7, #24
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}
 800a0e0:	40021000 	.word	0x40021000

0800a0e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d101      	bne.n	800a0f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	e09d      	b.n	800a232 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d108      	bne.n	800a110 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a106:	d009      	beq.n	800a11c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2200      	movs	r2, #0
 800a10c:	61da      	str	r2, [r3, #28]
 800a10e:	e005      	b.n	800a11c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2200      	movs	r2, #0
 800a11a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2200      	movs	r2, #0
 800a120:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a128:	b2db      	uxtb	r3, r3
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d106      	bne.n	800a13c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2200      	movs	r2, #0
 800a132:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f7fb fb6c 	bl	8005814 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2202      	movs	r2, #2
 800a140:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a152:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	68db      	ldr	r3, [r3, #12]
 800a158:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a15c:	d902      	bls.n	800a164 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a15e:	2300      	movs	r3, #0
 800a160:	60fb      	str	r3, [r7, #12]
 800a162:	e002      	b.n	800a16a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a164:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a168:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	68db      	ldr	r3, [r3, #12]
 800a16e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a172:	d007      	beq.n	800a184 <HAL_SPI_Init+0xa0>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a17c:	d002      	beq.n	800a184 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2200      	movs	r2, #0
 800a182:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a194:	431a      	orrs	r2, r3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	691b      	ldr	r3, [r3, #16]
 800a19a:	f003 0302 	and.w	r3, r3, #2
 800a19e:	431a      	orrs	r2, r3
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	695b      	ldr	r3, [r3, #20]
 800a1a4:	f003 0301 	and.w	r3, r3, #1
 800a1a8:	431a      	orrs	r2, r3
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	699b      	ldr	r3, [r3, #24]
 800a1ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a1b2:	431a      	orrs	r2, r3
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	69db      	ldr	r3, [r3, #28]
 800a1b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a1bc:	431a      	orrs	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6a1b      	ldr	r3, [r3, #32]
 800a1c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1c6:	ea42 0103 	orr.w	r1, r2, r3
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1ce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	430a      	orrs	r2, r1
 800a1d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	699b      	ldr	r3, [r3, #24]
 800a1de:	0c1b      	lsrs	r3, r3, #16
 800a1e0:	f003 0204 	and.w	r2, r3, #4
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e8:	f003 0310 	and.w	r3, r3, #16
 800a1ec:	431a      	orrs	r2, r3
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1f2:	f003 0308 	and.w	r3, r3, #8
 800a1f6:	431a      	orrs	r2, r3
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	68db      	ldr	r3, [r3, #12]
 800a1fc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a200:	ea42 0103 	orr.w	r1, r2, r3
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	430a      	orrs	r2, r1
 800a210:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	69da      	ldr	r2, [r3, #28]
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a220:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2200      	movs	r2, #0
 800a226:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2201      	movs	r2, #1
 800a22c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a230:	2300      	movs	r3, #0
}
 800a232:	4618      	mov	r0, r3
 800a234:	3710      	adds	r7, #16
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a23a:	b580      	push	{r7, lr}
 800a23c:	b08a      	sub	sp, #40	; 0x28
 800a23e:	af00      	add	r7, sp, #0
 800a240:	60f8      	str	r0, [r7, #12]
 800a242:	60b9      	str	r1, [r7, #8]
 800a244:	607a      	str	r2, [r7, #4]
 800a246:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a248:	2301      	movs	r3, #1
 800a24a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a24c:	2300      	movs	r3, #0
 800a24e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d101      	bne.n	800a260 <HAL_SPI_TransmitReceive+0x26>
 800a25c:	2302      	movs	r3, #2
 800a25e:	e1fb      	b.n	800a658 <HAL_SPI_TransmitReceive+0x41e>
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2201      	movs	r2, #1
 800a264:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a268:	f7fc f812 	bl	8006290 <HAL_GetTick>
 800a26c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a274:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800a27c:	887b      	ldrh	r3, [r7, #2]
 800a27e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800a280:	887b      	ldrh	r3, [r7, #2]
 800a282:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a284:	7efb      	ldrb	r3, [r7, #27]
 800a286:	2b01      	cmp	r3, #1
 800a288:	d00e      	beq.n	800a2a8 <HAL_SPI_TransmitReceive+0x6e>
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a290:	d106      	bne.n	800a2a0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	689b      	ldr	r3, [r3, #8]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d102      	bne.n	800a2a0 <HAL_SPI_TransmitReceive+0x66>
 800a29a:	7efb      	ldrb	r3, [r7, #27]
 800a29c:	2b04      	cmp	r3, #4
 800a29e:	d003      	beq.n	800a2a8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800a2a0:	2302      	movs	r3, #2
 800a2a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800a2a6:	e1cd      	b.n	800a644 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d005      	beq.n	800a2ba <HAL_SPI_TransmitReceive+0x80>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d002      	beq.n	800a2ba <HAL_SPI_TransmitReceive+0x80>
 800a2b4:	887b      	ldrh	r3, [r7, #2]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d103      	bne.n	800a2c2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800a2c0:	e1c0      	b.n	800a644 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	2b04      	cmp	r3, #4
 800a2cc:	d003      	beq.n	800a2d6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2205      	movs	r2, #5
 800a2d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	887a      	ldrh	r2, [r7, #2]
 800a2e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	887a      	ldrh	r2, [r7, #2]
 800a2ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	68ba      	ldr	r2, [r7, #8]
 800a2f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	887a      	ldrh	r2, [r7, #2]
 800a2fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	887a      	ldrh	r2, [r7, #2]
 800a302:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2200      	movs	r2, #0
 800a308:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2200      	movs	r2, #0
 800a30e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	68db      	ldr	r3, [r3, #12]
 800a314:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a318:	d802      	bhi.n	800a320 <HAL_SPI_TransmitReceive+0xe6>
 800a31a:	8a3b      	ldrh	r3, [r7, #16]
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d908      	bls.n	800a332 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	685a      	ldr	r2, [r3, #4]
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a32e:	605a      	str	r2, [r3, #4]
 800a330:	e007      	b.n	800a342 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	685a      	ldr	r2, [r3, #4]
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a340:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a34c:	2b40      	cmp	r3, #64	; 0x40
 800a34e:	d007      	beq.n	800a360 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	681a      	ldr	r2, [r3, #0]
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a35e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a368:	d97c      	bls.n	800a464 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d002      	beq.n	800a378 <HAL_SPI_TransmitReceive+0x13e>
 800a372:	8a7b      	ldrh	r3, [r7, #18]
 800a374:	2b01      	cmp	r3, #1
 800a376:	d169      	bne.n	800a44c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a37c:	881a      	ldrh	r2, [r3, #0]
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a388:	1c9a      	adds	r2, r3, #2
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a392:	b29b      	uxth	r3, r3
 800a394:	3b01      	subs	r3, #1
 800a396:	b29a      	uxth	r2, r3
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a39c:	e056      	b.n	800a44c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	f003 0302 	and.w	r3, r3, #2
 800a3a8:	2b02      	cmp	r3, #2
 800a3aa:	d11b      	bne.n	800a3e4 <HAL_SPI_TransmitReceive+0x1aa>
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d016      	beq.n	800a3e4 <HAL_SPI_TransmitReceive+0x1aa>
 800a3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d113      	bne.n	800a3e4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3c0:	881a      	ldrh	r2, [r3, #0]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3cc:	1c9a      	adds	r2, r3, #2
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a3d6:	b29b      	uxth	r3, r3
 800a3d8:	3b01      	subs	r3, #1
 800a3da:	b29a      	uxth	r2, r3
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	f003 0301 	and.w	r3, r3, #1
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d11c      	bne.n	800a42c <HAL_SPI_TransmitReceive+0x1f2>
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d016      	beq.n	800a42c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	68da      	ldr	r2, [r3, #12]
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a408:	b292      	uxth	r2, r2
 800a40a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a410:	1c9a      	adds	r2, r3, #2
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a41c:	b29b      	uxth	r3, r3
 800a41e:	3b01      	subs	r3, #1
 800a420:	b29a      	uxth	r2, r3
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a428:	2301      	movs	r3, #1
 800a42a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a42c:	f7fb ff30 	bl	8006290 <HAL_GetTick>
 800a430:	4602      	mov	r2, r0
 800a432:	69fb      	ldr	r3, [r7, #28]
 800a434:	1ad3      	subs	r3, r2, r3
 800a436:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a438:	429a      	cmp	r2, r3
 800a43a:	d807      	bhi.n	800a44c <HAL_SPI_TransmitReceive+0x212>
 800a43c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a43e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a442:	d003      	beq.n	800a44c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800a444:	2303      	movs	r3, #3
 800a446:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a44a:	e0fb      	b.n	800a644 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a450:	b29b      	uxth	r3, r3
 800a452:	2b00      	cmp	r3, #0
 800a454:	d1a3      	bne.n	800a39e <HAL_SPI_TransmitReceive+0x164>
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a45c:	b29b      	uxth	r3, r3
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d19d      	bne.n	800a39e <HAL_SPI_TransmitReceive+0x164>
 800a462:	e0df      	b.n	800a624 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d003      	beq.n	800a474 <HAL_SPI_TransmitReceive+0x23a>
 800a46c:	8a7b      	ldrh	r3, [r7, #18]
 800a46e:	2b01      	cmp	r3, #1
 800a470:	f040 80cb 	bne.w	800a60a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a478:	b29b      	uxth	r3, r3
 800a47a:	2b01      	cmp	r3, #1
 800a47c:	d912      	bls.n	800a4a4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a482:	881a      	ldrh	r2, [r3, #0]
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a48e:	1c9a      	adds	r2, r3, #2
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a498:	b29b      	uxth	r3, r3
 800a49a:	3b02      	subs	r3, #2
 800a49c:	b29a      	uxth	r2, r3
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a4a2:	e0b2      	b.n	800a60a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	330c      	adds	r3, #12
 800a4ae:	7812      	ldrb	r2, [r2, #0]
 800a4b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4b6:	1c5a      	adds	r2, r3, #1
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4c0:	b29b      	uxth	r3, r3
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a4ca:	e09e      	b.n	800a60a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	f003 0302 	and.w	r3, r3, #2
 800a4d6:	2b02      	cmp	r3, #2
 800a4d8:	d134      	bne.n	800a544 <HAL_SPI_TransmitReceive+0x30a>
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4de:	b29b      	uxth	r3, r3
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d02f      	beq.n	800a544 <HAL_SPI_TransmitReceive+0x30a>
 800a4e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d12c      	bne.n	800a544 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	2b01      	cmp	r3, #1
 800a4f2:	d912      	bls.n	800a51a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4f8:	881a      	ldrh	r2, [r3, #0]
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a504:	1c9a      	adds	r2, r3, #2
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a50e:	b29b      	uxth	r3, r3
 800a510:	3b02      	subs	r3, #2
 800a512:	b29a      	uxth	r2, r3
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a518:	e012      	b.n	800a540 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	330c      	adds	r3, #12
 800a524:	7812      	ldrb	r2, [r2, #0]
 800a526:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a52c:	1c5a      	adds	r2, r3, #1
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a536:	b29b      	uxth	r3, r3
 800a538:	3b01      	subs	r3, #1
 800a53a:	b29a      	uxth	r2, r3
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a540:	2300      	movs	r3, #0
 800a542:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	689b      	ldr	r3, [r3, #8]
 800a54a:	f003 0301 	and.w	r3, r3, #1
 800a54e:	2b01      	cmp	r3, #1
 800a550:	d148      	bne.n	800a5e4 <HAL_SPI_TransmitReceive+0x3aa>
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a558:	b29b      	uxth	r3, r3
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d042      	beq.n	800a5e4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a564:	b29b      	uxth	r3, r3
 800a566:	2b01      	cmp	r3, #1
 800a568:	d923      	bls.n	800a5b2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	68da      	ldr	r2, [r3, #12]
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a574:	b292      	uxth	r2, r2
 800a576:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a57c:	1c9a      	adds	r2, r3, #2
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a588:	b29b      	uxth	r3, r3
 800a58a:	3b02      	subs	r3, #2
 800a58c:	b29a      	uxth	r2, r3
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a59a:	b29b      	uxth	r3, r3
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d81f      	bhi.n	800a5e0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	685a      	ldr	r2, [r3, #4]
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a5ae:	605a      	str	r2, [r3, #4]
 800a5b0:	e016      	b.n	800a5e0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f103 020c 	add.w	r2, r3, #12
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5be:	7812      	ldrb	r2, [r2, #0]
 800a5c0:	b2d2      	uxtb	r2, r2
 800a5c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5c8:	1c5a      	adds	r2, r3, #1
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a5d4:	b29b      	uxth	r3, r3
 800a5d6:	3b01      	subs	r3, #1
 800a5d8:	b29a      	uxth	r2, r3
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a5e4:	f7fb fe54 	bl	8006290 <HAL_GetTick>
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	69fb      	ldr	r3, [r7, #28]
 800a5ec:	1ad3      	subs	r3, r2, r3
 800a5ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d803      	bhi.n	800a5fc <HAL_SPI_TransmitReceive+0x3c2>
 800a5f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5fa:	d102      	bne.n	800a602 <HAL_SPI_TransmitReceive+0x3c8>
 800a5fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d103      	bne.n	800a60a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800a602:	2303      	movs	r3, #3
 800a604:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a608:	e01c      	b.n	800a644 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a60e:	b29b      	uxth	r3, r3
 800a610:	2b00      	cmp	r3, #0
 800a612:	f47f af5b 	bne.w	800a4cc <HAL_SPI_TransmitReceive+0x292>
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a61c:	b29b      	uxth	r3, r3
 800a61e:	2b00      	cmp	r3, #0
 800a620:	f47f af54 	bne.w	800a4cc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a624:	69fa      	ldr	r2, [r7, #28]
 800a626:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a628:	68f8      	ldr	r0, [r7, #12]
 800a62a:	f000 f933 	bl	800a894 <SPI_EndRxTxTransaction>
 800a62e:	4603      	mov	r3, r0
 800a630:	2b00      	cmp	r3, #0
 800a632:	d006      	beq.n	800a642 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800a634:	2301      	movs	r3, #1
 800a636:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2220      	movs	r2, #32
 800a63e:	661a      	str	r2, [r3, #96]	; 0x60
 800a640:	e000      	b.n	800a644 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800a642:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2201      	movs	r2, #1
 800a648:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	2200      	movs	r2, #0
 800a650:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a654:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3728      	adds	r7, #40	; 0x28
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b088      	sub	sp, #32
 800a664:	af00      	add	r7, sp, #0
 800a666:	60f8      	str	r0, [r7, #12]
 800a668:	60b9      	str	r1, [r7, #8]
 800a66a:	603b      	str	r3, [r7, #0]
 800a66c:	4613      	mov	r3, r2
 800a66e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a670:	f7fb fe0e 	bl	8006290 <HAL_GetTick>
 800a674:	4602      	mov	r2, r0
 800a676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a678:	1a9b      	subs	r3, r3, r2
 800a67a:	683a      	ldr	r2, [r7, #0]
 800a67c:	4413      	add	r3, r2
 800a67e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a680:	f7fb fe06 	bl	8006290 <HAL_GetTick>
 800a684:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a686:	4b39      	ldr	r3, [pc, #228]	; (800a76c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	015b      	lsls	r3, r3, #5
 800a68c:	0d1b      	lsrs	r3, r3, #20
 800a68e:	69fa      	ldr	r2, [r7, #28]
 800a690:	fb02 f303 	mul.w	r3, r2, r3
 800a694:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a696:	e054      	b.n	800a742 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a69e:	d050      	beq.n	800a742 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a6a0:	f7fb fdf6 	bl	8006290 <HAL_GetTick>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	69bb      	ldr	r3, [r7, #24]
 800a6a8:	1ad3      	subs	r3, r2, r3
 800a6aa:	69fa      	ldr	r2, [r7, #28]
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d902      	bls.n	800a6b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a6b0:	69fb      	ldr	r3, [r7, #28]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d13d      	bne.n	800a732 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	685a      	ldr	r2, [r3, #4]
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a6c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a6ce:	d111      	bne.n	800a6f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	689b      	ldr	r3, [r3, #8]
 800a6d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6d8:	d004      	beq.n	800a6e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	689b      	ldr	r3, [r3, #8]
 800a6de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6e2:	d107      	bne.n	800a6f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	681a      	ldr	r2, [r3, #0]
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a6f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6fc:	d10f      	bne.n	800a71e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	681a      	ldr	r2, [r3, #0]
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a70c:	601a      	str	r2, [r3, #0]
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a71c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2201      	movs	r2, #1
 800a722:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	2200      	movs	r2, #0
 800a72a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a72e:	2303      	movs	r3, #3
 800a730:	e017      	b.n	800a762 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d101      	bne.n	800a73c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a738:	2300      	movs	r3, #0
 800a73a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	3b01      	subs	r3, #1
 800a740:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	689a      	ldr	r2, [r3, #8]
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	4013      	ands	r3, r2
 800a74c:	68ba      	ldr	r2, [r7, #8]
 800a74e:	429a      	cmp	r2, r3
 800a750:	bf0c      	ite	eq
 800a752:	2301      	moveq	r3, #1
 800a754:	2300      	movne	r3, #0
 800a756:	b2db      	uxtb	r3, r3
 800a758:	461a      	mov	r2, r3
 800a75a:	79fb      	ldrb	r3, [r7, #7]
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d19b      	bne.n	800a698 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a760:	2300      	movs	r3, #0
}
 800a762:	4618      	mov	r0, r3
 800a764:	3720      	adds	r7, #32
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	20000000 	.word	0x20000000

0800a770 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b088      	sub	sp, #32
 800a774:	af00      	add	r7, sp, #0
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	60b9      	str	r1, [r7, #8]
 800a77a:	607a      	str	r2, [r7, #4]
 800a77c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a77e:	f7fb fd87 	bl	8006290 <HAL_GetTick>
 800a782:	4602      	mov	r2, r0
 800a784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a786:	1a9b      	subs	r3, r3, r2
 800a788:	683a      	ldr	r2, [r7, #0]
 800a78a:	4413      	add	r3, r2
 800a78c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a78e:	f7fb fd7f 	bl	8006290 <HAL_GetTick>
 800a792:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a794:	4b3e      	ldr	r3, [pc, #248]	; (800a890 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800a796:	681a      	ldr	r2, [r3, #0]
 800a798:	4613      	mov	r3, r2
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	4413      	add	r3, r2
 800a79e:	00da      	lsls	r2, r3, #3
 800a7a0:	1ad3      	subs	r3, r2, r3
 800a7a2:	0d1b      	lsrs	r3, r3, #20
 800a7a4:	69fa      	ldr	r2, [r7, #28]
 800a7a6:	fb02 f303 	mul.w	r3, r2, r3
 800a7aa:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 800a7ac:	e062      	b.n	800a874 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a7ae:	68bb      	ldr	r3, [r7, #8]
 800a7b0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a7b4:	d109      	bne.n	800a7ca <SPI_WaitFifoStateUntilTimeout+0x5a>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d106      	bne.n	800a7ca <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	330c      	adds	r3, #12
 800a7c2:	781b      	ldrb	r3, [r3, #0]
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800a7c8:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7d0:	d050      	beq.n	800a874 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a7d2:	f7fb fd5d 	bl	8006290 <HAL_GetTick>
 800a7d6:	4602      	mov	r2, r0
 800a7d8:	69bb      	ldr	r3, [r7, #24]
 800a7da:	1ad3      	subs	r3, r2, r3
 800a7dc:	69fa      	ldr	r2, [r7, #28]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	d902      	bls.n	800a7e8 <SPI_WaitFifoStateUntilTimeout+0x78>
 800a7e2:	69fb      	ldr	r3, [r7, #28]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d13d      	bne.n	800a864 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	685a      	ldr	r2, [r3, #4]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a7f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a800:	d111      	bne.n	800a826 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a80a:	d004      	beq.n	800a816 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	689b      	ldr	r3, [r3, #8]
 800a810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a814:	d107      	bne.n	800a826 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a824:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a82a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a82e:	d10f      	bne.n	800a850 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a83e:	601a      	str	r2, [r3, #0]
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	681a      	ldr	r2, [r3, #0]
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a84e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2201      	movs	r2, #1
 800a854:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2200      	movs	r2, #0
 800a85c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a860:	2303      	movs	r3, #3
 800a862:	e010      	b.n	800a886 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a864:	693b      	ldr	r3, [r7, #16]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800a86a:	2300      	movs	r3, #0
 800a86c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800a86e:	693b      	ldr	r3, [r7, #16]
 800a870:	3b01      	subs	r3, #1
 800a872:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	689a      	ldr	r2, [r3, #8]
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	4013      	ands	r3, r2
 800a87e:	687a      	ldr	r2, [r7, #4]
 800a880:	429a      	cmp	r2, r3
 800a882:	d194      	bne.n	800a7ae <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800a884:	2300      	movs	r3, #0
}
 800a886:	4618      	mov	r0, r3
 800a888:	3720      	adds	r7, #32
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}
 800a88e:	bf00      	nop
 800a890:	20000000 	.word	0x20000000

0800a894 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b086      	sub	sp, #24
 800a898:	af02      	add	r7, sp, #8
 800a89a:	60f8      	str	r0, [r7, #12]
 800a89c:	60b9      	str	r1, [r7, #8]
 800a89e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	9300      	str	r3, [sp, #0]
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a8ac:	68f8      	ldr	r0, [r7, #12]
 800a8ae:	f7ff ff5f 	bl	800a770 <SPI_WaitFifoStateUntilTimeout>
 800a8b2:	4603      	mov	r3, r0
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d007      	beq.n	800a8c8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8bc:	f043 0220 	orr.w	r2, r3, #32
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a8c4:	2303      	movs	r3, #3
 800a8c6:	e027      	b.n	800a918 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	9300      	str	r3, [sp, #0]
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	2180      	movs	r1, #128	; 0x80
 800a8d2:	68f8      	ldr	r0, [r7, #12]
 800a8d4:	f7ff fec4 	bl	800a660 <SPI_WaitFlagStateUntilTimeout>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d007      	beq.n	800a8ee <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8e2:	f043 0220 	orr.w	r2, r3, #32
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a8ea:	2303      	movs	r3, #3
 800a8ec:	e014      	b.n	800a918 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	9300      	str	r3, [sp, #0]
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a8fa:	68f8      	ldr	r0, [r7, #12]
 800a8fc:	f7ff ff38 	bl	800a770 <SPI_WaitFifoStateUntilTimeout>
 800a900:	4603      	mov	r3, r0
 800a902:	2b00      	cmp	r3, #0
 800a904:	d007      	beq.n	800a916 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a90a:	f043 0220 	orr.w	r2, r3, #32
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a912:	2303      	movs	r3, #3
 800a914:	e000      	b.n	800a918 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a916:	2300      	movs	r3, #0
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3710      	adds	r7, #16
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d101      	bne.n	800a932 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	e049      	b.n	800a9c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a938:	b2db      	uxtb	r3, r3
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d106      	bne.n	800a94c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2200      	movs	r2, #0
 800a942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	f7fb fafc 	bl	8005f44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2202      	movs	r2, #2
 800a950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681a      	ldr	r2, [r3, #0]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	3304      	adds	r3, #4
 800a95c:	4619      	mov	r1, r3
 800a95e:	4610      	mov	r0, r2
 800a960:	f000 fdf6 	bl	800b550 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2201      	movs	r2, #1
 800a968:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2201      	movs	r2, #1
 800a970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2201      	movs	r2, #1
 800a978:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2201      	movs	r2, #1
 800a980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2201      	movs	r2, #1
 800a988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2201      	movs	r2, #1
 800a990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2201      	movs	r2, #1
 800a998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2201      	movs	r2, #1
 800a9a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2201      	movs	r2, #1
 800a9b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2201      	movs	r2, #1
 800a9b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2201      	movs	r2, #1
 800a9c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a9c4:	2300      	movs	r3, #0
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	3708      	adds	r7, #8
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}
	...

0800a9d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b085      	sub	sp, #20
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d001      	beq.n	800a9e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	e054      	b.n	800aa92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2202      	movs	r2, #2
 800a9ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	68da      	ldr	r2, [r3, #12]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f042 0201 	orr.w	r2, r2, #1
 800a9fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	4a26      	ldr	r2, [pc, #152]	; (800aaa0 <HAL_TIM_Base_Start_IT+0xd0>)
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d022      	beq.n	800aa50 <HAL_TIM_Base_Start_IT+0x80>
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa12:	d01d      	beq.n	800aa50 <HAL_TIM_Base_Start_IT+0x80>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	4a22      	ldr	r2, [pc, #136]	; (800aaa4 <HAL_TIM_Base_Start_IT+0xd4>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d018      	beq.n	800aa50 <HAL_TIM_Base_Start_IT+0x80>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	4a21      	ldr	r2, [pc, #132]	; (800aaa8 <HAL_TIM_Base_Start_IT+0xd8>)
 800aa24:	4293      	cmp	r3, r2
 800aa26:	d013      	beq.n	800aa50 <HAL_TIM_Base_Start_IT+0x80>
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	4a1f      	ldr	r2, [pc, #124]	; (800aaac <HAL_TIM_Base_Start_IT+0xdc>)
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d00e      	beq.n	800aa50 <HAL_TIM_Base_Start_IT+0x80>
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	4a1e      	ldr	r2, [pc, #120]	; (800aab0 <HAL_TIM_Base_Start_IT+0xe0>)
 800aa38:	4293      	cmp	r3, r2
 800aa3a:	d009      	beq.n	800aa50 <HAL_TIM_Base_Start_IT+0x80>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	4a1c      	ldr	r2, [pc, #112]	; (800aab4 <HAL_TIM_Base_Start_IT+0xe4>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d004      	beq.n	800aa50 <HAL_TIM_Base_Start_IT+0x80>
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	4a1b      	ldr	r2, [pc, #108]	; (800aab8 <HAL_TIM_Base_Start_IT+0xe8>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d115      	bne.n	800aa7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	689a      	ldr	r2, [r3, #8]
 800aa56:	4b19      	ldr	r3, [pc, #100]	; (800aabc <HAL_TIM_Base_Start_IT+0xec>)
 800aa58:	4013      	ands	r3, r2
 800aa5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	2b06      	cmp	r3, #6
 800aa60:	d015      	beq.n	800aa8e <HAL_TIM_Base_Start_IT+0xbe>
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa68:	d011      	beq.n	800aa8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	681a      	ldr	r2, [r3, #0]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f042 0201 	orr.w	r2, r2, #1
 800aa78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa7a:	e008      	b.n	800aa8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	681a      	ldr	r2, [r3, #0]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f042 0201 	orr.w	r2, r2, #1
 800aa8a:	601a      	str	r2, [r3, #0]
 800aa8c:	e000      	b.n	800aa90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3714      	adds	r7, #20
 800aa96:	46bd      	mov	sp, r7
 800aa98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9c:	4770      	bx	lr
 800aa9e:	bf00      	nop
 800aaa0:	40012c00 	.word	0x40012c00
 800aaa4:	40000400 	.word	0x40000400
 800aaa8:	40000800 	.word	0x40000800
 800aaac:	40000c00 	.word	0x40000c00
 800aab0:	40013400 	.word	0x40013400
 800aab4:	40014000 	.word	0x40014000
 800aab8:	40015000 	.word	0x40015000
 800aabc:	00010007 	.word	0x00010007

0800aac0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b082      	sub	sp, #8
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d101      	bne.n	800aad2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800aace:	2301      	movs	r3, #1
 800aad0:	e049      	b.n	800ab66 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d106      	bne.n	800aaec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2200      	movs	r2, #0
 800aae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f000 f841 	bl	800ab6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2202      	movs	r2, #2
 800aaf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	3304      	adds	r3, #4
 800aafc:	4619      	mov	r1, r3
 800aafe:	4610      	mov	r0, r2
 800ab00:	f000 fd26 	bl	800b550 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2201      	movs	r2, #1
 800ab08:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2201      	movs	r2, #1
 800ab18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2201      	movs	r2, #1
 800ab20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2201      	movs	r2, #1
 800ab38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2201      	movs	r2, #1
 800ab48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2201      	movs	r2, #1
 800ab58:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2201      	movs	r2, #1
 800ab60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ab64:	2300      	movs	r3, #0
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3708      	adds	r7, #8
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}

0800ab6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ab6e:	b480      	push	{r7}
 800ab70:	b083      	sub	sp, #12
 800ab72:	af00      	add	r7, sp, #0
 800ab74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ab76:	bf00      	nop
 800ab78:	370c      	adds	r7, #12
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab80:	4770      	bx	lr
	...

0800ab84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b084      	sub	sp, #16
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d109      	bne.n	800aba8 <HAL_TIM_PWM_Start+0x24>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ab9a:	b2db      	uxtb	r3, r3
 800ab9c:	2b01      	cmp	r3, #1
 800ab9e:	bf14      	ite	ne
 800aba0:	2301      	movne	r3, #1
 800aba2:	2300      	moveq	r3, #0
 800aba4:	b2db      	uxtb	r3, r3
 800aba6:	e03c      	b.n	800ac22 <HAL_TIM_PWM_Start+0x9e>
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	2b04      	cmp	r3, #4
 800abac:	d109      	bne.n	800abc2 <HAL_TIM_PWM_Start+0x3e>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800abb4:	b2db      	uxtb	r3, r3
 800abb6:	2b01      	cmp	r3, #1
 800abb8:	bf14      	ite	ne
 800abba:	2301      	movne	r3, #1
 800abbc:	2300      	moveq	r3, #0
 800abbe:	b2db      	uxtb	r3, r3
 800abc0:	e02f      	b.n	800ac22 <HAL_TIM_PWM_Start+0x9e>
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	2b08      	cmp	r3, #8
 800abc6:	d109      	bne.n	800abdc <HAL_TIM_PWM_Start+0x58>
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	bf14      	ite	ne
 800abd4:	2301      	movne	r3, #1
 800abd6:	2300      	moveq	r3, #0
 800abd8:	b2db      	uxtb	r3, r3
 800abda:	e022      	b.n	800ac22 <HAL_TIM_PWM_Start+0x9e>
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	2b0c      	cmp	r3, #12
 800abe0:	d109      	bne.n	800abf6 <HAL_TIM_PWM_Start+0x72>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800abe8:	b2db      	uxtb	r3, r3
 800abea:	2b01      	cmp	r3, #1
 800abec:	bf14      	ite	ne
 800abee:	2301      	movne	r3, #1
 800abf0:	2300      	moveq	r3, #0
 800abf2:	b2db      	uxtb	r3, r3
 800abf4:	e015      	b.n	800ac22 <HAL_TIM_PWM_Start+0x9e>
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	2b10      	cmp	r3, #16
 800abfa:	d109      	bne.n	800ac10 <HAL_TIM_PWM_Start+0x8c>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ac02:	b2db      	uxtb	r3, r3
 800ac04:	2b01      	cmp	r3, #1
 800ac06:	bf14      	ite	ne
 800ac08:	2301      	movne	r3, #1
 800ac0a:	2300      	moveq	r3, #0
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	e008      	b.n	800ac22 <HAL_TIM_PWM_Start+0x9e>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ac16:	b2db      	uxtb	r3, r3
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	bf14      	ite	ne
 800ac1c:	2301      	movne	r3, #1
 800ac1e:	2300      	moveq	r3, #0
 800ac20:	b2db      	uxtb	r3, r3
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d001      	beq.n	800ac2a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ac26:	2301      	movs	r3, #1
 800ac28:	e0a6      	b.n	800ad78 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d104      	bne.n	800ac3a <HAL_TIM_PWM_Start+0xb6>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2202      	movs	r2, #2
 800ac34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ac38:	e023      	b.n	800ac82 <HAL_TIM_PWM_Start+0xfe>
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	2b04      	cmp	r3, #4
 800ac3e:	d104      	bne.n	800ac4a <HAL_TIM_PWM_Start+0xc6>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2202      	movs	r2, #2
 800ac44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ac48:	e01b      	b.n	800ac82 <HAL_TIM_PWM_Start+0xfe>
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	2b08      	cmp	r3, #8
 800ac4e:	d104      	bne.n	800ac5a <HAL_TIM_PWM_Start+0xd6>
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2202      	movs	r2, #2
 800ac54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ac58:	e013      	b.n	800ac82 <HAL_TIM_PWM_Start+0xfe>
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	2b0c      	cmp	r3, #12
 800ac5e:	d104      	bne.n	800ac6a <HAL_TIM_PWM_Start+0xe6>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2202      	movs	r2, #2
 800ac64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ac68:	e00b      	b.n	800ac82 <HAL_TIM_PWM_Start+0xfe>
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	2b10      	cmp	r3, #16
 800ac6e:	d104      	bne.n	800ac7a <HAL_TIM_PWM_Start+0xf6>
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2202      	movs	r2, #2
 800ac74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ac78:	e003      	b.n	800ac82 <HAL_TIM_PWM_Start+0xfe>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2202      	movs	r2, #2
 800ac7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	2201      	movs	r2, #1
 800ac88:	6839      	ldr	r1, [r7, #0]
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f001 f8ce 	bl	800be2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4a3a      	ldr	r2, [pc, #232]	; (800ad80 <HAL_TIM_PWM_Start+0x1fc>)
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d018      	beq.n	800accc <HAL_TIM_PWM_Start+0x148>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	4a39      	ldr	r2, [pc, #228]	; (800ad84 <HAL_TIM_PWM_Start+0x200>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d013      	beq.n	800accc <HAL_TIM_PWM_Start+0x148>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	4a37      	ldr	r2, [pc, #220]	; (800ad88 <HAL_TIM_PWM_Start+0x204>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d00e      	beq.n	800accc <HAL_TIM_PWM_Start+0x148>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4a36      	ldr	r2, [pc, #216]	; (800ad8c <HAL_TIM_PWM_Start+0x208>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d009      	beq.n	800accc <HAL_TIM_PWM_Start+0x148>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	4a34      	ldr	r2, [pc, #208]	; (800ad90 <HAL_TIM_PWM_Start+0x20c>)
 800acbe:	4293      	cmp	r3, r2
 800acc0:	d004      	beq.n	800accc <HAL_TIM_PWM_Start+0x148>
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	4a33      	ldr	r2, [pc, #204]	; (800ad94 <HAL_TIM_PWM_Start+0x210>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d101      	bne.n	800acd0 <HAL_TIM_PWM_Start+0x14c>
 800accc:	2301      	movs	r3, #1
 800acce:	e000      	b.n	800acd2 <HAL_TIM_PWM_Start+0x14e>
 800acd0:	2300      	movs	r3, #0
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d007      	beq.n	800ace6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ace4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a25      	ldr	r2, [pc, #148]	; (800ad80 <HAL_TIM_PWM_Start+0x1fc>)
 800acec:	4293      	cmp	r3, r2
 800acee:	d022      	beq.n	800ad36 <HAL_TIM_PWM_Start+0x1b2>
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800acf8:	d01d      	beq.n	800ad36 <HAL_TIM_PWM_Start+0x1b2>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	4a26      	ldr	r2, [pc, #152]	; (800ad98 <HAL_TIM_PWM_Start+0x214>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d018      	beq.n	800ad36 <HAL_TIM_PWM_Start+0x1b2>
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	4a24      	ldr	r2, [pc, #144]	; (800ad9c <HAL_TIM_PWM_Start+0x218>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d013      	beq.n	800ad36 <HAL_TIM_PWM_Start+0x1b2>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	4a23      	ldr	r2, [pc, #140]	; (800ada0 <HAL_TIM_PWM_Start+0x21c>)
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d00e      	beq.n	800ad36 <HAL_TIM_PWM_Start+0x1b2>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	4a19      	ldr	r2, [pc, #100]	; (800ad84 <HAL_TIM_PWM_Start+0x200>)
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	d009      	beq.n	800ad36 <HAL_TIM_PWM_Start+0x1b2>
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a18      	ldr	r2, [pc, #96]	; (800ad88 <HAL_TIM_PWM_Start+0x204>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d004      	beq.n	800ad36 <HAL_TIM_PWM_Start+0x1b2>
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a18      	ldr	r2, [pc, #96]	; (800ad94 <HAL_TIM_PWM_Start+0x210>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d115      	bne.n	800ad62 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	689a      	ldr	r2, [r3, #8]
 800ad3c:	4b19      	ldr	r3, [pc, #100]	; (800ada4 <HAL_TIM_PWM_Start+0x220>)
 800ad3e:	4013      	ands	r3, r2
 800ad40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	2b06      	cmp	r3, #6
 800ad46:	d015      	beq.n	800ad74 <HAL_TIM_PWM_Start+0x1f0>
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad4e:	d011      	beq.n	800ad74 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	681a      	ldr	r2, [r3, #0]
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f042 0201 	orr.w	r2, r2, #1
 800ad5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad60:	e008      	b.n	800ad74 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	681a      	ldr	r2, [r3, #0]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f042 0201 	orr.w	r2, r2, #1
 800ad70:	601a      	str	r2, [r3, #0]
 800ad72:	e000      	b.n	800ad76 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad74:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ad76:	2300      	movs	r3, #0
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3710      	adds	r7, #16
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}
 800ad80:	40012c00 	.word	0x40012c00
 800ad84:	40013400 	.word	0x40013400
 800ad88:	40014000 	.word	0x40014000
 800ad8c:	40014400 	.word	0x40014400
 800ad90:	40014800 	.word	0x40014800
 800ad94:	40015000 	.word	0x40015000
 800ad98:	40000400 	.word	0x40000400
 800ad9c:	40000800 	.word	0x40000800
 800ada0:	40000c00 	.word	0x40000c00
 800ada4:	00010007 	.word	0x00010007

0800ada8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b082      	sub	sp, #8
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	691b      	ldr	r3, [r3, #16]
 800adb6:	f003 0302 	and.w	r3, r3, #2
 800adba:	2b02      	cmp	r3, #2
 800adbc:	d122      	bne.n	800ae04 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	68db      	ldr	r3, [r3, #12]
 800adc4:	f003 0302 	and.w	r3, r3, #2
 800adc8:	2b02      	cmp	r3, #2
 800adca:	d11b      	bne.n	800ae04 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f06f 0202 	mvn.w	r2, #2
 800add4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2201      	movs	r2, #1
 800adda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	699b      	ldr	r3, [r3, #24]
 800ade2:	f003 0303 	and.w	r3, r3, #3
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d003      	beq.n	800adf2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	f000 fb92 	bl	800b514 <HAL_TIM_IC_CaptureCallback>
 800adf0:	e005      	b.n	800adfe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 fb84 	bl	800b500 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f000 fb95 	bl	800b528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2200      	movs	r2, #0
 800ae02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	691b      	ldr	r3, [r3, #16]
 800ae0a:	f003 0304 	and.w	r3, r3, #4
 800ae0e:	2b04      	cmp	r3, #4
 800ae10:	d122      	bne.n	800ae58 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	68db      	ldr	r3, [r3, #12]
 800ae18:	f003 0304 	and.w	r3, r3, #4
 800ae1c:	2b04      	cmp	r3, #4
 800ae1e:	d11b      	bne.n	800ae58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f06f 0204 	mvn.w	r2, #4
 800ae28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2202      	movs	r2, #2
 800ae2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	699b      	ldr	r3, [r3, #24]
 800ae36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d003      	beq.n	800ae46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f000 fb68 	bl	800b514 <HAL_TIM_IC_CaptureCallback>
 800ae44:	e005      	b.n	800ae52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f000 fb5a 	bl	800b500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f000 fb6b 	bl	800b528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2200      	movs	r2, #0
 800ae56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	691b      	ldr	r3, [r3, #16]
 800ae5e:	f003 0308 	and.w	r3, r3, #8
 800ae62:	2b08      	cmp	r3, #8
 800ae64:	d122      	bne.n	800aeac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	68db      	ldr	r3, [r3, #12]
 800ae6c:	f003 0308 	and.w	r3, r3, #8
 800ae70:	2b08      	cmp	r3, #8
 800ae72:	d11b      	bne.n	800aeac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f06f 0208 	mvn.w	r2, #8
 800ae7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2204      	movs	r2, #4
 800ae82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	69db      	ldr	r3, [r3, #28]
 800ae8a:	f003 0303 	and.w	r3, r3, #3
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d003      	beq.n	800ae9a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f000 fb3e 	bl	800b514 <HAL_TIM_IC_CaptureCallback>
 800ae98:	e005      	b.n	800aea6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f000 fb30 	bl	800b500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f000 fb41 	bl	800b528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2200      	movs	r2, #0
 800aeaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	691b      	ldr	r3, [r3, #16]
 800aeb2:	f003 0310 	and.w	r3, r3, #16
 800aeb6:	2b10      	cmp	r3, #16
 800aeb8:	d122      	bne.n	800af00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	68db      	ldr	r3, [r3, #12]
 800aec0:	f003 0310 	and.w	r3, r3, #16
 800aec4:	2b10      	cmp	r3, #16
 800aec6:	d11b      	bne.n	800af00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f06f 0210 	mvn.w	r2, #16
 800aed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2208      	movs	r2, #8
 800aed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	69db      	ldr	r3, [r3, #28]
 800aede:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d003      	beq.n	800aeee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f000 fb14 	bl	800b514 <HAL_TIM_IC_CaptureCallback>
 800aeec:	e005      	b.n	800aefa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f000 fb06 	bl	800b500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 fb17 	bl	800b528 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2200      	movs	r2, #0
 800aefe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	691b      	ldr	r3, [r3, #16]
 800af06:	f003 0301 	and.w	r3, r3, #1
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d10e      	bne.n	800af2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	68db      	ldr	r3, [r3, #12]
 800af14:	f003 0301 	and.w	r3, r3, #1
 800af18:	2b01      	cmp	r3, #1
 800af1a:	d107      	bne.n	800af2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f06f 0201 	mvn.w	r2, #1
 800af24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 fae0 	bl	800b4ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	691b      	ldr	r3, [r3, #16]
 800af32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af36:	2b80      	cmp	r3, #128	; 0x80
 800af38:	d10e      	bne.n	800af58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	68db      	ldr	r3, [r3, #12]
 800af40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af44:	2b80      	cmp	r3, #128	; 0x80
 800af46:	d107      	bne.n	800af58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800af50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f001 f8e2 	bl	800c11c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	691b      	ldr	r3, [r3, #16]
 800af5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af66:	d10e      	bne.n	800af86 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	68db      	ldr	r3, [r3, #12]
 800af6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af72:	2b80      	cmp	r3, #128	; 0x80
 800af74:	d107      	bne.n	800af86 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800af7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f001 f8d5 	bl	800c130 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	691b      	ldr	r3, [r3, #16]
 800af8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af90:	2b40      	cmp	r3, #64	; 0x40
 800af92:	d10e      	bne.n	800afb2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	68db      	ldr	r3, [r3, #12]
 800af9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af9e:	2b40      	cmp	r3, #64	; 0x40
 800afa0:	d107      	bne.n	800afb2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800afaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 fac5 	bl	800b53c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	691b      	ldr	r3, [r3, #16]
 800afb8:	f003 0320 	and.w	r3, r3, #32
 800afbc:	2b20      	cmp	r3, #32
 800afbe:	d10e      	bne.n	800afde <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	68db      	ldr	r3, [r3, #12]
 800afc6:	f003 0320 	and.w	r3, r3, #32
 800afca:	2b20      	cmp	r3, #32
 800afcc:	d107      	bne.n	800afde <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f06f 0220 	mvn.w	r2, #32
 800afd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f001 f895 	bl	800c108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	691b      	ldr	r3, [r3, #16]
 800afe4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800afe8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800afec:	d10f      	bne.n	800b00e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	68db      	ldr	r3, [r3, #12]
 800aff4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aff8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800affc:	d107      	bne.n	800b00e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800b006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f001 f89b 	bl	800c144 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	691b      	ldr	r3, [r3, #16]
 800b014:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b018:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b01c:	d10f      	bne.n	800b03e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	68db      	ldr	r3, [r3, #12]
 800b024:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b028:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b02c:	d107      	bne.n	800b03e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800b036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f001 f88d 	bl	800c158 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	691b      	ldr	r3, [r3, #16]
 800b044:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b048:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b04c:	d10f      	bne.n	800b06e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b058:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b05c:	d107      	bne.n	800b06e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800b066:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f001 f87f 	bl	800c16c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	691b      	ldr	r3, [r3, #16]
 800b074:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b078:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b07c:	d10f      	bne.n	800b09e <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	68db      	ldr	r3, [r3, #12]
 800b084:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b088:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b08c:	d107      	bne.n	800b09e <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800b096:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f001 f871 	bl	800c180 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b09e:	bf00      	nop
 800b0a0:	3708      	adds	r7, #8
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}
	...

0800b0a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	60f8      	str	r0, [r7, #12]
 800b0b0:	60b9      	str	r1, [r7, #8]
 800b0b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b0ba:	2b01      	cmp	r3, #1
 800b0bc:	d101      	bne.n	800b0c2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800b0be:	2302      	movs	r3, #2
 800b0c0:	e0fd      	b.n	800b2be <HAL_TIM_PWM_ConfigChannel+0x216>
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2201      	movs	r2, #1
 800b0c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	2b14      	cmp	r3, #20
 800b0ce:	f200 80f0 	bhi.w	800b2b2 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800b0d2:	a201      	add	r2, pc, #4	; (adr r2, 800b0d8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800b0d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0d8:	0800b12d 	.word	0x0800b12d
 800b0dc:	0800b2b3 	.word	0x0800b2b3
 800b0e0:	0800b2b3 	.word	0x0800b2b3
 800b0e4:	0800b2b3 	.word	0x0800b2b3
 800b0e8:	0800b16d 	.word	0x0800b16d
 800b0ec:	0800b2b3 	.word	0x0800b2b3
 800b0f0:	0800b2b3 	.word	0x0800b2b3
 800b0f4:	0800b2b3 	.word	0x0800b2b3
 800b0f8:	0800b1af 	.word	0x0800b1af
 800b0fc:	0800b2b3 	.word	0x0800b2b3
 800b100:	0800b2b3 	.word	0x0800b2b3
 800b104:	0800b2b3 	.word	0x0800b2b3
 800b108:	0800b1ef 	.word	0x0800b1ef
 800b10c:	0800b2b3 	.word	0x0800b2b3
 800b110:	0800b2b3 	.word	0x0800b2b3
 800b114:	0800b2b3 	.word	0x0800b2b3
 800b118:	0800b231 	.word	0x0800b231
 800b11c:	0800b2b3 	.word	0x0800b2b3
 800b120:	0800b2b3 	.word	0x0800b2b3
 800b124:	0800b2b3 	.word	0x0800b2b3
 800b128:	0800b271 	.word	0x0800b271
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	68b9      	ldr	r1, [r7, #8]
 800b132:	4618      	mov	r0, r3
 800b134:	f000 fab4 	bl	800b6a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	699a      	ldr	r2, [r3, #24]
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f042 0208 	orr.w	r2, r2, #8
 800b146:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	699a      	ldr	r2, [r3, #24]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	f022 0204 	bic.w	r2, r2, #4
 800b156:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	6999      	ldr	r1, [r3, #24]
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	691a      	ldr	r2, [r3, #16]
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	430a      	orrs	r2, r1
 800b168:	619a      	str	r2, [r3, #24]
      break;
 800b16a:	e0a3      	b.n	800b2b4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	68b9      	ldr	r1, [r7, #8]
 800b172:	4618      	mov	r0, r3
 800b174:	f000 fb2e 	bl	800b7d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	699a      	ldr	r2, [r3, #24]
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	699a      	ldr	r2, [r3, #24]
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	6999      	ldr	r1, [r3, #24]
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	691b      	ldr	r3, [r3, #16]
 800b1a2:	021a      	lsls	r2, r3, #8
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	430a      	orrs	r2, r1
 800b1aa:	619a      	str	r2, [r3, #24]
      break;
 800b1ac:	e082      	b.n	800b2b4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	68b9      	ldr	r1, [r7, #8]
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	f000 fba1 	bl	800b8fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	69da      	ldr	r2, [r3, #28]
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f042 0208 	orr.w	r2, r2, #8
 800b1c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	69da      	ldr	r2, [r3, #28]
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f022 0204 	bic.w	r2, r2, #4
 800b1d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	69d9      	ldr	r1, [r3, #28]
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	691a      	ldr	r2, [r3, #16]
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	430a      	orrs	r2, r1
 800b1ea:	61da      	str	r2, [r3, #28]
      break;
 800b1ec:	e062      	b.n	800b2b4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	68b9      	ldr	r1, [r7, #8]
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	f000 fc13 	bl	800ba20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	69da      	ldr	r2, [r3, #28]
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	69da      	ldr	r2, [r3, #28]
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	69d9      	ldr	r1, [r3, #28]
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	691b      	ldr	r3, [r3, #16]
 800b224:	021a      	lsls	r2, r3, #8
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	430a      	orrs	r2, r1
 800b22c:	61da      	str	r2, [r3, #28]
      break;
 800b22e:	e041      	b.n	800b2b4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	68b9      	ldr	r1, [r7, #8]
 800b236:	4618      	mov	r0, r3
 800b238:	f000 fc86 	bl	800bb48 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f042 0208 	orr.w	r2, r2, #8
 800b24a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	f022 0204 	bic.w	r2, r2, #4
 800b25a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	691a      	ldr	r2, [r3, #16]
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	430a      	orrs	r2, r1
 800b26c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800b26e:	e021      	b.n	800b2b4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	68b9      	ldr	r1, [r7, #8]
 800b276:	4618      	mov	r0, r3
 800b278:	f000 fcd0 	bl	800bc1c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b28a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b29a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	691b      	ldr	r3, [r3, #16]
 800b2a6:	021a      	lsls	r2, r3, #8
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	430a      	orrs	r2, r1
 800b2ae:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800b2b0:	e000      	b.n	800b2b4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800b2b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b2bc:	2300      	movs	r3, #0
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3710      	adds	r7, #16
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	bf00      	nop

0800b2c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b084      	sub	sp, #16
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
 800b2d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	d101      	bne.n	800b2e0 <HAL_TIM_ConfigClockSource+0x18>
 800b2dc:	2302      	movs	r3, #2
 800b2de:	e0f5      	b.n	800b4cc <HAL_TIM_ConfigClockSource+0x204>
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2201      	movs	r2, #1
 800b2e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2202      	movs	r2, #2
 800b2ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	689b      	ldr	r3, [r3, #8]
 800b2f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800b2fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b302:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b30a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	68fa      	ldr	r2, [r7, #12]
 800b312:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	4a6e      	ldr	r2, [pc, #440]	; (800b4d4 <HAL_TIM_ConfigClockSource+0x20c>)
 800b31a:	4293      	cmp	r3, r2
 800b31c:	f000 80c1 	beq.w	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b320:	4a6c      	ldr	r2, [pc, #432]	; (800b4d4 <HAL_TIM_ConfigClockSource+0x20c>)
 800b322:	4293      	cmp	r3, r2
 800b324:	f200 80c6 	bhi.w	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b328:	4a6b      	ldr	r2, [pc, #428]	; (800b4d8 <HAL_TIM_ConfigClockSource+0x210>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	f000 80b9 	beq.w	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b330:	4a69      	ldr	r2, [pc, #420]	; (800b4d8 <HAL_TIM_ConfigClockSource+0x210>)
 800b332:	4293      	cmp	r3, r2
 800b334:	f200 80be 	bhi.w	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b338:	4a68      	ldr	r2, [pc, #416]	; (800b4dc <HAL_TIM_ConfigClockSource+0x214>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	f000 80b1 	beq.w	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b340:	4a66      	ldr	r2, [pc, #408]	; (800b4dc <HAL_TIM_ConfigClockSource+0x214>)
 800b342:	4293      	cmp	r3, r2
 800b344:	f200 80b6 	bhi.w	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b348:	4a65      	ldr	r2, [pc, #404]	; (800b4e0 <HAL_TIM_ConfigClockSource+0x218>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	f000 80a9 	beq.w	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b350:	4a63      	ldr	r2, [pc, #396]	; (800b4e0 <HAL_TIM_ConfigClockSource+0x218>)
 800b352:	4293      	cmp	r3, r2
 800b354:	f200 80ae 	bhi.w	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b358:	4a62      	ldr	r2, [pc, #392]	; (800b4e4 <HAL_TIM_ConfigClockSource+0x21c>)
 800b35a:	4293      	cmp	r3, r2
 800b35c:	f000 80a1 	beq.w	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b360:	4a60      	ldr	r2, [pc, #384]	; (800b4e4 <HAL_TIM_ConfigClockSource+0x21c>)
 800b362:	4293      	cmp	r3, r2
 800b364:	f200 80a6 	bhi.w	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b368:	4a5f      	ldr	r2, [pc, #380]	; (800b4e8 <HAL_TIM_ConfigClockSource+0x220>)
 800b36a:	4293      	cmp	r3, r2
 800b36c:	f000 8099 	beq.w	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b370:	4a5d      	ldr	r2, [pc, #372]	; (800b4e8 <HAL_TIM_ConfigClockSource+0x220>)
 800b372:	4293      	cmp	r3, r2
 800b374:	f200 809e 	bhi.w	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b378:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b37c:	f000 8091 	beq.w	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b380:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b384:	f200 8096 	bhi.w	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b388:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b38c:	f000 8089 	beq.w	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b390:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b394:	f200 808e 	bhi.w	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b398:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b39c:	d03e      	beq.n	800b41c <HAL_TIM_ConfigClockSource+0x154>
 800b39e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b3a2:	f200 8087 	bhi.w	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b3a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3aa:	f000 8085 	beq.w	800b4b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800b3ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3b2:	d87f      	bhi.n	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b3b4:	2b70      	cmp	r3, #112	; 0x70
 800b3b6:	d01a      	beq.n	800b3ee <HAL_TIM_ConfigClockSource+0x126>
 800b3b8:	2b70      	cmp	r3, #112	; 0x70
 800b3ba:	d87b      	bhi.n	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b3bc:	2b60      	cmp	r3, #96	; 0x60
 800b3be:	d050      	beq.n	800b462 <HAL_TIM_ConfigClockSource+0x19a>
 800b3c0:	2b60      	cmp	r3, #96	; 0x60
 800b3c2:	d877      	bhi.n	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b3c4:	2b50      	cmp	r3, #80	; 0x50
 800b3c6:	d03c      	beq.n	800b442 <HAL_TIM_ConfigClockSource+0x17a>
 800b3c8:	2b50      	cmp	r3, #80	; 0x50
 800b3ca:	d873      	bhi.n	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b3cc:	2b40      	cmp	r3, #64	; 0x40
 800b3ce:	d058      	beq.n	800b482 <HAL_TIM_ConfigClockSource+0x1ba>
 800b3d0:	2b40      	cmp	r3, #64	; 0x40
 800b3d2:	d86f      	bhi.n	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b3d4:	2b30      	cmp	r3, #48	; 0x30
 800b3d6:	d064      	beq.n	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b3d8:	2b30      	cmp	r3, #48	; 0x30
 800b3da:	d86b      	bhi.n	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b3dc:	2b20      	cmp	r3, #32
 800b3de:	d060      	beq.n	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b3e0:	2b20      	cmp	r3, #32
 800b3e2:	d867      	bhi.n	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d05c      	beq.n	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
 800b3e8:	2b10      	cmp	r3, #16
 800b3ea:	d05a      	beq.n	800b4a2 <HAL_TIM_ConfigClockSource+0x1da>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800b3ec:	e062      	b.n	800b4b4 <HAL_TIM_ConfigClockSource+0x1ec>
      TIM_ETR_SetConfig(htim->Instance,
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6818      	ldr	r0, [r3, #0]
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	6899      	ldr	r1, [r3, #8]
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	685a      	ldr	r2, [r3, #4]
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	68db      	ldr	r3, [r3, #12]
 800b3fe:	f000 fcf5 	bl	800bdec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	689b      	ldr	r3, [r3, #8]
 800b408:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b410:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	68fa      	ldr	r2, [r7, #12]
 800b418:	609a      	str	r2, [r3, #8]
      break;
 800b41a:	e04e      	b.n	800b4ba <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_ETR_SetConfig(htim->Instance,
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6818      	ldr	r0, [r3, #0]
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	6899      	ldr	r1, [r3, #8]
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	685a      	ldr	r2, [r3, #4]
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	68db      	ldr	r3, [r3, #12]
 800b42c:	f000 fcde 	bl	800bdec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	689a      	ldr	r2, [r3, #8]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b43e:	609a      	str	r2, [r3, #8]
      break;
 800b440:	e03b      	b.n	800b4ba <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6818      	ldr	r0, [r3, #0]
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	6859      	ldr	r1, [r3, #4]
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	68db      	ldr	r3, [r3, #12]
 800b44e:	461a      	mov	r2, r3
 800b450:	f000 fc50 	bl	800bcf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	2150      	movs	r1, #80	; 0x50
 800b45a:	4618      	mov	r0, r3
 800b45c:	f000 fca9 	bl	800bdb2 <TIM_ITRx_SetConfig>
      break;
 800b460:	e02b      	b.n	800b4ba <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6818      	ldr	r0, [r3, #0]
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	6859      	ldr	r1, [r3, #4]
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	68db      	ldr	r3, [r3, #12]
 800b46e:	461a      	mov	r2, r3
 800b470:	f000 fc6f 	bl	800bd52 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	2160      	movs	r1, #96	; 0x60
 800b47a:	4618      	mov	r0, r3
 800b47c:	f000 fc99 	bl	800bdb2 <TIM_ITRx_SetConfig>
      break;
 800b480:	e01b      	b.n	800b4ba <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6818      	ldr	r0, [r3, #0]
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	6859      	ldr	r1, [r3, #4]
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	68db      	ldr	r3, [r3, #12]
 800b48e:	461a      	mov	r2, r3
 800b490:	f000 fc30 	bl	800bcf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	2140      	movs	r1, #64	; 0x40
 800b49a:	4618      	mov	r0, r3
 800b49c:	f000 fc89 	bl	800bdb2 <TIM_ITRx_SetConfig>
      break;
 800b4a0:	e00b      	b.n	800b4ba <HAL_TIM_ConfigClockSource+0x1f2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681a      	ldr	r2, [r3, #0]
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	4610      	mov	r0, r2
 800b4ae:	f000 fc80 	bl	800bdb2 <TIM_ITRx_SetConfig>
        break;
 800b4b2:	e002      	b.n	800b4ba <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 800b4b4:	bf00      	nop
 800b4b6:	e000      	b.n	800b4ba <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 800b4b8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2201      	movs	r2, #1
 800b4be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4ca:	2300      	movs	r3, #0
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3710      	adds	r7, #16
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}
 800b4d4:	00100070 	.word	0x00100070
 800b4d8:	00100060 	.word	0x00100060
 800b4dc:	00100050 	.word	0x00100050
 800b4e0:	00100040 	.word	0x00100040
 800b4e4:	00100030 	.word	0x00100030
 800b4e8:	00100020 	.word	0x00100020

0800b4ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	b083      	sub	sp, #12
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b4f4:	bf00      	nop
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b500:	b480      	push	{r7}
 800b502:	b083      	sub	sp, #12
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b508:	bf00      	nop
 800b50a:	370c      	adds	r7, #12
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr

0800b514 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b514:	b480      	push	{r7}
 800b516:	b083      	sub	sp, #12
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b51c:	bf00      	nop
 800b51e:	370c      	adds	r7, #12
 800b520:	46bd      	mov	sp, r7
 800b522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b526:	4770      	bx	lr

0800b528 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b528:	b480      	push	{r7}
 800b52a:	b083      	sub	sp, #12
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b530:	bf00      	nop
 800b532:	370c      	adds	r7, #12
 800b534:	46bd      	mov	sp, r7
 800b536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53a:	4770      	bx	lr

0800b53c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b53c:	b480      	push	{r7}
 800b53e:	b083      	sub	sp, #12
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b544:	bf00      	nop
 800b546:	370c      	adds	r7, #12
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr

0800b550 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b550:	b480      	push	{r7}
 800b552:	b085      	sub	sp, #20
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
 800b558:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	4a46      	ldr	r2, [pc, #280]	; (800b67c <TIM_Base_SetConfig+0x12c>)
 800b564:	4293      	cmp	r3, r2
 800b566:	d017      	beq.n	800b598 <TIM_Base_SetConfig+0x48>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b56e:	d013      	beq.n	800b598 <TIM_Base_SetConfig+0x48>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	4a43      	ldr	r2, [pc, #268]	; (800b680 <TIM_Base_SetConfig+0x130>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d00f      	beq.n	800b598 <TIM_Base_SetConfig+0x48>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4a42      	ldr	r2, [pc, #264]	; (800b684 <TIM_Base_SetConfig+0x134>)
 800b57c:	4293      	cmp	r3, r2
 800b57e:	d00b      	beq.n	800b598 <TIM_Base_SetConfig+0x48>
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	4a41      	ldr	r2, [pc, #260]	; (800b688 <TIM_Base_SetConfig+0x138>)
 800b584:	4293      	cmp	r3, r2
 800b586:	d007      	beq.n	800b598 <TIM_Base_SetConfig+0x48>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	4a40      	ldr	r2, [pc, #256]	; (800b68c <TIM_Base_SetConfig+0x13c>)
 800b58c:	4293      	cmp	r3, r2
 800b58e:	d003      	beq.n	800b598 <TIM_Base_SetConfig+0x48>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	4a3f      	ldr	r2, [pc, #252]	; (800b690 <TIM_Base_SetConfig+0x140>)
 800b594:	4293      	cmp	r3, r2
 800b596:	d108      	bne.n	800b5aa <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b59e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	685b      	ldr	r3, [r3, #4]
 800b5a4:	68fa      	ldr	r2, [r7, #12]
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	4a33      	ldr	r2, [pc, #204]	; (800b67c <TIM_Base_SetConfig+0x12c>)
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	d023      	beq.n	800b5fa <TIM_Base_SetConfig+0xaa>
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b5b8:	d01f      	beq.n	800b5fa <TIM_Base_SetConfig+0xaa>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	4a30      	ldr	r2, [pc, #192]	; (800b680 <TIM_Base_SetConfig+0x130>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d01b      	beq.n	800b5fa <TIM_Base_SetConfig+0xaa>
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	4a2f      	ldr	r2, [pc, #188]	; (800b684 <TIM_Base_SetConfig+0x134>)
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	d017      	beq.n	800b5fa <TIM_Base_SetConfig+0xaa>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	4a2e      	ldr	r2, [pc, #184]	; (800b688 <TIM_Base_SetConfig+0x138>)
 800b5ce:	4293      	cmp	r3, r2
 800b5d0:	d013      	beq.n	800b5fa <TIM_Base_SetConfig+0xaa>
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	4a2d      	ldr	r2, [pc, #180]	; (800b68c <TIM_Base_SetConfig+0x13c>)
 800b5d6:	4293      	cmp	r3, r2
 800b5d8:	d00f      	beq.n	800b5fa <TIM_Base_SetConfig+0xaa>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	4a2d      	ldr	r2, [pc, #180]	; (800b694 <TIM_Base_SetConfig+0x144>)
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	d00b      	beq.n	800b5fa <TIM_Base_SetConfig+0xaa>
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	4a2c      	ldr	r2, [pc, #176]	; (800b698 <TIM_Base_SetConfig+0x148>)
 800b5e6:	4293      	cmp	r3, r2
 800b5e8:	d007      	beq.n	800b5fa <TIM_Base_SetConfig+0xaa>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	4a2b      	ldr	r2, [pc, #172]	; (800b69c <TIM_Base_SetConfig+0x14c>)
 800b5ee:	4293      	cmp	r3, r2
 800b5f0:	d003      	beq.n	800b5fa <TIM_Base_SetConfig+0xaa>
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	4a26      	ldr	r2, [pc, #152]	; (800b690 <TIM_Base_SetConfig+0x140>)
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d108      	bne.n	800b60c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	68db      	ldr	r3, [r3, #12]
 800b606:	68fa      	ldr	r2, [r7, #12]
 800b608:	4313      	orrs	r3, r2
 800b60a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	695b      	ldr	r3, [r3, #20]
 800b616:	4313      	orrs	r3, r2
 800b618:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	68fa      	ldr	r2, [r7, #12]
 800b61e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	689a      	ldr	r2, [r3, #8]
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	681a      	ldr	r2, [r3, #0]
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	4a12      	ldr	r2, [pc, #72]	; (800b67c <TIM_Base_SetConfig+0x12c>)
 800b634:	4293      	cmp	r3, r2
 800b636:	d013      	beq.n	800b660 <TIM_Base_SetConfig+0x110>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	4a14      	ldr	r2, [pc, #80]	; (800b68c <TIM_Base_SetConfig+0x13c>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d00f      	beq.n	800b660 <TIM_Base_SetConfig+0x110>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	4a14      	ldr	r2, [pc, #80]	; (800b694 <TIM_Base_SetConfig+0x144>)
 800b644:	4293      	cmp	r3, r2
 800b646:	d00b      	beq.n	800b660 <TIM_Base_SetConfig+0x110>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	4a13      	ldr	r2, [pc, #76]	; (800b698 <TIM_Base_SetConfig+0x148>)
 800b64c:	4293      	cmp	r3, r2
 800b64e:	d007      	beq.n	800b660 <TIM_Base_SetConfig+0x110>
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	4a12      	ldr	r2, [pc, #72]	; (800b69c <TIM_Base_SetConfig+0x14c>)
 800b654:	4293      	cmp	r3, r2
 800b656:	d003      	beq.n	800b660 <TIM_Base_SetConfig+0x110>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	4a0d      	ldr	r2, [pc, #52]	; (800b690 <TIM_Base_SetConfig+0x140>)
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d103      	bne.n	800b668 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	691a      	ldr	r2, [r3, #16]
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2201      	movs	r2, #1
 800b66c:	615a      	str	r2, [r3, #20]
}
 800b66e:	bf00      	nop
 800b670:	3714      	adds	r7, #20
 800b672:	46bd      	mov	sp, r7
 800b674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b678:	4770      	bx	lr
 800b67a:	bf00      	nop
 800b67c:	40012c00 	.word	0x40012c00
 800b680:	40000400 	.word	0x40000400
 800b684:	40000800 	.word	0x40000800
 800b688:	40000c00 	.word	0x40000c00
 800b68c:	40013400 	.word	0x40013400
 800b690:	40015000 	.word	0x40015000
 800b694:	40014000 	.word	0x40014000
 800b698:	40014400 	.word	0x40014400
 800b69c:	40014800 	.word	0x40014800

0800b6a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b6a0:	b480      	push	{r7}
 800b6a2:	b087      	sub	sp, #28
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6a1b      	ldr	r3, [r3, #32]
 800b6ae:	f023 0201 	bic.w	r2, r3, #1
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6a1b      	ldr	r3, [r3, #32]
 800b6ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	685b      	ldr	r3, [r3, #4]
 800b6c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	699b      	ldr	r3, [r3, #24]
 800b6c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b6ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	f023 0303 	bic.w	r3, r3, #3
 800b6da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	68fa      	ldr	r2, [r7, #12]
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b6e6:	697b      	ldr	r3, [r7, #20]
 800b6e8:	f023 0302 	bic.w	r3, r3, #2
 800b6ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	689b      	ldr	r3, [r3, #8]
 800b6f2:	697a      	ldr	r2, [r7, #20]
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	4a30      	ldr	r2, [pc, #192]	; (800b7bc <TIM_OC1_SetConfig+0x11c>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d013      	beq.n	800b728 <TIM_OC1_SetConfig+0x88>
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	4a2f      	ldr	r2, [pc, #188]	; (800b7c0 <TIM_OC1_SetConfig+0x120>)
 800b704:	4293      	cmp	r3, r2
 800b706:	d00f      	beq.n	800b728 <TIM_OC1_SetConfig+0x88>
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	4a2e      	ldr	r2, [pc, #184]	; (800b7c4 <TIM_OC1_SetConfig+0x124>)
 800b70c:	4293      	cmp	r3, r2
 800b70e:	d00b      	beq.n	800b728 <TIM_OC1_SetConfig+0x88>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	4a2d      	ldr	r2, [pc, #180]	; (800b7c8 <TIM_OC1_SetConfig+0x128>)
 800b714:	4293      	cmp	r3, r2
 800b716:	d007      	beq.n	800b728 <TIM_OC1_SetConfig+0x88>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	4a2c      	ldr	r2, [pc, #176]	; (800b7cc <TIM_OC1_SetConfig+0x12c>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d003      	beq.n	800b728 <TIM_OC1_SetConfig+0x88>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4a2b      	ldr	r2, [pc, #172]	; (800b7d0 <TIM_OC1_SetConfig+0x130>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d10c      	bne.n	800b742 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b728:	697b      	ldr	r3, [r7, #20]
 800b72a:	f023 0308 	bic.w	r3, r3, #8
 800b72e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	68db      	ldr	r3, [r3, #12]
 800b734:	697a      	ldr	r2, [r7, #20]
 800b736:	4313      	orrs	r3, r2
 800b738:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b73a:	697b      	ldr	r3, [r7, #20]
 800b73c:	f023 0304 	bic.w	r3, r3, #4
 800b740:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	4a1d      	ldr	r2, [pc, #116]	; (800b7bc <TIM_OC1_SetConfig+0x11c>)
 800b746:	4293      	cmp	r3, r2
 800b748:	d013      	beq.n	800b772 <TIM_OC1_SetConfig+0xd2>
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	4a1c      	ldr	r2, [pc, #112]	; (800b7c0 <TIM_OC1_SetConfig+0x120>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d00f      	beq.n	800b772 <TIM_OC1_SetConfig+0xd2>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	4a1b      	ldr	r2, [pc, #108]	; (800b7c4 <TIM_OC1_SetConfig+0x124>)
 800b756:	4293      	cmp	r3, r2
 800b758:	d00b      	beq.n	800b772 <TIM_OC1_SetConfig+0xd2>
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	4a1a      	ldr	r2, [pc, #104]	; (800b7c8 <TIM_OC1_SetConfig+0x128>)
 800b75e:	4293      	cmp	r3, r2
 800b760:	d007      	beq.n	800b772 <TIM_OC1_SetConfig+0xd2>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	4a19      	ldr	r2, [pc, #100]	; (800b7cc <TIM_OC1_SetConfig+0x12c>)
 800b766:	4293      	cmp	r3, r2
 800b768:	d003      	beq.n	800b772 <TIM_OC1_SetConfig+0xd2>
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	4a18      	ldr	r2, [pc, #96]	; (800b7d0 <TIM_OC1_SetConfig+0x130>)
 800b76e:	4293      	cmp	r3, r2
 800b770:	d111      	bne.n	800b796 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b772:	693b      	ldr	r3, [r7, #16]
 800b774:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b778:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b780:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	695b      	ldr	r3, [r3, #20]
 800b786:	693a      	ldr	r2, [r7, #16]
 800b788:	4313      	orrs	r3, r2
 800b78a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	699b      	ldr	r3, [r3, #24]
 800b790:	693a      	ldr	r2, [r7, #16]
 800b792:	4313      	orrs	r3, r2
 800b794:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	693a      	ldr	r2, [r7, #16]
 800b79a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	68fa      	ldr	r2, [r7, #12]
 800b7a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	685a      	ldr	r2, [r3, #4]
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	697a      	ldr	r2, [r7, #20]
 800b7ae:	621a      	str	r2, [r3, #32]
}
 800b7b0:	bf00      	nop
 800b7b2:	371c      	adds	r7, #28
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ba:	4770      	bx	lr
 800b7bc:	40012c00 	.word	0x40012c00
 800b7c0:	40013400 	.word	0x40013400
 800b7c4:	40014000 	.word	0x40014000
 800b7c8:	40014400 	.word	0x40014400
 800b7cc:	40014800 	.word	0x40014800
 800b7d0:	40015000 	.word	0x40015000

0800b7d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b087      	sub	sp, #28
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
 800b7dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6a1b      	ldr	r3, [r3, #32]
 800b7e2:	f023 0210 	bic.w	r2, r3, #16
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6a1b      	ldr	r3, [r3, #32]
 800b7ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	685b      	ldr	r3, [r3, #4]
 800b7f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	699b      	ldr	r3, [r3, #24]
 800b7fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b802:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b80e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	021b      	lsls	r3, r3, #8
 800b816:	68fa      	ldr	r2, [r7, #12]
 800b818:	4313      	orrs	r3, r2
 800b81a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	f023 0320 	bic.w	r3, r3, #32
 800b822:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	689b      	ldr	r3, [r3, #8]
 800b828:	011b      	lsls	r3, r3, #4
 800b82a:	697a      	ldr	r2, [r7, #20]
 800b82c:	4313      	orrs	r3, r2
 800b82e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	4a2c      	ldr	r2, [pc, #176]	; (800b8e4 <TIM_OC2_SetConfig+0x110>)
 800b834:	4293      	cmp	r3, r2
 800b836:	d007      	beq.n	800b848 <TIM_OC2_SetConfig+0x74>
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	4a2b      	ldr	r2, [pc, #172]	; (800b8e8 <TIM_OC2_SetConfig+0x114>)
 800b83c:	4293      	cmp	r3, r2
 800b83e:	d003      	beq.n	800b848 <TIM_OC2_SetConfig+0x74>
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	4a2a      	ldr	r2, [pc, #168]	; (800b8ec <TIM_OC2_SetConfig+0x118>)
 800b844:	4293      	cmp	r3, r2
 800b846:	d10d      	bne.n	800b864 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b848:	697b      	ldr	r3, [r7, #20]
 800b84a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b84e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	68db      	ldr	r3, [r3, #12]
 800b854:	011b      	lsls	r3, r3, #4
 800b856:	697a      	ldr	r2, [r7, #20]
 800b858:	4313      	orrs	r3, r2
 800b85a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b862:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	4a1f      	ldr	r2, [pc, #124]	; (800b8e4 <TIM_OC2_SetConfig+0x110>)
 800b868:	4293      	cmp	r3, r2
 800b86a:	d013      	beq.n	800b894 <TIM_OC2_SetConfig+0xc0>
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	4a1e      	ldr	r2, [pc, #120]	; (800b8e8 <TIM_OC2_SetConfig+0x114>)
 800b870:	4293      	cmp	r3, r2
 800b872:	d00f      	beq.n	800b894 <TIM_OC2_SetConfig+0xc0>
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	4a1e      	ldr	r2, [pc, #120]	; (800b8f0 <TIM_OC2_SetConfig+0x11c>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d00b      	beq.n	800b894 <TIM_OC2_SetConfig+0xc0>
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	4a1d      	ldr	r2, [pc, #116]	; (800b8f4 <TIM_OC2_SetConfig+0x120>)
 800b880:	4293      	cmp	r3, r2
 800b882:	d007      	beq.n	800b894 <TIM_OC2_SetConfig+0xc0>
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	4a1c      	ldr	r2, [pc, #112]	; (800b8f8 <TIM_OC2_SetConfig+0x124>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d003      	beq.n	800b894 <TIM_OC2_SetConfig+0xc0>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	4a17      	ldr	r2, [pc, #92]	; (800b8ec <TIM_OC2_SetConfig+0x118>)
 800b890:	4293      	cmp	r3, r2
 800b892:	d113      	bne.n	800b8bc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b89a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b89c:	693b      	ldr	r3, [r7, #16]
 800b89e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b8a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	695b      	ldr	r3, [r3, #20]
 800b8a8:	009b      	lsls	r3, r3, #2
 800b8aa:	693a      	ldr	r2, [r7, #16]
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	699b      	ldr	r3, [r3, #24]
 800b8b4:	009b      	lsls	r3, r3, #2
 800b8b6:	693a      	ldr	r2, [r7, #16]
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	693a      	ldr	r2, [r7, #16]
 800b8c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	68fa      	ldr	r2, [r7, #12]
 800b8c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	685a      	ldr	r2, [r3, #4]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	697a      	ldr	r2, [r7, #20]
 800b8d4:	621a      	str	r2, [r3, #32]
}
 800b8d6:	bf00      	nop
 800b8d8:	371c      	adds	r7, #28
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e0:	4770      	bx	lr
 800b8e2:	bf00      	nop
 800b8e4:	40012c00 	.word	0x40012c00
 800b8e8:	40013400 	.word	0x40013400
 800b8ec:	40015000 	.word	0x40015000
 800b8f0:	40014000 	.word	0x40014000
 800b8f4:	40014400 	.word	0x40014400
 800b8f8:	40014800 	.word	0x40014800

0800b8fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b087      	sub	sp, #28
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6a1b      	ldr	r3, [r3, #32]
 800b90a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	6a1b      	ldr	r3, [r3, #32]
 800b916:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	69db      	ldr	r3, [r3, #28]
 800b922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b92a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b92e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	f023 0303 	bic.w	r3, r3, #3
 800b936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	68fa      	ldr	r2, [r7, #12]
 800b93e:	4313      	orrs	r3, r2
 800b940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b942:	697b      	ldr	r3, [r7, #20]
 800b944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b948:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	689b      	ldr	r3, [r3, #8]
 800b94e:	021b      	lsls	r3, r3, #8
 800b950:	697a      	ldr	r2, [r7, #20]
 800b952:	4313      	orrs	r3, r2
 800b954:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	4a2b      	ldr	r2, [pc, #172]	; (800ba08 <TIM_OC3_SetConfig+0x10c>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d007      	beq.n	800b96e <TIM_OC3_SetConfig+0x72>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	4a2a      	ldr	r2, [pc, #168]	; (800ba0c <TIM_OC3_SetConfig+0x110>)
 800b962:	4293      	cmp	r3, r2
 800b964:	d003      	beq.n	800b96e <TIM_OC3_SetConfig+0x72>
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	4a29      	ldr	r2, [pc, #164]	; (800ba10 <TIM_OC3_SetConfig+0x114>)
 800b96a:	4293      	cmp	r3, r2
 800b96c:	d10d      	bne.n	800b98a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b96e:	697b      	ldr	r3, [r7, #20]
 800b970:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b974:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	68db      	ldr	r3, [r3, #12]
 800b97a:	021b      	lsls	r3, r3, #8
 800b97c:	697a      	ldr	r2, [r7, #20]
 800b97e:	4313      	orrs	r3, r2
 800b980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b982:	697b      	ldr	r3, [r7, #20]
 800b984:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	4a1e      	ldr	r2, [pc, #120]	; (800ba08 <TIM_OC3_SetConfig+0x10c>)
 800b98e:	4293      	cmp	r3, r2
 800b990:	d013      	beq.n	800b9ba <TIM_OC3_SetConfig+0xbe>
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	4a1d      	ldr	r2, [pc, #116]	; (800ba0c <TIM_OC3_SetConfig+0x110>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d00f      	beq.n	800b9ba <TIM_OC3_SetConfig+0xbe>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	4a1d      	ldr	r2, [pc, #116]	; (800ba14 <TIM_OC3_SetConfig+0x118>)
 800b99e:	4293      	cmp	r3, r2
 800b9a0:	d00b      	beq.n	800b9ba <TIM_OC3_SetConfig+0xbe>
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	4a1c      	ldr	r2, [pc, #112]	; (800ba18 <TIM_OC3_SetConfig+0x11c>)
 800b9a6:	4293      	cmp	r3, r2
 800b9a8:	d007      	beq.n	800b9ba <TIM_OC3_SetConfig+0xbe>
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	4a1b      	ldr	r2, [pc, #108]	; (800ba1c <TIM_OC3_SetConfig+0x120>)
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	d003      	beq.n	800b9ba <TIM_OC3_SetConfig+0xbe>
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	4a16      	ldr	r2, [pc, #88]	; (800ba10 <TIM_OC3_SetConfig+0x114>)
 800b9b6:	4293      	cmp	r3, r2
 800b9b8:	d113      	bne.n	800b9e2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b9c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b9c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	695b      	ldr	r3, [r3, #20]
 800b9ce:	011b      	lsls	r3, r3, #4
 800b9d0:	693a      	ldr	r2, [r7, #16]
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	699b      	ldr	r3, [r3, #24]
 800b9da:	011b      	lsls	r3, r3, #4
 800b9dc:	693a      	ldr	r2, [r7, #16]
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	693a      	ldr	r2, [r7, #16]
 800b9e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	68fa      	ldr	r2, [r7, #12]
 800b9ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	685a      	ldr	r2, [r3, #4]
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	697a      	ldr	r2, [r7, #20]
 800b9fa:	621a      	str	r2, [r3, #32]
}
 800b9fc:	bf00      	nop
 800b9fe:	371c      	adds	r7, #28
 800ba00:	46bd      	mov	sp, r7
 800ba02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba06:	4770      	bx	lr
 800ba08:	40012c00 	.word	0x40012c00
 800ba0c:	40013400 	.word	0x40013400
 800ba10:	40015000 	.word	0x40015000
 800ba14:	40014000 	.word	0x40014000
 800ba18:	40014400 	.word	0x40014400
 800ba1c:	40014800 	.word	0x40014800

0800ba20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b087      	sub	sp, #28
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
 800ba28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	6a1b      	ldr	r3, [r3, #32]
 800ba2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6a1b      	ldr	r3, [r3, #32]
 800ba3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	685b      	ldr	r3, [r3, #4]
 800ba40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	69db      	ldr	r3, [r3, #28]
 800ba46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ba4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ba52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ba5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	021b      	lsls	r3, r3, #8
 800ba62:	68fa      	ldr	r2, [r7, #12]
 800ba64:	4313      	orrs	r3, r2
 800ba66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ba6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	689b      	ldr	r3, [r3, #8]
 800ba74:	031b      	lsls	r3, r3, #12
 800ba76:	697a      	ldr	r2, [r7, #20]
 800ba78:	4313      	orrs	r3, r2
 800ba7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	4a2c      	ldr	r2, [pc, #176]	; (800bb30 <TIM_OC4_SetConfig+0x110>)
 800ba80:	4293      	cmp	r3, r2
 800ba82:	d007      	beq.n	800ba94 <TIM_OC4_SetConfig+0x74>
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	4a2b      	ldr	r2, [pc, #172]	; (800bb34 <TIM_OC4_SetConfig+0x114>)
 800ba88:	4293      	cmp	r3, r2
 800ba8a:	d003      	beq.n	800ba94 <TIM_OC4_SetConfig+0x74>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	4a2a      	ldr	r2, [pc, #168]	; (800bb38 <TIM_OC4_SetConfig+0x118>)
 800ba90:	4293      	cmp	r3, r2
 800ba92:	d10d      	bne.n	800bab0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ba9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	68db      	ldr	r3, [r3, #12]
 800baa0:	031b      	lsls	r3, r3, #12
 800baa2:	697a      	ldr	r2, [r7, #20]
 800baa4:	4313      	orrs	r3, r2
 800baa6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800baae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	4a1f      	ldr	r2, [pc, #124]	; (800bb30 <TIM_OC4_SetConfig+0x110>)
 800bab4:	4293      	cmp	r3, r2
 800bab6:	d013      	beq.n	800bae0 <TIM_OC4_SetConfig+0xc0>
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	4a1e      	ldr	r2, [pc, #120]	; (800bb34 <TIM_OC4_SetConfig+0x114>)
 800babc:	4293      	cmp	r3, r2
 800babe:	d00f      	beq.n	800bae0 <TIM_OC4_SetConfig+0xc0>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	4a1e      	ldr	r2, [pc, #120]	; (800bb3c <TIM_OC4_SetConfig+0x11c>)
 800bac4:	4293      	cmp	r3, r2
 800bac6:	d00b      	beq.n	800bae0 <TIM_OC4_SetConfig+0xc0>
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	4a1d      	ldr	r2, [pc, #116]	; (800bb40 <TIM_OC4_SetConfig+0x120>)
 800bacc:	4293      	cmp	r3, r2
 800bace:	d007      	beq.n	800bae0 <TIM_OC4_SetConfig+0xc0>
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	4a1c      	ldr	r2, [pc, #112]	; (800bb44 <TIM_OC4_SetConfig+0x124>)
 800bad4:	4293      	cmp	r3, r2
 800bad6:	d003      	beq.n	800bae0 <TIM_OC4_SetConfig+0xc0>
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	4a17      	ldr	r2, [pc, #92]	; (800bb38 <TIM_OC4_SetConfig+0x118>)
 800badc:	4293      	cmp	r3, r2
 800bade:	d113      	bne.n	800bb08 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bae6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bae8:	693b      	ldr	r3, [r7, #16]
 800baea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800baee:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	695b      	ldr	r3, [r3, #20]
 800baf4:	019b      	lsls	r3, r3, #6
 800baf6:	693a      	ldr	r2, [r7, #16]
 800baf8:	4313      	orrs	r3, r2
 800bafa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	699b      	ldr	r3, [r3, #24]
 800bb00:	019b      	lsls	r3, r3, #6
 800bb02:	693a      	ldr	r2, [r7, #16]
 800bb04:	4313      	orrs	r3, r2
 800bb06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	693a      	ldr	r2, [r7, #16]
 800bb0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	68fa      	ldr	r2, [r7, #12]
 800bb12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bb14:	683b      	ldr	r3, [r7, #0]
 800bb16:	685a      	ldr	r2, [r3, #4]
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	697a      	ldr	r2, [r7, #20]
 800bb20:	621a      	str	r2, [r3, #32]
}
 800bb22:	bf00      	nop
 800bb24:	371c      	adds	r7, #28
 800bb26:	46bd      	mov	sp, r7
 800bb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2c:	4770      	bx	lr
 800bb2e:	bf00      	nop
 800bb30:	40012c00 	.word	0x40012c00
 800bb34:	40013400 	.word	0x40013400
 800bb38:	40015000 	.word	0x40015000
 800bb3c:	40014000 	.word	0x40014000
 800bb40:	40014400 	.word	0x40014400
 800bb44:	40014800 	.word	0x40014800

0800bb48 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b087      	sub	sp, #28
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6a1b      	ldr	r3, [r3, #32]
 800bb56:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6a1b      	ldr	r3, [r3, #32]
 800bb62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bb76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	68fa      	ldr	r2, [r7, #12]
 800bb82:	4313      	orrs	r3, r2
 800bb84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bb86:	693b      	ldr	r3, [r7, #16]
 800bb88:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800bb8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	689b      	ldr	r3, [r3, #8]
 800bb92:	041b      	lsls	r3, r3, #16
 800bb94:	693a      	ldr	r2, [r7, #16]
 800bb96:	4313      	orrs	r3, r2
 800bb98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	4a19      	ldr	r2, [pc, #100]	; (800bc04 <TIM_OC5_SetConfig+0xbc>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d013      	beq.n	800bbca <TIM_OC5_SetConfig+0x82>
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	4a18      	ldr	r2, [pc, #96]	; (800bc08 <TIM_OC5_SetConfig+0xc0>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d00f      	beq.n	800bbca <TIM_OC5_SetConfig+0x82>
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	4a17      	ldr	r2, [pc, #92]	; (800bc0c <TIM_OC5_SetConfig+0xc4>)
 800bbae:	4293      	cmp	r3, r2
 800bbb0:	d00b      	beq.n	800bbca <TIM_OC5_SetConfig+0x82>
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	4a16      	ldr	r2, [pc, #88]	; (800bc10 <TIM_OC5_SetConfig+0xc8>)
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d007      	beq.n	800bbca <TIM_OC5_SetConfig+0x82>
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	4a15      	ldr	r2, [pc, #84]	; (800bc14 <TIM_OC5_SetConfig+0xcc>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d003      	beq.n	800bbca <TIM_OC5_SetConfig+0x82>
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	4a14      	ldr	r2, [pc, #80]	; (800bc18 <TIM_OC5_SetConfig+0xd0>)
 800bbc6:	4293      	cmp	r3, r2
 800bbc8:	d109      	bne.n	800bbde <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bbd0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	695b      	ldr	r3, [r3, #20]
 800bbd6:	021b      	lsls	r3, r3, #8
 800bbd8:	697a      	ldr	r2, [r7, #20]
 800bbda:	4313      	orrs	r3, r2
 800bbdc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	697a      	ldr	r2, [r7, #20]
 800bbe2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	68fa      	ldr	r2, [r7, #12]
 800bbe8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	685a      	ldr	r2, [r3, #4]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	693a      	ldr	r2, [r7, #16]
 800bbf6:	621a      	str	r2, [r3, #32]
}
 800bbf8:	bf00      	nop
 800bbfa:	371c      	adds	r7, #28
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc02:	4770      	bx	lr
 800bc04:	40012c00 	.word	0x40012c00
 800bc08:	40013400 	.word	0x40013400
 800bc0c:	40014000 	.word	0x40014000
 800bc10:	40014400 	.word	0x40014400
 800bc14:	40014800 	.word	0x40014800
 800bc18:	40015000 	.word	0x40015000

0800bc1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	b087      	sub	sp, #28
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6a1b      	ldr	r3, [r3, #32]
 800bc2a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6a1b      	ldr	r3, [r3, #32]
 800bc36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	685b      	ldr	r3, [r3, #4]
 800bc3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bc4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	021b      	lsls	r3, r3, #8
 800bc56:	68fa      	ldr	r2, [r7, #12]
 800bc58:	4313      	orrs	r3, r2
 800bc5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bc5c:	693b      	ldr	r3, [r7, #16]
 800bc5e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bc62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	689b      	ldr	r3, [r3, #8]
 800bc68:	051b      	lsls	r3, r3, #20
 800bc6a:	693a      	ldr	r2, [r7, #16]
 800bc6c:	4313      	orrs	r3, r2
 800bc6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	4a1a      	ldr	r2, [pc, #104]	; (800bcdc <TIM_OC6_SetConfig+0xc0>)
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d013      	beq.n	800bca0 <TIM_OC6_SetConfig+0x84>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	4a19      	ldr	r2, [pc, #100]	; (800bce0 <TIM_OC6_SetConfig+0xc4>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d00f      	beq.n	800bca0 <TIM_OC6_SetConfig+0x84>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	4a18      	ldr	r2, [pc, #96]	; (800bce4 <TIM_OC6_SetConfig+0xc8>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d00b      	beq.n	800bca0 <TIM_OC6_SetConfig+0x84>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	4a17      	ldr	r2, [pc, #92]	; (800bce8 <TIM_OC6_SetConfig+0xcc>)
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d007      	beq.n	800bca0 <TIM_OC6_SetConfig+0x84>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	4a16      	ldr	r2, [pc, #88]	; (800bcec <TIM_OC6_SetConfig+0xd0>)
 800bc94:	4293      	cmp	r3, r2
 800bc96:	d003      	beq.n	800bca0 <TIM_OC6_SetConfig+0x84>
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	4a15      	ldr	r2, [pc, #84]	; (800bcf0 <TIM_OC6_SetConfig+0xd4>)
 800bc9c:	4293      	cmp	r3, r2
 800bc9e:	d109      	bne.n	800bcb4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bca0:	697b      	ldr	r3, [r7, #20]
 800bca2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bca6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bca8:	683b      	ldr	r3, [r7, #0]
 800bcaa:	695b      	ldr	r3, [r3, #20]
 800bcac:	029b      	lsls	r3, r3, #10
 800bcae:	697a      	ldr	r2, [r7, #20]
 800bcb0:	4313      	orrs	r3, r2
 800bcb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	697a      	ldr	r2, [r7, #20]
 800bcb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	68fa      	ldr	r2, [r7, #12]
 800bcbe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	685a      	ldr	r2, [r3, #4]
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	693a      	ldr	r2, [r7, #16]
 800bccc:	621a      	str	r2, [r3, #32]
}
 800bcce:	bf00      	nop
 800bcd0:	371c      	adds	r7, #28
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd8:	4770      	bx	lr
 800bcda:	bf00      	nop
 800bcdc:	40012c00 	.word	0x40012c00
 800bce0:	40013400 	.word	0x40013400
 800bce4:	40014000 	.word	0x40014000
 800bce8:	40014400 	.word	0x40014400
 800bcec:	40014800 	.word	0x40014800
 800bcf0:	40015000 	.word	0x40015000

0800bcf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b087      	sub	sp, #28
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	60f8      	str	r0, [r7, #12]
 800bcfc:	60b9      	str	r1, [r7, #8]
 800bcfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6a1b      	ldr	r3, [r3, #32]
 800bd04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	6a1b      	ldr	r3, [r3, #32]
 800bd0a:	f023 0201 	bic.w	r2, r3, #1
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	699b      	ldr	r3, [r3, #24]
 800bd16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bd18:	693b      	ldr	r3, [r7, #16]
 800bd1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bd1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	011b      	lsls	r3, r3, #4
 800bd24:	693a      	ldr	r2, [r7, #16]
 800bd26:	4313      	orrs	r3, r2
 800bd28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	f023 030a 	bic.w	r3, r3, #10
 800bd30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bd32:	697a      	ldr	r2, [r7, #20]
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	4313      	orrs	r3, r2
 800bd38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	693a      	ldr	r2, [r7, #16]
 800bd3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	697a      	ldr	r2, [r7, #20]
 800bd44:	621a      	str	r2, [r3, #32]
}
 800bd46:	bf00      	nop
 800bd48:	371c      	adds	r7, #28
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr

0800bd52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bd52:	b480      	push	{r7}
 800bd54:	b087      	sub	sp, #28
 800bd56:	af00      	add	r7, sp, #0
 800bd58:	60f8      	str	r0, [r7, #12]
 800bd5a:	60b9      	str	r1, [r7, #8]
 800bd5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	6a1b      	ldr	r3, [r3, #32]
 800bd62:	f023 0210 	bic.w	r2, r3, #16
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	699b      	ldr	r3, [r3, #24]
 800bd6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	6a1b      	ldr	r3, [r3, #32]
 800bd74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bd7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	031b      	lsls	r3, r3, #12
 800bd82:	697a      	ldr	r2, [r7, #20]
 800bd84:	4313      	orrs	r3, r2
 800bd86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bd8e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	011b      	lsls	r3, r3, #4
 800bd94:	693a      	ldr	r2, [r7, #16]
 800bd96:	4313      	orrs	r3, r2
 800bd98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	697a      	ldr	r2, [r7, #20]
 800bd9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	693a      	ldr	r2, [r7, #16]
 800bda4:	621a      	str	r2, [r3, #32]
}
 800bda6:	bf00      	nop
 800bda8:	371c      	adds	r7, #28
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb0:	4770      	bx	lr

0800bdb2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bdb2:	b480      	push	{r7}
 800bdb4:	b085      	sub	sp, #20
 800bdb6:	af00      	add	r7, sp, #0
 800bdb8:	6078      	str	r0, [r7, #4]
 800bdba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	689b      	ldr	r3, [r3, #8]
 800bdc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800bdc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bdcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bdce:	683a      	ldr	r2, [r7, #0]
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	f043 0307 	orr.w	r3, r3, #7
 800bdd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	68fa      	ldr	r2, [r7, #12]
 800bdde:	609a      	str	r2, [r3, #8]
}
 800bde0:	bf00      	nop
 800bde2:	3714      	adds	r7, #20
 800bde4:	46bd      	mov	sp, r7
 800bde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdea:	4770      	bx	lr

0800bdec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b087      	sub	sp, #28
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	60f8      	str	r0, [r7, #12]
 800bdf4:	60b9      	str	r1, [r7, #8]
 800bdf6:	607a      	str	r2, [r7, #4]
 800bdf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	689b      	ldr	r3, [r3, #8]
 800bdfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800be06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	021a      	lsls	r2, r3, #8
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	431a      	orrs	r2, r3
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	4313      	orrs	r3, r2
 800be14:	697a      	ldr	r2, [r7, #20]
 800be16:	4313      	orrs	r3, r2
 800be18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	697a      	ldr	r2, [r7, #20]
 800be1e:	609a      	str	r2, [r3, #8]
}
 800be20:	bf00      	nop
 800be22:	371c      	adds	r7, #28
 800be24:	46bd      	mov	sp, r7
 800be26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2a:	4770      	bx	lr

0800be2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800be2c:	b480      	push	{r7}
 800be2e:	b087      	sub	sp, #28
 800be30:	af00      	add	r7, sp, #0
 800be32:	60f8      	str	r0, [r7, #12]
 800be34:	60b9      	str	r1, [r7, #8]
 800be36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	f003 031f 	and.w	r3, r3, #31
 800be3e:	2201      	movs	r2, #1
 800be40:	fa02 f303 	lsl.w	r3, r2, r3
 800be44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	6a1a      	ldr	r2, [r3, #32]
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	43db      	mvns	r3, r3
 800be4e:	401a      	ands	r2, r3
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	6a1a      	ldr	r2, [r3, #32]
 800be58:	68bb      	ldr	r3, [r7, #8]
 800be5a:	f003 031f 	and.w	r3, r3, #31
 800be5e:	6879      	ldr	r1, [r7, #4]
 800be60:	fa01 f303 	lsl.w	r3, r1, r3
 800be64:	431a      	orrs	r2, r3
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	621a      	str	r2, [r3, #32]
}
 800be6a:	bf00      	nop
 800be6c:	371c      	adds	r7, #28
 800be6e:	46bd      	mov	sp, r7
 800be70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be74:	4770      	bx	lr
	...

0800be78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800be78:	b480      	push	{r7}
 800be7a:	b085      	sub	sp, #20
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be88:	2b01      	cmp	r3, #1
 800be8a:	d101      	bne.n	800be90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800be8c:	2302      	movs	r3, #2
 800be8e:	e074      	b.n	800bf7a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2201      	movs	r2, #1
 800be94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2202      	movs	r2, #2
 800be9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	685b      	ldr	r3, [r3, #4]
 800bea6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	689b      	ldr	r3, [r3, #8]
 800beae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	4a34      	ldr	r2, [pc, #208]	; (800bf88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d009      	beq.n	800bece <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	4a33      	ldr	r2, [pc, #204]	; (800bf8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bec0:	4293      	cmp	r3, r2
 800bec2:	d004      	beq.n	800bece <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	4a31      	ldr	r2, [pc, #196]	; (800bf90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800beca:	4293      	cmp	r3, r2
 800becc:	d108      	bne.n	800bee0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800bed4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	685b      	ldr	r3, [r3, #4]
 800beda:	68fa      	ldr	r2, [r7, #12]
 800bedc:	4313      	orrs	r3, r2
 800bede:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800bee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800beea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	68fa      	ldr	r2, [r7, #12]
 800bef2:	4313      	orrs	r3, r2
 800bef4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	68fa      	ldr	r2, [r7, #12]
 800befc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	4a21      	ldr	r2, [pc, #132]	; (800bf88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bf04:	4293      	cmp	r3, r2
 800bf06:	d022      	beq.n	800bf4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf10:	d01d      	beq.n	800bf4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	4a1f      	ldr	r2, [pc, #124]	; (800bf94 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	d018      	beq.n	800bf4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	4a1d      	ldr	r2, [pc, #116]	; (800bf98 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800bf22:	4293      	cmp	r3, r2
 800bf24:	d013      	beq.n	800bf4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	4a1c      	ldr	r2, [pc, #112]	; (800bf9c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d00e      	beq.n	800bf4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4a15      	ldr	r2, [pc, #84]	; (800bf8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d009      	beq.n	800bf4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	4a18      	ldr	r2, [pc, #96]	; (800bfa0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d004      	beq.n	800bf4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	4a11      	ldr	r2, [pc, #68]	; (800bf90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bf4a:	4293      	cmp	r3, r2
 800bf4c:	d10c      	bne.n	800bf68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bf54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	689b      	ldr	r3, [r3, #8]
 800bf5a:	68ba      	ldr	r2, [r7, #8]
 800bf5c:	4313      	orrs	r3, r2
 800bf5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	68ba      	ldr	r2, [r7, #8]
 800bf66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2200      	movs	r2, #0
 800bf74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bf78:	2300      	movs	r3, #0
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3714      	adds	r7, #20
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf84:	4770      	bx	lr
 800bf86:	bf00      	nop
 800bf88:	40012c00 	.word	0x40012c00
 800bf8c:	40013400 	.word	0x40013400
 800bf90:	40015000 	.word	0x40015000
 800bf94:	40000400 	.word	0x40000400
 800bf98:	40000800 	.word	0x40000800
 800bf9c:	40000c00 	.word	0x40000c00
 800bfa0:	40014000 	.word	0x40014000

0800bfa4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b085      	sub	sp, #20
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
 800bfac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bfae:	2300      	movs	r3, #0
 800bfb0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	d101      	bne.n	800bfc0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bfbc:	2302      	movs	r3, #2
 800bfbe:	e096      	b.n	800c0ee <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800bfce:	683b      	ldr	r3, [r7, #0]
 800bfd0:	68db      	ldr	r3, [r3, #12]
 800bfd2:	4313      	orrs	r3, r2
 800bfd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	689b      	ldr	r3, [r3, #8]
 800bfe0:	4313      	orrs	r3, r2
 800bfe2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	685b      	ldr	r3, [r3, #4]
 800bfee:	4313      	orrs	r3, r2
 800bff0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	4313      	orrs	r3, r2
 800bffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	691b      	ldr	r3, [r3, #16]
 800c00a:	4313      	orrs	r3, r2
 800c00c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c014:	683b      	ldr	r3, [r7, #0]
 800c016:	695b      	ldr	r3, [r3, #20]
 800c018:	4313      	orrs	r3, r2
 800c01a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c026:	4313      	orrs	r3, r2
 800c028:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	699b      	ldr	r3, [r3, #24]
 800c034:	041b      	lsls	r3, r3, #16
 800c036:	4313      	orrs	r3, r2
 800c038:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	4a2f      	ldr	r2, [pc, #188]	; (800c0fc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c040:	4293      	cmp	r3, r2
 800c042:	d009      	beq.n	800c058 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	4a2d      	ldr	r2, [pc, #180]	; (800c100 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c04a:	4293      	cmp	r3, r2
 800c04c:	d004      	beq.n	800c058 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	4a2c      	ldr	r2, [pc, #176]	; (800c104 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c054:	4293      	cmp	r3, r2
 800c056:	d106      	bne.n	800c066 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c05e:	683b      	ldr	r3, [r7, #0]
 800c060:	69db      	ldr	r3, [r3, #28]
 800c062:	4313      	orrs	r3, r2
 800c064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	4a24      	ldr	r2, [pc, #144]	; (800c0fc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c06c:	4293      	cmp	r3, r2
 800c06e:	d009      	beq.n	800c084 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	4a22      	ldr	r2, [pc, #136]	; (800c100 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c076:	4293      	cmp	r3, r2
 800c078:	d004      	beq.n	800c084 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	4a21      	ldr	r2, [pc, #132]	; (800c104 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c080:	4293      	cmp	r3, r2
 800c082:	d12b      	bne.n	800c0dc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c08e:	051b      	lsls	r3, r3, #20
 800c090:	4313      	orrs	r3, r2
 800c092:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	6a1b      	ldr	r3, [r3, #32]
 800c09e:	4313      	orrs	r3, r2
 800c0a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0ac:	4313      	orrs	r3, r2
 800c0ae:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	4a11      	ldr	r2, [pc, #68]	; (800c0fc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800c0b6:	4293      	cmp	r3, r2
 800c0b8:	d009      	beq.n	800c0ce <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	4a10      	ldr	r2, [pc, #64]	; (800c100 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800c0c0:	4293      	cmp	r3, r2
 800c0c2:	d004      	beq.n	800c0ce <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	4a0e      	ldr	r2, [pc, #56]	; (800c104 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	d106      	bne.n	800c0dc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0d8:	4313      	orrs	r3, r2
 800c0da:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	68fa      	ldr	r2, [r7, #12]
 800c0e2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c0ec:	2300      	movs	r3, #0
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	3714      	adds	r7, #20
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f8:	4770      	bx	lr
 800c0fa:	bf00      	nop
 800c0fc:	40012c00 	.word	0x40012c00
 800c100:	40013400 	.word	0x40013400
 800c104:	40015000 	.word	0x40015000

0800c108 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c108:	b480      	push	{r7}
 800c10a:	b083      	sub	sp, #12
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c110:	bf00      	nop
 800c112:	370c      	adds	r7, #12
 800c114:	46bd      	mov	sp, r7
 800c116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11a:	4770      	bx	lr

0800c11c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b083      	sub	sp, #12
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c124:	bf00      	nop
 800c126:	370c      	adds	r7, #12
 800c128:	46bd      	mov	sp, r7
 800c12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12e:	4770      	bx	lr

0800c130 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c130:	b480      	push	{r7}
 800c132:	b083      	sub	sp, #12
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c138:	bf00      	nop
 800c13a:	370c      	adds	r7, #12
 800c13c:	46bd      	mov	sp, r7
 800c13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c142:	4770      	bx	lr

0800c144 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c144:	b480      	push	{r7}
 800c146:	b083      	sub	sp, #12
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c14c:	bf00      	nop
 800c14e:	370c      	adds	r7, #12
 800c150:	46bd      	mov	sp, r7
 800c152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c156:	4770      	bx	lr

0800c158 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c158:	b480      	push	{r7}
 800c15a:	b083      	sub	sp, #12
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c160:	bf00      	nop
 800c162:	370c      	adds	r7, #12
 800c164:	46bd      	mov	sp, r7
 800c166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16a:	4770      	bx	lr

0800c16c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c16c:	b480      	push	{r7}
 800c16e:	b083      	sub	sp, #12
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c174:	bf00      	nop
 800c176:	370c      	adds	r7, #12
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr

0800c180 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c180:	b480      	push	{r7}
 800c182:	b083      	sub	sp, #12
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c188:	bf00      	nop
 800c18a:	370c      	adds	r7, #12
 800c18c:	46bd      	mov	sp, r7
 800c18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c192:	4770      	bx	lr

0800c194 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b082      	sub	sp, #8
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d101      	bne.n	800c1a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	e042      	b.n	800c22c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d106      	bne.n	800c1be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c1b8:	6878      	ldr	r0, [r7, #4]
 800c1ba:	f7f9 ff6d 	bl	8006098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2224      	movs	r2, #36	; 0x24
 800c1c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	681a      	ldr	r2, [r3, #0]
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f022 0201 	bic.w	r2, r2, #1
 800c1d4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f000 fb5c 	bl	800c894 <UART_SetConfig>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2b01      	cmp	r3, #1
 800c1e0:	d101      	bne.n	800c1e6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	e022      	b.n	800c22c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d002      	beq.n	800c1f4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800c1ee:	6878      	ldr	r0, [r7, #4]
 800c1f0:	f000 fe1a 	bl	800ce28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	685a      	ldr	r2, [r3, #4]
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c202:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	689a      	ldr	r2, [r3, #8]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c212:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	681a      	ldr	r2, [r3, #0]
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	f042 0201 	orr.w	r2, r2, #1
 800c222:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c224:	6878      	ldr	r0, [r7, #4]
 800c226:	f000 fea1 	bl	800cf6c <UART_CheckIdleState>
 800c22a:	4603      	mov	r3, r0
}
 800c22c:	4618      	mov	r0, r3
 800c22e:	3708      	adds	r7, #8
 800c230:	46bd      	mov	sp, r7
 800c232:	bd80      	pop	{r7, pc}

0800c234 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b08a      	sub	sp, #40	; 0x28
 800c238:	af02      	add	r7, sp, #8
 800c23a:	60f8      	str	r0, [r7, #12]
 800c23c:	60b9      	str	r1, [r7, #8]
 800c23e:	603b      	str	r3, [r7, #0]
 800c240:	4613      	mov	r3, r2
 800c242:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c24a:	2b20      	cmp	r3, #32
 800c24c:	f040 8083 	bne.w	800c356 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d002      	beq.n	800c25c <HAL_UART_Transmit+0x28>
 800c256:	88fb      	ldrh	r3, [r7, #6]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d101      	bne.n	800c260 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800c25c:	2301      	movs	r3, #1
 800c25e:	e07b      	b.n	800c358 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c266:	2b01      	cmp	r3, #1
 800c268:	d101      	bne.n	800c26e <HAL_UART_Transmit+0x3a>
 800c26a:	2302      	movs	r3, #2
 800c26c:	e074      	b.n	800c358 <HAL_UART_Transmit+0x124>
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	2201      	movs	r2, #1
 800c272:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	2200      	movs	r2, #0
 800c27a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	2221      	movs	r2, #33	; 0x21
 800c282:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c286:	f7fa f803 	bl	8006290 <HAL_GetTick>
 800c28a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	88fa      	ldrh	r2, [r7, #6]
 800c290:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	88fa      	ldrh	r2, [r7, #6]
 800c298:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	689b      	ldr	r3, [r3, #8]
 800c2a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c2a4:	d108      	bne.n	800c2b8 <HAL_UART_Transmit+0x84>
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	691b      	ldr	r3, [r3, #16]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d104      	bne.n	800c2b8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800c2b2:	68bb      	ldr	r3, [r7, #8]
 800c2b4:	61bb      	str	r3, [r7, #24]
 800c2b6:	e003      	b.n	800c2c0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c2bc:	2300      	movs	r3, #0
 800c2be:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800c2c8:	e02c      	b.n	800c324 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	9300      	str	r3, [sp, #0]
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	2180      	movs	r1, #128	; 0x80
 800c2d4:	68f8      	ldr	r0, [r7, #12]
 800c2d6:	f000 fe94 	bl	800d002 <UART_WaitOnFlagUntilTimeout>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d001      	beq.n	800c2e4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800c2e0:	2303      	movs	r3, #3
 800c2e2:	e039      	b.n	800c358 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800c2e4:	69fb      	ldr	r3, [r7, #28]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d10b      	bne.n	800c302 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c2ea:	69bb      	ldr	r3, [r7, #24]
 800c2ec:	881b      	ldrh	r3, [r3, #0]
 800c2ee:	461a      	mov	r2, r3
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c2f8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800c2fa:	69bb      	ldr	r3, [r7, #24]
 800c2fc:	3302      	adds	r3, #2
 800c2fe:	61bb      	str	r3, [r7, #24]
 800c300:	e007      	b.n	800c312 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c302:	69fb      	ldr	r3, [r7, #28]
 800c304:	781a      	ldrb	r2, [r3, #0]
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800c30c:	69fb      	ldr	r3, [r7, #28]
 800c30e:	3301      	adds	r3, #1
 800c310:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c318:	b29b      	uxth	r3, r3
 800c31a:	3b01      	subs	r3, #1
 800c31c:	b29a      	uxth	r2, r3
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c32a:	b29b      	uxth	r3, r3
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d1cc      	bne.n	800c2ca <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	9300      	str	r3, [sp, #0]
 800c334:	697b      	ldr	r3, [r7, #20]
 800c336:	2200      	movs	r2, #0
 800c338:	2140      	movs	r1, #64	; 0x40
 800c33a:	68f8      	ldr	r0, [r7, #12]
 800c33c:	f000 fe61 	bl	800d002 <UART_WaitOnFlagUntilTimeout>
 800c340:	4603      	mov	r3, r0
 800c342:	2b00      	cmp	r3, #0
 800c344:	d001      	beq.n	800c34a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800c346:	2303      	movs	r3, #3
 800c348:	e006      	b.n	800c358 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	2220      	movs	r2, #32
 800c34e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800c352:	2300      	movs	r3, #0
 800c354:	e000      	b.n	800c358 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800c356:	2302      	movs	r3, #2
  }
}
 800c358:	4618      	mov	r0, r3
 800c35a:	3720      	adds	r7, #32
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}

0800c360 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b084      	sub	sp, #16
 800c364:	af00      	add	r7, sp, #0
 800c366:	60f8      	str	r0, [r7, #12]
 800c368:	60b9      	str	r1, [r7, #8]
 800c36a:	4613      	mov	r3, r2
 800c36c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c374:	2b20      	cmp	r3, #32
 800c376:	d131      	bne.n	800c3dc <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c378:	68bb      	ldr	r3, [r7, #8]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d002      	beq.n	800c384 <HAL_UART_Receive_IT+0x24>
 800c37e:	88fb      	ldrh	r3, [r7, #6]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d101      	bne.n	800c388 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c384:	2301      	movs	r3, #1
 800c386:	e02a      	b.n	800c3de <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c38e:	2b01      	cmp	r3, #1
 800c390:	d101      	bne.n	800c396 <HAL_UART_Receive_IT+0x36>
 800c392:	2302      	movs	r3, #2
 800c394:	e023      	b.n	800c3de <HAL_UART_Receive_IT+0x7e>
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	2201      	movs	r2, #1
 800c39a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4a0f      	ldr	r2, [pc, #60]	; (800c3e8 <HAL_UART_Receive_IT+0x88>)
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	d00e      	beq.n	800c3cc <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	685b      	ldr	r3, [r3, #4]
 800c3b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d007      	beq.n	800c3cc <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	681a      	ldr	r2, [r3, #0]
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800c3ca:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c3cc:	88fb      	ldrh	r3, [r7, #6]
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	68b9      	ldr	r1, [r7, #8]
 800c3d2:	68f8      	ldr	r0, [r7, #12]
 800c3d4:	f000 fe96 	bl	800d104 <UART_Start_Receive_IT>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	e000      	b.n	800c3de <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800c3dc:	2302      	movs	r3, #2
  }
}
 800c3de:	4618      	mov	r0, r3
 800c3e0:	3710      	adds	r7, #16
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}
 800c3e6:	bf00      	nop
 800c3e8:	40008000 	.word	0x40008000

0800c3ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b088      	sub	sp, #32
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	69db      	ldr	r3, [r3, #28]
 800c3fa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	689b      	ldr	r3, [r3, #8]
 800c40a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c40c:	69fa      	ldr	r2, [r7, #28]
 800c40e:	f640 030f 	movw	r3, #2063	; 0x80f
 800c412:	4013      	ands	r3, r2
 800c414:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800c416:	693b      	ldr	r3, [r7, #16]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d118      	bne.n	800c44e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c41c:	69fb      	ldr	r3, [r7, #28]
 800c41e:	f003 0320 	and.w	r3, r3, #32
 800c422:	2b00      	cmp	r3, #0
 800c424:	d013      	beq.n	800c44e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c426:	69bb      	ldr	r3, [r7, #24]
 800c428:	f003 0320 	and.w	r3, r3, #32
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d104      	bne.n	800c43a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c436:	2b00      	cmp	r3, #0
 800c438:	d009      	beq.n	800c44e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c43e:	2b00      	cmp	r3, #0
 800c440:	f000 81fb 	beq.w	800c83a <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c448:	6878      	ldr	r0, [r7, #4]
 800c44a:	4798      	blx	r3
      }
      return;
 800c44c:	e1f5      	b.n	800c83a <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c44e:	693b      	ldr	r3, [r7, #16]
 800c450:	2b00      	cmp	r3, #0
 800c452:	f000 80ef 	beq.w	800c634 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c456:	697a      	ldr	r2, [r7, #20]
 800c458:	4b73      	ldr	r3, [pc, #460]	; (800c628 <HAL_UART_IRQHandler+0x23c>)
 800c45a:	4013      	ands	r3, r2
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d105      	bne.n	800c46c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c460:	69ba      	ldr	r2, [r7, #24]
 800c462:	4b72      	ldr	r3, [pc, #456]	; (800c62c <HAL_UART_IRQHandler+0x240>)
 800c464:	4013      	ands	r3, r2
 800c466:	2b00      	cmp	r3, #0
 800c468:	f000 80e4 	beq.w	800c634 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c46c:	69fb      	ldr	r3, [r7, #28]
 800c46e:	f003 0301 	and.w	r3, r3, #1
 800c472:	2b00      	cmp	r3, #0
 800c474:	d010      	beq.n	800c498 <HAL_UART_IRQHandler+0xac>
 800c476:	69bb      	ldr	r3, [r7, #24]
 800c478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d00b      	beq.n	800c498 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	2201      	movs	r2, #1
 800c486:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c48e:	f043 0201 	orr.w	r2, r3, #1
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c498:	69fb      	ldr	r3, [r7, #28]
 800c49a:	f003 0302 	and.w	r3, r3, #2
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d010      	beq.n	800c4c4 <HAL_UART_IRQHandler+0xd8>
 800c4a2:	697b      	ldr	r3, [r7, #20]
 800c4a4:	f003 0301 	and.w	r3, r3, #1
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d00b      	beq.n	800c4c4 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	2202      	movs	r2, #2
 800c4b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c4ba:	f043 0204 	orr.w	r2, r3, #4
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c4c4:	69fb      	ldr	r3, [r7, #28]
 800c4c6:	f003 0304 	and.w	r3, r3, #4
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d010      	beq.n	800c4f0 <HAL_UART_IRQHandler+0x104>
 800c4ce:	697b      	ldr	r3, [r7, #20]
 800c4d0:	f003 0301 	and.w	r3, r3, #1
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d00b      	beq.n	800c4f0 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	2204      	movs	r2, #4
 800c4de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c4e6:	f043 0202 	orr.w	r2, r3, #2
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c4f0:	69fb      	ldr	r3, [r7, #28]
 800c4f2:	f003 0308 	and.w	r3, r3, #8
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d015      	beq.n	800c526 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c4fa:	69bb      	ldr	r3, [r7, #24]
 800c4fc:	f003 0320 	and.w	r3, r3, #32
 800c500:	2b00      	cmp	r3, #0
 800c502:	d104      	bne.n	800c50e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c504:	697a      	ldr	r2, [r7, #20]
 800c506:	4b48      	ldr	r3, [pc, #288]	; (800c628 <HAL_UART_IRQHandler+0x23c>)
 800c508:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d00b      	beq.n	800c526 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	2208      	movs	r2, #8
 800c514:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c51c:	f043 0208 	orr.w	r2, r3, #8
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c526:	69fb      	ldr	r3, [r7, #28]
 800c528:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d011      	beq.n	800c554 <HAL_UART_IRQHandler+0x168>
 800c530:	69bb      	ldr	r3, [r7, #24]
 800c532:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c536:	2b00      	cmp	r3, #0
 800c538:	d00c      	beq.n	800c554 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c542:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c54a:	f043 0220 	orr.w	r2, r3, #32
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	f000 816f 	beq.w	800c83e <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c560:	69fb      	ldr	r3, [r7, #28]
 800c562:	f003 0320 	and.w	r3, r3, #32
 800c566:	2b00      	cmp	r3, #0
 800c568:	d011      	beq.n	800c58e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c56a:	69bb      	ldr	r3, [r7, #24]
 800c56c:	f003 0320 	and.w	r3, r3, #32
 800c570:	2b00      	cmp	r3, #0
 800c572:	d104      	bne.n	800c57e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d007      	beq.n	800c58e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c582:	2b00      	cmp	r3, #0
 800c584:	d003      	beq.n	800c58e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c58a:	6878      	ldr	r0, [r7, #4]
 800c58c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c594:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	689b      	ldr	r3, [r3, #8]
 800c59c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5a0:	2b40      	cmp	r3, #64	; 0x40
 800c5a2:	d004      	beq.n	800c5ae <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d031      	beq.n	800c612 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c5ae:	6878      	ldr	r0, [r7, #4]
 800c5b0:	f000 fe66 	bl	800d280 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	689b      	ldr	r3, [r3, #8]
 800c5ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5be:	2b40      	cmp	r3, #64	; 0x40
 800c5c0:	d123      	bne.n	800c60a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	689a      	ldr	r2, [r3, #8]
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c5d0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d013      	beq.n	800c602 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c5de:	4a14      	ldr	r2, [pc, #80]	; (800c630 <HAL_UART_IRQHandler+0x244>)
 800c5e0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	f7fb fa78 	bl	8007adc <HAL_DMA_Abort_IT>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d017      	beq.n	800c622 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c5f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5f8:	687a      	ldr	r2, [r7, #4]
 800c5fa:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800c5fc:	4610      	mov	r0, r2
 800c5fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c600:	e00f      	b.n	800c622 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f000 f930 	bl	800c868 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c608:	e00b      	b.n	800c622 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f000 f92c 	bl	800c868 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c610:	e007      	b.n	800c622 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f000 f928 	bl	800c868 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2200      	movs	r2, #0
 800c61c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800c620:	e10d      	b.n	800c83e <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c622:	bf00      	nop
    return;
 800c624:	e10b      	b.n	800c83e <HAL_UART_IRQHandler+0x452>
 800c626:	bf00      	nop
 800c628:	10000001 	.word	0x10000001
 800c62c:	04000120 	.word	0x04000120
 800c630:	0800d2e5 	.word	0x0800d2e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c638:	2b01      	cmp	r3, #1
 800c63a:	f040 80ab 	bne.w	800c794 <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c63e:	69fb      	ldr	r3, [r7, #28]
 800c640:	f003 0310 	and.w	r3, r3, #16
 800c644:	2b00      	cmp	r3, #0
 800c646:	f000 80a5 	beq.w	800c794 <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c64a:	69bb      	ldr	r3, [r7, #24]
 800c64c:	f003 0310 	and.w	r3, r3, #16
 800c650:	2b00      	cmp	r3, #0
 800c652:	f000 809f 	beq.w	800c794 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	2210      	movs	r2, #16
 800c65c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	689b      	ldr	r3, [r3, #8]
 800c664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c668:	2b40      	cmp	r3, #64	; 0x40
 800c66a:	d155      	bne.n	800c718 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800c676:	893b      	ldrh	r3, [r7, #8]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	f000 80e2 	beq.w	800c842 <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c684:	893a      	ldrh	r2, [r7, #8]
 800c686:	429a      	cmp	r2, r3
 800c688:	f080 80db 	bcs.w	800c842 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	893a      	ldrh	r2, [r7, #8]
 800c690:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	f003 0320 	and.w	r3, r3, #32
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d12b      	bne.n	800c6fc <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	681a      	ldr	r2, [r3, #0]
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c6b2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	689a      	ldr	r2, [r3, #8]
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	f022 0201 	bic.w	r2, r2, #1
 800c6c2:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	689a      	ldr	r2, [r3, #8]
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c6d2:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2220      	movs	r2, #32
 800c6d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	2200      	movs	r2, #0
 800c6e0:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	681a      	ldr	r2, [r3, #0]
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f022 0210 	bic.w	r2, r2, #16
 800c6f0:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f7fb f997 	bl	8007a2a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c708:	b29b      	uxth	r3, r3
 800c70a:	1ad3      	subs	r3, r2, r3
 800c70c:	b29b      	uxth	r3, r3
 800c70e:	4619      	mov	r1, r3
 800c710:	6878      	ldr	r0, [r7, #4]
 800c712:	f000 f8b3 	bl	800c87c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c716:	e094      	b.n	800c842 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c724:	b29b      	uxth	r3, r3
 800c726:	1ad3      	subs	r3, r2, r3
 800c728:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c730:	b29b      	uxth	r3, r3
 800c732:	2b00      	cmp	r3, #0
 800c734:	f000 8087 	beq.w	800c846 <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 800c738:	897b      	ldrh	r3, [r7, #10]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	f000 8083 	beq.w	800c846 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	681a      	ldr	r2, [r3, #0]
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c74e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	689b      	ldr	r3, [r3, #8]
 800c756:	687a      	ldr	r2, [r7, #4]
 800c758:	6812      	ldr	r2, [r2, #0]
 800c75a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c75e:	f023 0301 	bic.w	r3, r3, #1
 800c762:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2220      	movs	r2, #32
 800c768:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2200      	movs	r2, #0
 800c770:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2200      	movs	r2, #0
 800c776:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	681a      	ldr	r2, [r3, #0]
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f022 0210 	bic.w	r2, r2, #16
 800c786:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c788:	897b      	ldrh	r3, [r7, #10]
 800c78a:	4619      	mov	r1, r3
 800c78c:	6878      	ldr	r0, [r7, #4]
 800c78e:	f000 f875 	bl	800c87c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c792:	e058      	b.n	800c846 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c794:	69fb      	ldr	r3, [r7, #28]
 800c796:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d00d      	beq.n	800c7ba <HAL_UART_IRQHandler+0x3ce>
 800c79e:	697b      	ldr	r3, [r7, #20]
 800c7a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d008      	beq.n	800c7ba <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c7b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c7b2:	6878      	ldr	r0, [r7, #4]
 800c7b4:	f001 f8a2 	bl	800d8fc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c7b8:	e048      	b.n	800c84c <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c7ba:	69fb      	ldr	r3, [r7, #28]
 800c7bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d012      	beq.n	800c7ea <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c7c4:	69bb      	ldr	r3, [r7, #24]
 800c7c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d104      	bne.n	800c7d8 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c7ce:	697b      	ldr	r3, [r7, #20]
 800c7d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d008      	beq.n	800c7ea <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d034      	beq.n	800c84a <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c7e4:	6878      	ldr	r0, [r7, #4]
 800c7e6:	4798      	blx	r3
    }
    return;
 800c7e8:	e02f      	b.n	800c84a <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c7ea:	69fb      	ldr	r3, [r7, #28]
 800c7ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d008      	beq.n	800c806 <HAL_UART_IRQHandler+0x41a>
 800c7f4:	69bb      	ldr	r3, [r7, #24]
 800c7f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d003      	beq.n	800c806 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800c7fe:	6878      	ldr	r0, [r7, #4]
 800c800:	f000 fd86 	bl	800d310 <UART_EndTransmit_IT>
    return;
 800c804:	e022      	b.n	800c84c <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c806:	69fb      	ldr	r3, [r7, #28]
 800c808:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d008      	beq.n	800c822 <HAL_UART_IRQHandler+0x436>
 800c810:	69bb      	ldr	r3, [r7, #24]
 800c812:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c816:	2b00      	cmp	r3, #0
 800c818:	d003      	beq.n	800c822 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f001 f882 	bl	800d924 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c820:	e014      	b.n	800c84c <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c822:	69fb      	ldr	r3, [r7, #28]
 800c824:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d00f      	beq.n	800c84c <HAL_UART_IRQHandler+0x460>
 800c82c:	69bb      	ldr	r3, [r7, #24]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	da0c      	bge.n	800c84c <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f001 f86c 	bl	800d910 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c838:	e008      	b.n	800c84c <HAL_UART_IRQHandler+0x460>
      return;
 800c83a:	bf00      	nop
 800c83c:	e006      	b.n	800c84c <HAL_UART_IRQHandler+0x460>
    return;
 800c83e:	bf00      	nop
 800c840:	e004      	b.n	800c84c <HAL_UART_IRQHandler+0x460>
      return;
 800c842:	bf00      	nop
 800c844:	e002      	b.n	800c84c <HAL_UART_IRQHandler+0x460>
      return;
 800c846:	bf00      	nop
 800c848:	e000      	b.n	800c84c <HAL_UART_IRQHandler+0x460>
    return;
 800c84a:	bf00      	nop
  }
}
 800c84c:	3720      	adds	r7, #32
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}
 800c852:	bf00      	nop

0800c854 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c854:	b480      	push	{r7}
 800c856:	b083      	sub	sp, #12
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c85c:	bf00      	nop
 800c85e:	370c      	adds	r7, #12
 800c860:	46bd      	mov	sp, r7
 800c862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c866:	4770      	bx	lr

0800c868 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c868:	b480      	push	{r7}
 800c86a:	b083      	sub	sp, #12
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c870:	bf00      	nop
 800c872:	370c      	adds	r7, #12
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr

0800c87c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b083      	sub	sp, #12
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
 800c884:	460b      	mov	r3, r1
 800c886:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c888:	bf00      	nop
 800c88a:	370c      	adds	r7, #12
 800c88c:	46bd      	mov	sp, r7
 800c88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c892:	4770      	bx	lr

0800c894 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c894:	b5b0      	push	{r4, r5, r7, lr}
 800c896:	b088      	sub	sp, #32
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c89c:	2300      	movs	r3, #0
 800c89e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	689a      	ldr	r2, [r3, #8]
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	691b      	ldr	r3, [r3, #16]
 800c8a8:	431a      	orrs	r2, r3
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	695b      	ldr	r3, [r3, #20]
 800c8ae:	431a      	orrs	r2, r3
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	69db      	ldr	r3, [r3, #28]
 800c8b4:	4313      	orrs	r3, r2
 800c8b6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	681a      	ldr	r2, [r3, #0]
 800c8be:	4bb1      	ldr	r3, [pc, #708]	; (800cb84 <UART_SetConfig+0x2f0>)
 800c8c0:	4013      	ands	r3, r2
 800c8c2:	687a      	ldr	r2, [r7, #4]
 800c8c4:	6812      	ldr	r2, [r2, #0]
 800c8c6:	69f9      	ldr	r1, [r7, #28]
 800c8c8:	430b      	orrs	r3, r1
 800c8ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	68da      	ldr	r2, [r3, #12]
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	430a      	orrs	r2, r1
 800c8e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	699b      	ldr	r3, [r3, #24]
 800c8e6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	4aa6      	ldr	r2, [pc, #664]	; (800cb88 <UART_SetConfig+0x2f4>)
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d004      	beq.n	800c8fc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	6a1b      	ldr	r3, [r3, #32]
 800c8f6:	69fa      	ldr	r2, [r7, #28]
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	689b      	ldr	r3, [r3, #8]
 800c902:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c906:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c90a:	687a      	ldr	r2, [r7, #4]
 800c90c:	6812      	ldr	r2, [r2, #0]
 800c90e:	69f9      	ldr	r1, [r7, #28]
 800c910:	430b      	orrs	r3, r1
 800c912:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c91a:	f023 010f 	bic.w	r1, r3, #15
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	430a      	orrs	r2, r1
 800c928:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	4a97      	ldr	r2, [pc, #604]	; (800cb8c <UART_SetConfig+0x2f8>)
 800c930:	4293      	cmp	r3, r2
 800c932:	d120      	bne.n	800c976 <UART_SetConfig+0xe2>
 800c934:	4b96      	ldr	r3, [pc, #600]	; (800cb90 <UART_SetConfig+0x2fc>)
 800c936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c93a:	f003 0303 	and.w	r3, r3, #3
 800c93e:	2b03      	cmp	r3, #3
 800c940:	d816      	bhi.n	800c970 <UART_SetConfig+0xdc>
 800c942:	a201      	add	r2, pc, #4	; (adr r2, 800c948 <UART_SetConfig+0xb4>)
 800c944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c948:	0800c959 	.word	0x0800c959
 800c94c:	0800c965 	.word	0x0800c965
 800c950:	0800c95f 	.word	0x0800c95f
 800c954:	0800c96b 	.word	0x0800c96b
 800c958:	2301      	movs	r3, #1
 800c95a:	76fb      	strb	r3, [r7, #27]
 800c95c:	e0e7      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c95e:	2302      	movs	r3, #2
 800c960:	76fb      	strb	r3, [r7, #27]
 800c962:	e0e4      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c964:	2304      	movs	r3, #4
 800c966:	76fb      	strb	r3, [r7, #27]
 800c968:	e0e1      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c96a:	2308      	movs	r3, #8
 800c96c:	76fb      	strb	r3, [r7, #27]
 800c96e:	e0de      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c970:	2310      	movs	r3, #16
 800c972:	76fb      	strb	r3, [r7, #27]
 800c974:	e0db      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	4a86      	ldr	r2, [pc, #536]	; (800cb94 <UART_SetConfig+0x300>)
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d132      	bne.n	800c9e6 <UART_SetConfig+0x152>
 800c980:	4b83      	ldr	r3, [pc, #524]	; (800cb90 <UART_SetConfig+0x2fc>)
 800c982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c986:	f003 030c 	and.w	r3, r3, #12
 800c98a:	2b0c      	cmp	r3, #12
 800c98c:	d828      	bhi.n	800c9e0 <UART_SetConfig+0x14c>
 800c98e:	a201      	add	r2, pc, #4	; (adr r2, 800c994 <UART_SetConfig+0x100>)
 800c990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c994:	0800c9c9 	.word	0x0800c9c9
 800c998:	0800c9e1 	.word	0x0800c9e1
 800c99c:	0800c9e1 	.word	0x0800c9e1
 800c9a0:	0800c9e1 	.word	0x0800c9e1
 800c9a4:	0800c9d5 	.word	0x0800c9d5
 800c9a8:	0800c9e1 	.word	0x0800c9e1
 800c9ac:	0800c9e1 	.word	0x0800c9e1
 800c9b0:	0800c9e1 	.word	0x0800c9e1
 800c9b4:	0800c9cf 	.word	0x0800c9cf
 800c9b8:	0800c9e1 	.word	0x0800c9e1
 800c9bc:	0800c9e1 	.word	0x0800c9e1
 800c9c0:	0800c9e1 	.word	0x0800c9e1
 800c9c4:	0800c9db 	.word	0x0800c9db
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	76fb      	strb	r3, [r7, #27]
 800c9cc:	e0af      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c9ce:	2302      	movs	r3, #2
 800c9d0:	76fb      	strb	r3, [r7, #27]
 800c9d2:	e0ac      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c9d4:	2304      	movs	r3, #4
 800c9d6:	76fb      	strb	r3, [r7, #27]
 800c9d8:	e0a9      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c9da:	2308      	movs	r3, #8
 800c9dc:	76fb      	strb	r3, [r7, #27]
 800c9de:	e0a6      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c9e0:	2310      	movs	r3, #16
 800c9e2:	76fb      	strb	r3, [r7, #27]
 800c9e4:	e0a3      	b.n	800cb2e <UART_SetConfig+0x29a>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	4a6b      	ldr	r2, [pc, #428]	; (800cb98 <UART_SetConfig+0x304>)
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d120      	bne.n	800ca32 <UART_SetConfig+0x19e>
 800c9f0:	4b67      	ldr	r3, [pc, #412]	; (800cb90 <UART_SetConfig+0x2fc>)
 800c9f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9f6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c9fa:	2b30      	cmp	r3, #48	; 0x30
 800c9fc:	d013      	beq.n	800ca26 <UART_SetConfig+0x192>
 800c9fe:	2b30      	cmp	r3, #48	; 0x30
 800ca00:	d814      	bhi.n	800ca2c <UART_SetConfig+0x198>
 800ca02:	2b20      	cmp	r3, #32
 800ca04:	d009      	beq.n	800ca1a <UART_SetConfig+0x186>
 800ca06:	2b20      	cmp	r3, #32
 800ca08:	d810      	bhi.n	800ca2c <UART_SetConfig+0x198>
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d002      	beq.n	800ca14 <UART_SetConfig+0x180>
 800ca0e:	2b10      	cmp	r3, #16
 800ca10:	d006      	beq.n	800ca20 <UART_SetConfig+0x18c>
 800ca12:	e00b      	b.n	800ca2c <UART_SetConfig+0x198>
 800ca14:	2300      	movs	r3, #0
 800ca16:	76fb      	strb	r3, [r7, #27]
 800ca18:	e089      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca1a:	2302      	movs	r3, #2
 800ca1c:	76fb      	strb	r3, [r7, #27]
 800ca1e:	e086      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca20:	2304      	movs	r3, #4
 800ca22:	76fb      	strb	r3, [r7, #27]
 800ca24:	e083      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca26:	2308      	movs	r3, #8
 800ca28:	76fb      	strb	r3, [r7, #27]
 800ca2a:	e080      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca2c:	2310      	movs	r3, #16
 800ca2e:	76fb      	strb	r3, [r7, #27]
 800ca30:	e07d      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	4a59      	ldr	r2, [pc, #356]	; (800cb9c <UART_SetConfig+0x308>)
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	d120      	bne.n	800ca7e <UART_SetConfig+0x1ea>
 800ca3c:	4b54      	ldr	r3, [pc, #336]	; (800cb90 <UART_SetConfig+0x2fc>)
 800ca3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca42:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ca46:	2bc0      	cmp	r3, #192	; 0xc0
 800ca48:	d013      	beq.n	800ca72 <UART_SetConfig+0x1de>
 800ca4a:	2bc0      	cmp	r3, #192	; 0xc0
 800ca4c:	d814      	bhi.n	800ca78 <UART_SetConfig+0x1e4>
 800ca4e:	2b80      	cmp	r3, #128	; 0x80
 800ca50:	d009      	beq.n	800ca66 <UART_SetConfig+0x1d2>
 800ca52:	2b80      	cmp	r3, #128	; 0x80
 800ca54:	d810      	bhi.n	800ca78 <UART_SetConfig+0x1e4>
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d002      	beq.n	800ca60 <UART_SetConfig+0x1cc>
 800ca5a:	2b40      	cmp	r3, #64	; 0x40
 800ca5c:	d006      	beq.n	800ca6c <UART_SetConfig+0x1d8>
 800ca5e:	e00b      	b.n	800ca78 <UART_SetConfig+0x1e4>
 800ca60:	2300      	movs	r3, #0
 800ca62:	76fb      	strb	r3, [r7, #27]
 800ca64:	e063      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca66:	2302      	movs	r3, #2
 800ca68:	76fb      	strb	r3, [r7, #27]
 800ca6a:	e060      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca6c:	2304      	movs	r3, #4
 800ca6e:	76fb      	strb	r3, [r7, #27]
 800ca70:	e05d      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca72:	2308      	movs	r3, #8
 800ca74:	76fb      	strb	r3, [r7, #27]
 800ca76:	e05a      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca78:	2310      	movs	r3, #16
 800ca7a:	76fb      	strb	r3, [r7, #27]
 800ca7c:	e057      	b.n	800cb2e <UART_SetConfig+0x29a>
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	4a47      	ldr	r2, [pc, #284]	; (800cba0 <UART_SetConfig+0x30c>)
 800ca84:	4293      	cmp	r3, r2
 800ca86:	d125      	bne.n	800cad4 <UART_SetConfig+0x240>
 800ca88:	4b41      	ldr	r3, [pc, #260]	; (800cb90 <UART_SetConfig+0x2fc>)
 800ca8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ca92:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ca96:	d017      	beq.n	800cac8 <UART_SetConfig+0x234>
 800ca98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ca9c:	d817      	bhi.n	800cace <UART_SetConfig+0x23a>
 800ca9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800caa2:	d00b      	beq.n	800cabc <UART_SetConfig+0x228>
 800caa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800caa8:	d811      	bhi.n	800cace <UART_SetConfig+0x23a>
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d003      	beq.n	800cab6 <UART_SetConfig+0x222>
 800caae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cab2:	d006      	beq.n	800cac2 <UART_SetConfig+0x22e>
 800cab4:	e00b      	b.n	800cace <UART_SetConfig+0x23a>
 800cab6:	2300      	movs	r3, #0
 800cab8:	76fb      	strb	r3, [r7, #27]
 800caba:	e038      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cabc:	2302      	movs	r3, #2
 800cabe:	76fb      	strb	r3, [r7, #27]
 800cac0:	e035      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cac2:	2304      	movs	r3, #4
 800cac4:	76fb      	strb	r3, [r7, #27]
 800cac6:	e032      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cac8:	2308      	movs	r3, #8
 800caca:	76fb      	strb	r3, [r7, #27]
 800cacc:	e02f      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cace:	2310      	movs	r3, #16
 800cad0:	76fb      	strb	r3, [r7, #27]
 800cad2:	e02c      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4a2b      	ldr	r2, [pc, #172]	; (800cb88 <UART_SetConfig+0x2f4>)
 800cada:	4293      	cmp	r3, r2
 800cadc:	d125      	bne.n	800cb2a <UART_SetConfig+0x296>
 800cade:	4b2c      	ldr	r3, [pc, #176]	; (800cb90 <UART_SetConfig+0x2fc>)
 800cae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cae4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800cae8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800caec:	d017      	beq.n	800cb1e <UART_SetConfig+0x28a>
 800caee:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800caf2:	d817      	bhi.n	800cb24 <UART_SetConfig+0x290>
 800caf4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800caf8:	d00b      	beq.n	800cb12 <UART_SetConfig+0x27e>
 800cafa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cafe:	d811      	bhi.n	800cb24 <UART_SetConfig+0x290>
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d003      	beq.n	800cb0c <UART_SetConfig+0x278>
 800cb04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cb08:	d006      	beq.n	800cb18 <UART_SetConfig+0x284>
 800cb0a:	e00b      	b.n	800cb24 <UART_SetConfig+0x290>
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	76fb      	strb	r3, [r7, #27]
 800cb10:	e00d      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cb12:	2302      	movs	r3, #2
 800cb14:	76fb      	strb	r3, [r7, #27]
 800cb16:	e00a      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cb18:	2304      	movs	r3, #4
 800cb1a:	76fb      	strb	r3, [r7, #27]
 800cb1c:	e007      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cb1e:	2308      	movs	r3, #8
 800cb20:	76fb      	strb	r3, [r7, #27]
 800cb22:	e004      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cb24:	2310      	movs	r3, #16
 800cb26:	76fb      	strb	r3, [r7, #27]
 800cb28:	e001      	b.n	800cb2e <UART_SetConfig+0x29a>
 800cb2a:	2310      	movs	r3, #16
 800cb2c:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	4a15      	ldr	r2, [pc, #84]	; (800cb88 <UART_SetConfig+0x2f4>)
 800cb34:	4293      	cmp	r3, r2
 800cb36:	f040 809f 	bne.w	800cc78 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cb3a:	7efb      	ldrb	r3, [r7, #27]
 800cb3c:	2b08      	cmp	r3, #8
 800cb3e:	d837      	bhi.n	800cbb0 <UART_SetConfig+0x31c>
 800cb40:	a201      	add	r2, pc, #4	; (adr r2, 800cb48 <UART_SetConfig+0x2b4>)
 800cb42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb46:	bf00      	nop
 800cb48:	0800cb6d 	.word	0x0800cb6d
 800cb4c:	0800cbb1 	.word	0x0800cbb1
 800cb50:	0800cb75 	.word	0x0800cb75
 800cb54:	0800cbb1 	.word	0x0800cbb1
 800cb58:	0800cb7b 	.word	0x0800cb7b
 800cb5c:	0800cbb1 	.word	0x0800cbb1
 800cb60:	0800cbb1 	.word	0x0800cbb1
 800cb64:	0800cbb1 	.word	0x0800cbb1
 800cb68:	0800cba9 	.word	0x0800cba9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cb6c:	f7fc fffc 	bl	8009b68 <HAL_RCC_GetPCLK1Freq>
 800cb70:	6178      	str	r0, [r7, #20]
        break;
 800cb72:	e022      	b.n	800cbba <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cb74:	4b0b      	ldr	r3, [pc, #44]	; (800cba4 <UART_SetConfig+0x310>)
 800cb76:	617b      	str	r3, [r7, #20]
        break;
 800cb78:	e01f      	b.n	800cbba <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cb7a:	f7fc ff87 	bl	8009a8c <HAL_RCC_GetSysClockFreq>
 800cb7e:	6178      	str	r0, [r7, #20]
        break;
 800cb80:	e01b      	b.n	800cbba <UART_SetConfig+0x326>
 800cb82:	bf00      	nop
 800cb84:	cfff69f3 	.word	0xcfff69f3
 800cb88:	40008000 	.word	0x40008000
 800cb8c:	40013800 	.word	0x40013800
 800cb90:	40021000 	.word	0x40021000
 800cb94:	40004400 	.word	0x40004400
 800cb98:	40004800 	.word	0x40004800
 800cb9c:	40004c00 	.word	0x40004c00
 800cba0:	40005000 	.word	0x40005000
 800cba4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cba8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cbac:	617b      	str	r3, [r7, #20]
        break;
 800cbae:	e004      	b.n	800cbba <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	76bb      	strb	r3, [r7, #26]
        break;
 800cbb8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cbba:	697b      	ldr	r3, [r7, #20]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	f000 811b 	beq.w	800cdf8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbc6:	4a96      	ldr	r2, [pc, #600]	; (800ce20 <UART_SetConfig+0x58c>)
 800cbc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cbcc:	461a      	mov	r2, r3
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	fbb3 f3f2 	udiv	r3, r3, r2
 800cbd4:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	685a      	ldr	r2, [r3, #4]
 800cbda:	4613      	mov	r3, r2
 800cbdc:	005b      	lsls	r3, r3, #1
 800cbde:	4413      	add	r3, r2
 800cbe0:	68ba      	ldr	r2, [r7, #8]
 800cbe2:	429a      	cmp	r2, r3
 800cbe4:	d305      	bcc.n	800cbf2 <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cbec:	68ba      	ldr	r2, [r7, #8]
 800cbee:	429a      	cmp	r2, r3
 800cbf0:	d902      	bls.n	800cbf8 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 800cbf2:	2301      	movs	r3, #1
 800cbf4:	76bb      	strb	r3, [r7, #26]
 800cbf6:	e0ff      	b.n	800cdf8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cbf8:	697b      	ldr	r3, [r7, #20]
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	f04f 0100 	mov.w	r1, #0
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc04:	4a86      	ldr	r2, [pc, #536]	; (800ce20 <UART_SetConfig+0x58c>)
 800cc06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cc0a:	b29a      	uxth	r2, r3
 800cc0c:	f04f 0300 	mov.w	r3, #0
 800cc10:	f7f4 f862 	bl	8000cd8 <__aeabi_uldivmod>
 800cc14:	4602      	mov	r2, r0
 800cc16:	460b      	mov	r3, r1
 800cc18:	4610      	mov	r0, r2
 800cc1a:	4619      	mov	r1, r3
 800cc1c:	f04f 0200 	mov.w	r2, #0
 800cc20:	f04f 0300 	mov.w	r3, #0
 800cc24:	020b      	lsls	r3, r1, #8
 800cc26:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cc2a:	0202      	lsls	r2, r0, #8
 800cc2c:	6879      	ldr	r1, [r7, #4]
 800cc2e:	6849      	ldr	r1, [r1, #4]
 800cc30:	0849      	lsrs	r1, r1, #1
 800cc32:	4608      	mov	r0, r1
 800cc34:	f04f 0100 	mov.w	r1, #0
 800cc38:	1814      	adds	r4, r2, r0
 800cc3a:	eb43 0501 	adc.w	r5, r3, r1
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	685b      	ldr	r3, [r3, #4]
 800cc42:	461a      	mov	r2, r3
 800cc44:	f04f 0300 	mov.w	r3, #0
 800cc48:	4620      	mov	r0, r4
 800cc4a:	4629      	mov	r1, r5
 800cc4c:	f7f4 f844 	bl	8000cd8 <__aeabi_uldivmod>
 800cc50:	4602      	mov	r2, r0
 800cc52:	460b      	mov	r3, r1
 800cc54:	4613      	mov	r3, r2
 800cc56:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cc5e:	d308      	bcc.n	800cc72 <UART_SetConfig+0x3de>
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cc66:	d204      	bcs.n	800cc72 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	693a      	ldr	r2, [r7, #16]
 800cc6e:	60da      	str	r2, [r3, #12]
 800cc70:	e0c2      	b.n	800cdf8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800cc72:	2301      	movs	r3, #1
 800cc74:	76bb      	strb	r3, [r7, #26]
 800cc76:	e0bf      	b.n	800cdf8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	69db      	ldr	r3, [r3, #28]
 800cc7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc80:	d165      	bne.n	800cd4e <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 800cc82:	7efb      	ldrb	r3, [r7, #27]
 800cc84:	2b08      	cmp	r3, #8
 800cc86:	d828      	bhi.n	800ccda <UART_SetConfig+0x446>
 800cc88:	a201      	add	r2, pc, #4	; (adr r2, 800cc90 <UART_SetConfig+0x3fc>)
 800cc8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc8e:	bf00      	nop
 800cc90:	0800ccb5 	.word	0x0800ccb5
 800cc94:	0800ccbd 	.word	0x0800ccbd
 800cc98:	0800ccc5 	.word	0x0800ccc5
 800cc9c:	0800ccdb 	.word	0x0800ccdb
 800cca0:	0800cccb 	.word	0x0800cccb
 800cca4:	0800ccdb 	.word	0x0800ccdb
 800cca8:	0800ccdb 	.word	0x0800ccdb
 800ccac:	0800ccdb 	.word	0x0800ccdb
 800ccb0:	0800ccd3 	.word	0x0800ccd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ccb4:	f7fc ff58 	bl	8009b68 <HAL_RCC_GetPCLK1Freq>
 800ccb8:	6178      	str	r0, [r7, #20]
        break;
 800ccba:	e013      	b.n	800cce4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ccbc:	f7fc ff6a 	bl	8009b94 <HAL_RCC_GetPCLK2Freq>
 800ccc0:	6178      	str	r0, [r7, #20]
        break;
 800ccc2:	e00f      	b.n	800cce4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ccc4:	4b57      	ldr	r3, [pc, #348]	; (800ce24 <UART_SetConfig+0x590>)
 800ccc6:	617b      	str	r3, [r7, #20]
        break;
 800ccc8:	e00c      	b.n	800cce4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ccca:	f7fc fedf 	bl	8009a8c <HAL_RCC_GetSysClockFreq>
 800ccce:	6178      	str	r0, [r7, #20]
        break;
 800ccd0:	e008      	b.n	800cce4 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ccd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ccd6:	617b      	str	r3, [r7, #20]
        break;
 800ccd8:	e004      	b.n	800cce4 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800ccde:	2301      	movs	r3, #1
 800cce0:	76bb      	strb	r3, [r7, #26]
        break;
 800cce2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	f000 8086 	beq.w	800cdf8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccf0:	4a4b      	ldr	r2, [pc, #300]	; (800ce20 <UART_SetConfig+0x58c>)
 800ccf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ccf6:	461a      	mov	r2, r3
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	fbb3 f3f2 	udiv	r3, r3, r2
 800ccfe:	005a      	lsls	r2, r3, #1
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	685b      	ldr	r3, [r3, #4]
 800cd04:	085b      	lsrs	r3, r3, #1
 800cd06:	441a      	add	r2, r3
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	685b      	ldr	r3, [r3, #4]
 800cd0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd10:	b29b      	uxth	r3, r3
 800cd12:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cd14:	693b      	ldr	r3, [r7, #16]
 800cd16:	2b0f      	cmp	r3, #15
 800cd18:	d916      	bls.n	800cd48 <UART_SetConfig+0x4b4>
 800cd1a:	693b      	ldr	r3, [r7, #16]
 800cd1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cd20:	d212      	bcs.n	800cd48 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cd22:	693b      	ldr	r3, [r7, #16]
 800cd24:	b29b      	uxth	r3, r3
 800cd26:	f023 030f 	bic.w	r3, r3, #15
 800cd2a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	085b      	lsrs	r3, r3, #1
 800cd30:	b29b      	uxth	r3, r3
 800cd32:	f003 0307 	and.w	r3, r3, #7
 800cd36:	b29a      	uxth	r2, r3
 800cd38:	89fb      	ldrh	r3, [r7, #14]
 800cd3a:	4313      	orrs	r3, r2
 800cd3c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	89fa      	ldrh	r2, [r7, #14]
 800cd44:	60da      	str	r2, [r3, #12]
 800cd46:	e057      	b.n	800cdf8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cd48:	2301      	movs	r3, #1
 800cd4a:	76bb      	strb	r3, [r7, #26]
 800cd4c:	e054      	b.n	800cdf8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cd4e:	7efb      	ldrb	r3, [r7, #27]
 800cd50:	2b08      	cmp	r3, #8
 800cd52:	d828      	bhi.n	800cda6 <UART_SetConfig+0x512>
 800cd54:	a201      	add	r2, pc, #4	; (adr r2, 800cd5c <UART_SetConfig+0x4c8>)
 800cd56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd5a:	bf00      	nop
 800cd5c:	0800cd81 	.word	0x0800cd81
 800cd60:	0800cd89 	.word	0x0800cd89
 800cd64:	0800cd91 	.word	0x0800cd91
 800cd68:	0800cda7 	.word	0x0800cda7
 800cd6c:	0800cd97 	.word	0x0800cd97
 800cd70:	0800cda7 	.word	0x0800cda7
 800cd74:	0800cda7 	.word	0x0800cda7
 800cd78:	0800cda7 	.word	0x0800cda7
 800cd7c:	0800cd9f 	.word	0x0800cd9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cd80:	f7fc fef2 	bl	8009b68 <HAL_RCC_GetPCLK1Freq>
 800cd84:	6178      	str	r0, [r7, #20]
        break;
 800cd86:	e013      	b.n	800cdb0 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cd88:	f7fc ff04 	bl	8009b94 <HAL_RCC_GetPCLK2Freq>
 800cd8c:	6178      	str	r0, [r7, #20]
        break;
 800cd8e:	e00f      	b.n	800cdb0 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cd90:	4b24      	ldr	r3, [pc, #144]	; (800ce24 <UART_SetConfig+0x590>)
 800cd92:	617b      	str	r3, [r7, #20]
        break;
 800cd94:	e00c      	b.n	800cdb0 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cd96:	f7fc fe79 	bl	8009a8c <HAL_RCC_GetSysClockFreq>
 800cd9a:	6178      	str	r0, [r7, #20]
        break;
 800cd9c:	e008      	b.n	800cdb0 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cd9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cda2:	617b      	str	r3, [r7, #20]
        break;
 800cda4:	e004      	b.n	800cdb0 <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 800cda6:	2300      	movs	r3, #0
 800cda8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800cdaa:	2301      	movs	r3, #1
 800cdac:	76bb      	strb	r3, [r7, #26]
        break;
 800cdae:	bf00      	nop
    }

    if (pclk != 0U)
 800cdb0:	697b      	ldr	r3, [r7, #20]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d020      	beq.n	800cdf8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cdba:	4a19      	ldr	r2, [pc, #100]	; (800ce20 <UART_SetConfig+0x58c>)
 800cdbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	697b      	ldr	r3, [r7, #20]
 800cdc4:	fbb3 f2f2 	udiv	r2, r3, r2
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	685b      	ldr	r3, [r3, #4]
 800cdcc:	085b      	lsrs	r3, r3, #1
 800cdce:	441a      	add	r2, r3
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	685b      	ldr	r3, [r3, #4]
 800cdd4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdd8:	b29b      	uxth	r3, r3
 800cdda:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cddc:	693b      	ldr	r3, [r7, #16]
 800cdde:	2b0f      	cmp	r3, #15
 800cde0:	d908      	bls.n	800cdf4 <UART_SetConfig+0x560>
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cde8:	d204      	bcs.n	800cdf4 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	693a      	ldr	r2, [r7, #16]
 800cdf0:	60da      	str	r2, [r3, #12]
 800cdf2:	e001      	b.n	800cdf8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cdf4:	2301      	movs	r3, #1
 800cdf6:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2201      	movs	r2, #1
 800cdfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2201      	movs	r2, #1
 800ce04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	2200      	movs	r2, #0
 800ce12:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ce14:	7ebb      	ldrb	r3, [r7, #26]
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	3720      	adds	r7, #32
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bdb0      	pop	{r4, r5, r7, pc}
 800ce1e:	bf00      	nop
 800ce20:	08013780 	.word	0x08013780
 800ce24:	00f42400 	.word	0x00f42400

0800ce28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ce28:	b480      	push	{r7}
 800ce2a:	b083      	sub	sp, #12
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce34:	f003 0301 	and.w	r3, r3, #1
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d00a      	beq.n	800ce52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	685b      	ldr	r3, [r3, #4]
 800ce42:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	430a      	orrs	r2, r1
 800ce50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce56:	f003 0302 	and.w	r3, r3, #2
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d00a      	beq.n	800ce74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	685b      	ldr	r3, [r3, #4]
 800ce64:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	430a      	orrs	r2, r1
 800ce72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce78:	f003 0304 	and.w	r3, r3, #4
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d00a      	beq.n	800ce96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	685b      	ldr	r3, [r3, #4]
 800ce86:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	430a      	orrs	r2, r1
 800ce94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce9a:	f003 0308 	and.w	r3, r3, #8
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d00a      	beq.n	800ceb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	685b      	ldr	r3, [r3, #4]
 800cea8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	430a      	orrs	r2, r1
 800ceb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cebc:	f003 0310 	and.w	r3, r3, #16
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d00a      	beq.n	800ceda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	689b      	ldr	r3, [r3, #8]
 800ceca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	430a      	orrs	r2, r1
 800ced8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cede:	f003 0320 	and.w	r3, r3, #32
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d00a      	beq.n	800cefc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	689b      	ldr	r3, [r3, #8]
 800ceec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	430a      	orrs	r2, r1
 800cefa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d01a      	beq.n	800cf3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	685b      	ldr	r3, [r3, #4]
 800cf0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	430a      	orrs	r2, r1
 800cf1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cf26:	d10a      	bne.n	800cf3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	685b      	ldr	r3, [r3, #4]
 800cf2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	430a      	orrs	r2, r1
 800cf3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d00a      	beq.n	800cf60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	685b      	ldr	r3, [r3, #4]
 800cf50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	430a      	orrs	r2, r1
 800cf5e:	605a      	str	r2, [r3, #4]
  }
}
 800cf60:	bf00      	nop
 800cf62:	370c      	adds	r7, #12
 800cf64:	46bd      	mov	sp, r7
 800cf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6a:	4770      	bx	lr

0800cf6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cf6c:	b580      	push	{r7, lr}
 800cf6e:	b086      	sub	sp, #24
 800cf70:	af02      	add	r7, sp, #8
 800cf72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	2200      	movs	r2, #0
 800cf78:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cf7c:	f7f9 f988 	bl	8006290 <HAL_GetTick>
 800cf80:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	f003 0308 	and.w	r3, r3, #8
 800cf8c:	2b08      	cmp	r3, #8
 800cf8e:	d10e      	bne.n	800cfae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cf90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cf94:	9300      	str	r3, [sp, #0]
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f000 f82f 	bl	800d002 <UART_WaitOnFlagUntilTimeout>
 800cfa4:	4603      	mov	r3, r0
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d001      	beq.n	800cfae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cfaa:	2303      	movs	r3, #3
 800cfac:	e025      	b.n	800cffa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	f003 0304 	and.w	r3, r3, #4
 800cfb8:	2b04      	cmp	r3, #4
 800cfba:	d10e      	bne.n	800cfda <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cfbc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cfc0:	9300      	str	r3, [sp, #0]
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800cfca:	6878      	ldr	r0, [r7, #4]
 800cfcc:	f000 f819 	bl	800d002 <UART_WaitOnFlagUntilTimeout>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d001      	beq.n	800cfda <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cfd6:	2303      	movs	r3, #3
 800cfd8:	e00f      	b.n	800cffa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	2220      	movs	r2, #32
 800cfde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2220      	movs	r2, #32
 800cfe6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	2200      	movs	r2, #0
 800cfee:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2200      	movs	r2, #0
 800cff4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cff8:	2300      	movs	r3, #0
}
 800cffa:	4618      	mov	r0, r3
 800cffc:	3710      	adds	r7, #16
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}

0800d002 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d002:	b580      	push	{r7, lr}
 800d004:	b084      	sub	sp, #16
 800d006:	af00      	add	r7, sp, #0
 800d008:	60f8      	str	r0, [r7, #12]
 800d00a:	60b9      	str	r1, [r7, #8]
 800d00c:	603b      	str	r3, [r7, #0]
 800d00e:	4613      	mov	r3, r2
 800d010:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d012:	e062      	b.n	800d0da <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d014:	69bb      	ldr	r3, [r7, #24]
 800d016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d01a:	d05e      	beq.n	800d0da <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d01c:	f7f9 f938 	bl	8006290 <HAL_GetTick>
 800d020:	4602      	mov	r2, r0
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	1ad3      	subs	r3, r2, r3
 800d026:	69ba      	ldr	r2, [r7, #24]
 800d028:	429a      	cmp	r2, r3
 800d02a:	d302      	bcc.n	800d032 <UART_WaitOnFlagUntilTimeout+0x30>
 800d02c:	69bb      	ldr	r3, [r7, #24]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d11d      	bne.n	800d06e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	681a      	ldr	r2, [r3, #0]
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d040:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	689a      	ldr	r2, [r3, #8]
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	f022 0201 	bic.w	r2, r2, #1
 800d050:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	2220      	movs	r2, #32
 800d056:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	2220      	movs	r2, #32
 800d05e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	2200      	movs	r2, #0
 800d066:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800d06a:	2303      	movs	r3, #3
 800d06c:	e045      	b.n	800d0fa <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	f003 0304 	and.w	r3, r3, #4
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d02e      	beq.n	800d0da <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	69db      	ldr	r3, [r3, #28]
 800d082:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d086:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d08a:	d126      	bne.n	800d0da <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d094:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	681a      	ldr	r2, [r3, #0]
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d0a4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	689a      	ldr	r2, [r3, #8]
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f022 0201 	bic.w	r2, r2, #1
 800d0b4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	2220      	movs	r2, #32
 800d0ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	2220      	movs	r2, #32
 800d0c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	2220      	movs	r2, #32
 800d0ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800d0d6:	2303      	movs	r3, #3
 800d0d8:	e00f      	b.n	800d0fa <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	69da      	ldr	r2, [r3, #28]
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	4013      	ands	r3, r2
 800d0e4:	68ba      	ldr	r2, [r7, #8]
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	bf0c      	ite	eq
 800d0ea:	2301      	moveq	r3, #1
 800d0ec:	2300      	movne	r3, #0
 800d0ee:	b2db      	uxtb	r3, r3
 800d0f0:	461a      	mov	r2, r3
 800d0f2:	79fb      	ldrb	r3, [r7, #7]
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d08d      	beq.n	800d014 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d0f8:	2300      	movs	r3, #0
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	3710      	adds	r7, #16
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}
	...

0800d104 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d104:	b480      	push	{r7}
 800d106:	b085      	sub	sp, #20
 800d108:	af00      	add	r7, sp, #0
 800d10a:	60f8      	str	r0, [r7, #12]
 800d10c:	60b9      	str	r1, [r7, #8]
 800d10e:	4613      	mov	r3, r2
 800d110:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	68ba      	ldr	r2, [r7, #8]
 800d116:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	88fa      	ldrh	r2, [r7, #6]
 800d11c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	88fa      	ldrh	r2, [r7, #6]
 800d124:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	2200      	movs	r2, #0
 800d12c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	689b      	ldr	r3, [r3, #8]
 800d132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d136:	d10e      	bne.n	800d156 <UART_Start_Receive_IT+0x52>
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	691b      	ldr	r3, [r3, #16]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d105      	bne.n	800d14c <UART_Start_Receive_IT+0x48>
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	f240 12ff 	movw	r2, #511	; 0x1ff
 800d146:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d14a:	e02d      	b.n	800d1a8 <UART_Start_Receive_IT+0xa4>
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	22ff      	movs	r2, #255	; 0xff
 800d150:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d154:	e028      	b.n	800d1a8 <UART_Start_Receive_IT+0xa4>
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	689b      	ldr	r3, [r3, #8]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d10d      	bne.n	800d17a <UART_Start_Receive_IT+0x76>
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	691b      	ldr	r3, [r3, #16]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d104      	bne.n	800d170 <UART_Start_Receive_IT+0x6c>
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	22ff      	movs	r2, #255	; 0xff
 800d16a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d16e:	e01b      	b.n	800d1a8 <UART_Start_Receive_IT+0xa4>
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	227f      	movs	r2, #127	; 0x7f
 800d174:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d178:	e016      	b.n	800d1a8 <UART_Start_Receive_IT+0xa4>
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	689b      	ldr	r3, [r3, #8]
 800d17e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d182:	d10d      	bne.n	800d1a0 <UART_Start_Receive_IT+0x9c>
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	691b      	ldr	r3, [r3, #16]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d104      	bne.n	800d196 <UART_Start_Receive_IT+0x92>
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	227f      	movs	r2, #127	; 0x7f
 800d190:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d194:	e008      	b.n	800d1a8 <UART_Start_Receive_IT+0xa4>
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	223f      	movs	r2, #63	; 0x3f
 800d19a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d19e:	e003      	b.n	800d1a8 <UART_Start_Receive_IT+0xa4>
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	2222      	movs	r2, #34	; 0x22
 800d1b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	689a      	ldr	r2, [r3, #8]
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	f042 0201 	orr.w	r2, r2, #1
 800d1c6:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d1cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d1d0:	d12a      	bne.n	800d228 <UART_Start_Receive_IT+0x124>
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d1d8:	88fa      	ldrh	r2, [r7, #6]
 800d1da:	429a      	cmp	r2, r3
 800d1dc:	d324      	bcc.n	800d228 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	689b      	ldr	r3, [r3, #8]
 800d1e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d1e6:	d107      	bne.n	800d1f8 <UART_Start_Receive_IT+0xf4>
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	691b      	ldr	r3, [r3, #16]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d103      	bne.n	800d1f8 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	4a1f      	ldr	r2, [pc, #124]	; (800d270 <UART_Start_Receive_IT+0x16c>)
 800d1f4:	671a      	str	r2, [r3, #112]	; 0x70
 800d1f6:	e002      	b.n	800d1fe <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	4a1e      	ldr	r2, [pc, #120]	; (800d274 <UART_Start_Receive_IT+0x170>)
 800d1fc:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	2200      	movs	r2, #0
 800d202:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	681a      	ldr	r2, [r3, #0]
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d214:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	689a      	ldr	r2, [r3, #8]
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800d224:	609a      	str	r2, [r3, #8]
 800d226:	e01b      	b.n	800d260 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	689b      	ldr	r3, [r3, #8]
 800d22c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d230:	d107      	bne.n	800d242 <UART_Start_Receive_IT+0x13e>
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	691b      	ldr	r3, [r3, #16]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d103      	bne.n	800d242 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	4a0e      	ldr	r2, [pc, #56]	; (800d278 <UART_Start_Receive_IT+0x174>)
 800d23e:	671a      	str	r2, [r3, #112]	; 0x70
 800d240:	e002      	b.n	800d248 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	4a0d      	ldr	r2, [pc, #52]	; (800d27c <UART_Start_Receive_IT+0x178>)
 800d246:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	2200      	movs	r2, #0
 800d24c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	681a      	ldr	r2, [r3, #0]
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800d25e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800d260:	2300      	movs	r3, #0
}
 800d262:	4618      	mov	r0, r3
 800d264:	3714      	adds	r7, #20
 800d266:	46bd      	mov	sp, r7
 800d268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26c:	4770      	bx	lr
 800d26e:	bf00      	nop
 800d270:	0800d6f9 	.word	0x0800d6f9
 800d274:	0800d4f5 	.word	0x0800d4f5
 800d278:	0800d41d 	.word	0x0800d41d
 800d27c:	0800d345 	.word	0x0800d345

0800d280 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d280:	b480      	push	{r7}
 800d282:	b083      	sub	sp, #12
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	681a      	ldr	r2, [r3, #0]
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d296:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	689b      	ldr	r3, [r3, #8]
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	6812      	ldr	r2, [r2, #0]
 800d2a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d2a6:	f023 0301 	bic.w	r3, r3, #1
 800d2aa:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d107      	bne.n	800d2c4 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	681a      	ldr	r2, [r3, #0]
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f022 0210 	bic.w	r2, r2, #16
 800d2c2:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	2220      	movs	r2, #32
 800d2c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2200      	movs	r2, #0
 800d2d0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	671a      	str	r2, [r3, #112]	; 0x70
}
 800d2d8:	bf00      	nop
 800d2da:	370c      	adds	r7, #12
 800d2dc:	46bd      	mov	sp, r7
 800d2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e2:	4770      	bx	lr

0800d2e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b084      	sub	sp, #16
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d302:	68f8      	ldr	r0, [r7, #12]
 800d304:	f7ff fab0 	bl	800c868 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d308:	bf00      	nop
 800d30a:	3710      	adds	r7, #16
 800d30c:	46bd      	mov	sp, r7
 800d30e:	bd80      	pop	{r7, pc}

0800d310 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d310:	b580      	push	{r7, lr}
 800d312:	b082      	sub	sp, #8
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	681a      	ldr	r2, [r3, #0]
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d326:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	2220      	movs	r2, #32
 800d32c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	2200      	movs	r2, #0
 800d334:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	f7ff fa8c 	bl	800c854 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d33c:	bf00      	nop
 800d33e:	3708      	adds	r7, #8
 800d340:	46bd      	mov	sp, r7
 800d342:	bd80      	pop	{r7, pc}

0800d344 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d344:	b580      	push	{r7, lr}
 800d346:	b084      	sub	sp, #16
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d352:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d35a:	2b22      	cmp	r3, #34	; 0x22
 800d35c:	d152      	bne.n	800d404 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d364:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d366:	89bb      	ldrh	r3, [r7, #12]
 800d368:	b2d9      	uxtb	r1, r3
 800d36a:	89fb      	ldrh	r3, [r7, #14]
 800d36c:	b2da      	uxtb	r2, r3
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d372:	400a      	ands	r2, r1
 800d374:	b2d2      	uxtb	r2, r2
 800d376:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d37c:	1c5a      	adds	r2, r3, #1
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d388:	b29b      	uxth	r3, r3
 800d38a:	3b01      	subs	r3, #1
 800d38c:	b29a      	uxth	r2, r3
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d39a:	b29b      	uxth	r3, r3
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d139      	bne.n	800d414 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	681a      	ldr	r2, [r3, #0]
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d3ae:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	689a      	ldr	r2, [r3, #8]
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f022 0201 	bic.w	r2, r2, #1
 800d3be:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2220      	movs	r2, #32
 800d3c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d3d2:	2b01      	cmp	r3, #1
 800d3d4:	d10f      	bne.n	800d3f6 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	681a      	ldr	r2, [r3, #0]
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f022 0210 	bic.w	r2, r2, #16
 800d3e4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d3ec:	4619      	mov	r1, r3
 800d3ee:	6878      	ldr	r0, [r7, #4]
 800d3f0:	f7ff fa44 	bl	800c87c <HAL_UARTEx_RxEventCallback>
 800d3f4:	e002      	b.n	800d3fc <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f7f8 feaa 	bl	8006150 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2200      	movs	r2, #0
 800d400:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d402:	e007      	b.n	800d414 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	699a      	ldr	r2, [r3, #24]
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	f042 0208 	orr.w	r2, r2, #8
 800d412:	619a      	str	r2, [r3, #24]
}
 800d414:	bf00      	nop
 800d416:	3710      	adds	r7, #16
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}

0800d41c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b084      	sub	sp, #16
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d42a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d432:	2b22      	cmp	r3, #34	; 0x22
 800d434:	d152      	bne.n	800d4dc <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d43c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d442:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800d444:	89ba      	ldrh	r2, [r7, #12]
 800d446:	89fb      	ldrh	r3, [r7, #14]
 800d448:	4013      	ands	r3, r2
 800d44a:	b29a      	uxth	r2, r3
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d454:	1c9a      	adds	r2, r3, #2
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d460:	b29b      	uxth	r3, r3
 800d462:	3b01      	subs	r3, #1
 800d464:	b29a      	uxth	r2, r3
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d472:	b29b      	uxth	r3, r3
 800d474:	2b00      	cmp	r3, #0
 800d476:	d139      	bne.n	800d4ec <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	681a      	ldr	r2, [r3, #0]
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d486:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	689a      	ldr	r2, [r3, #8]
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	f022 0201 	bic.w	r2, r2, #1
 800d496:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2220      	movs	r2, #32
 800d49c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4aa:	2b01      	cmp	r3, #1
 800d4ac:	d10f      	bne.n	800d4ce <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	681a      	ldr	r2, [r3, #0]
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	f022 0210 	bic.w	r2, r2, #16
 800d4bc:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d4c4:	4619      	mov	r1, r3
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f7ff f9d8 	bl	800c87c <HAL_UARTEx_RxEventCallback>
 800d4cc:	e002      	b.n	800d4d4 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d4ce:	6878      	ldr	r0, [r7, #4]
 800d4d0:	f7f8 fe3e 	bl	8006150 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d4da:	e007      	b.n	800d4ec <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	699a      	ldr	r2, [r3, #24]
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f042 0208 	orr.w	r2, r2, #8
 800d4ea:	619a      	str	r2, [r3, #24]
}
 800d4ec:	bf00      	nop
 800d4ee:	3710      	adds	r7, #16
 800d4f0:	46bd      	mov	sp, r7
 800d4f2:	bd80      	pop	{r7, pc}

0800d4f4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b088      	sub	sp, #32
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d502:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	69db      	ldr	r3, [r3, #28]
 800d50a:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	689b      	ldr	r3, [r3, #8]
 800d51a:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d522:	2b22      	cmp	r3, #34	; 0x22
 800d524:	f040 80da 	bne.w	800d6dc <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d52e:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d530:	e0aa      	b.n	800d688 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d538:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d53a:	89bb      	ldrh	r3, [r7, #12]
 800d53c:	b2d9      	uxtb	r1, r3
 800d53e:	8b7b      	ldrh	r3, [r7, #26]
 800d540:	b2da      	uxtb	r2, r3
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d546:	400a      	ands	r2, r1
 800d548:	b2d2      	uxtb	r2, r2
 800d54a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d550:	1c5a      	adds	r2, r3, #1
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d55c:	b29b      	uxth	r3, r3
 800d55e:	3b01      	subs	r3, #1
 800d560:	b29a      	uxth	r2, r3
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	69db      	ldr	r3, [r3, #28]
 800d56e:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d570:	69fb      	ldr	r3, [r7, #28]
 800d572:	f003 0307 	and.w	r3, r3, #7
 800d576:	2b00      	cmp	r3, #0
 800d578:	d04d      	beq.n	800d616 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d57a:	69fb      	ldr	r3, [r7, #28]
 800d57c:	f003 0301 	and.w	r3, r3, #1
 800d580:	2b00      	cmp	r3, #0
 800d582:	d010      	beq.n	800d5a6 <UART_RxISR_8BIT_FIFOEN+0xb2>
 800d584:	697b      	ldr	r3, [r7, #20]
 800d586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d00b      	beq.n	800d5a6 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	2201      	movs	r2, #1
 800d594:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d59c:	f043 0201 	orr.w	r2, r3, #1
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d5a6:	69fb      	ldr	r3, [r7, #28]
 800d5a8:	f003 0302 	and.w	r3, r3, #2
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d010      	beq.n	800d5d2 <UART_RxISR_8BIT_FIFOEN+0xde>
 800d5b0:	693b      	ldr	r3, [r7, #16]
 800d5b2:	f003 0301 	and.w	r3, r3, #1
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d00b      	beq.n	800d5d2 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	2202      	movs	r2, #2
 800d5c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d5c8:	f043 0204 	orr.w	r2, r3, #4
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d5d2:	69fb      	ldr	r3, [r7, #28]
 800d5d4:	f003 0304 	and.w	r3, r3, #4
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d010      	beq.n	800d5fe <UART_RxISR_8BIT_FIFOEN+0x10a>
 800d5dc:	693b      	ldr	r3, [r7, #16]
 800d5de:	f003 0301 	and.w	r3, r3, #1
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d00b      	beq.n	800d5fe <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	2204      	movs	r2, #4
 800d5ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d5f4:	f043 0202 	orr.w	r2, r3, #2
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d604:	2b00      	cmp	r3, #0
 800d606:	d006      	beq.n	800d616 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	f7ff f92d 	bl	800c868 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2200      	movs	r2, #0
 800d612:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d61c:	b29b      	uxth	r3, r3
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d132      	bne.n	800d688 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	681a      	ldr	r2, [r3, #0]
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d630:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	689b      	ldr	r3, [r3, #8]
 800d638:	687a      	ldr	r2, [r7, #4]
 800d63a:	6812      	ldr	r2, [r2, #0]
 800d63c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d640:	f023 0301 	bic.w	r3, r3, #1
 800d644:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	2220      	movs	r2, #32
 800d64a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2200      	movs	r2, #0
 800d652:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d658:	2b01      	cmp	r3, #1
 800d65a:	d10f      	bne.n	800d67c <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	681a      	ldr	r2, [r3, #0]
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	f022 0210 	bic.w	r2, r2, #16
 800d66a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d672:	4619      	mov	r1, r3
 800d674:	6878      	ldr	r0, [r7, #4]
 800d676:	f7ff f901 	bl	800c87c <HAL_UARTEx_RxEventCallback>
 800d67a:	e002      	b.n	800d682 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f7f8 fd67 	bl	8006150 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	2200      	movs	r2, #0
 800d686:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d688:	89fb      	ldrh	r3, [r7, #14]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d005      	beq.n	800d69a <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800d68e:	69fb      	ldr	r3, [r7, #28]
 800d690:	f003 0320 	and.w	r3, r3, #32
 800d694:	2b00      	cmp	r3, #0
 800d696:	f47f af4c 	bne.w	800d532 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d6a0:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d6a2:	897b      	ldrh	r3, [r7, #10]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d021      	beq.n	800d6ec <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d6ae:	897a      	ldrh	r2, [r7, #10]
 800d6b0:	429a      	cmp	r2, r3
 800d6b2:	d21b      	bcs.n	800d6ec <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	689a      	ldr	r2, [r3, #8]
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d6c2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	4a0b      	ldr	r2, [pc, #44]	; (800d6f4 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800d6c8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	681a      	ldr	r2, [r3, #0]
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	f042 0220 	orr.w	r2, r2, #32
 800d6d8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d6da:	e007      	b.n	800d6ec <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	699a      	ldr	r2, [r3, #24]
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f042 0208 	orr.w	r2, r2, #8
 800d6ea:	619a      	str	r2, [r3, #24]
}
 800d6ec:	bf00      	nop
 800d6ee:	3720      	adds	r7, #32
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	0800d345 	.word	0x0800d345

0800d6f8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b08a      	sub	sp, #40	; 0x28
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d706:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	69db      	ldr	r3, [r3, #28]
 800d70e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	689b      	ldr	r3, [r3, #8]
 800d71e:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d726:	2b22      	cmp	r3, #34	; 0x22
 800d728:	f040 80da 	bne.w	800d8e0 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d732:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d734:	e0aa      	b.n	800d88c <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d73c:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d742:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800d744:	8aba      	ldrh	r2, [r7, #20]
 800d746:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d748:	4013      	ands	r3, r2
 800d74a:	b29a      	uxth	r2, r3
 800d74c:	693b      	ldr	r3, [r7, #16]
 800d74e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d754:	1c9a      	adds	r2, r3, #2
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d760:	b29b      	uxth	r3, r3
 800d762:	3b01      	subs	r3, #1
 800d764:	b29a      	uxth	r2, r3
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	69db      	ldr	r3, [r3, #28]
 800d772:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d776:	f003 0307 	and.w	r3, r3, #7
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d04d      	beq.n	800d81a <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d780:	f003 0301 	and.w	r3, r3, #1
 800d784:	2b00      	cmp	r3, #0
 800d786:	d010      	beq.n	800d7aa <UART_RxISR_16BIT_FIFOEN+0xb2>
 800d788:	69fb      	ldr	r3, [r7, #28]
 800d78a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d00b      	beq.n	800d7aa <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	2201      	movs	r2, #1
 800d798:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d7a0:	f043 0201 	orr.w	r2, r3, #1
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d7aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7ac:	f003 0302 	and.w	r3, r3, #2
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d010      	beq.n	800d7d6 <UART_RxISR_16BIT_FIFOEN+0xde>
 800d7b4:	69bb      	ldr	r3, [r7, #24]
 800d7b6:	f003 0301 	and.w	r3, r3, #1
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d00b      	beq.n	800d7d6 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	2202      	movs	r2, #2
 800d7c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d7cc:	f043 0204 	orr.w	r2, r3, #4
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d7d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7d8:	f003 0304 	and.w	r3, r3, #4
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d010      	beq.n	800d802 <UART_RxISR_16BIT_FIFOEN+0x10a>
 800d7e0:	69bb      	ldr	r3, [r7, #24]
 800d7e2:	f003 0301 	and.w	r3, r3, #1
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d00b      	beq.n	800d802 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	2204      	movs	r2, #4
 800d7f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d7f8:	f043 0202 	orr.w	r2, r3, #2
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d006      	beq.n	800d81a <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d80c:	6878      	ldr	r0, [r7, #4]
 800d80e:	f7ff f82b 	bl	800c868 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	2200      	movs	r2, #0
 800d816:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d820:	b29b      	uxth	r3, r3
 800d822:	2b00      	cmp	r3, #0
 800d824:	d132      	bne.n	800d88c <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	681a      	ldr	r2, [r3, #0]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d834:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	689b      	ldr	r3, [r3, #8]
 800d83c:	687a      	ldr	r2, [r7, #4]
 800d83e:	6812      	ldr	r2, [r2, #0]
 800d840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d844:	f023 0301 	bic.w	r3, r3, #1
 800d848:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	2220      	movs	r2, #32
 800d84e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	2200      	movs	r2, #0
 800d856:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d85c:	2b01      	cmp	r3, #1
 800d85e:	d10f      	bne.n	800d880 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	681a      	ldr	r2, [r3, #0]
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f022 0210 	bic.w	r2, r2, #16
 800d86e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d876:	4619      	mov	r1, r3
 800d878:	6878      	ldr	r0, [r7, #4]
 800d87a:	f7fe ffff 	bl	800c87c <HAL_UARTEx_RxEventCallback>
 800d87e:	e002      	b.n	800d886 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d880:	6878      	ldr	r0, [r7, #4]
 800d882:	f7f8 fc65 	bl	8006150 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	2200      	movs	r2, #0
 800d88a:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d88c:	8afb      	ldrh	r3, [r7, #22]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d005      	beq.n	800d89e <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800d892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d894:	f003 0320 	and.w	r3, r3, #32
 800d898:	2b00      	cmp	r3, #0
 800d89a:	f47f af4c 	bne.w	800d736 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d8a4:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d8a6:	89fb      	ldrh	r3, [r7, #14]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d021      	beq.n	800d8f0 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d8b2:	89fa      	ldrh	r2, [r7, #14]
 800d8b4:	429a      	cmp	r2, r3
 800d8b6:	d21b      	bcs.n	800d8f0 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	689a      	ldr	r2, [r3, #8]
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d8c6:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	4a0b      	ldr	r2, [pc, #44]	; (800d8f8 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800d8cc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	681a      	ldr	r2, [r3, #0]
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	f042 0220 	orr.w	r2, r2, #32
 800d8dc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d8de:	e007      	b.n	800d8f0 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	699a      	ldr	r2, [r3, #24]
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f042 0208 	orr.w	r2, r2, #8
 800d8ee:	619a      	str	r2, [r3, #24]
}
 800d8f0:	bf00      	nop
 800d8f2:	3728      	adds	r7, #40	; 0x28
 800d8f4:	46bd      	mov	sp, r7
 800d8f6:	bd80      	pop	{r7, pc}
 800d8f8:	0800d41d 	.word	0x0800d41d

0800d8fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d8fc:	b480      	push	{r7}
 800d8fe:	b083      	sub	sp, #12
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d904:	bf00      	nop
 800d906:	370c      	adds	r7, #12
 800d908:	46bd      	mov	sp, r7
 800d90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90e:	4770      	bx	lr

0800d910 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d910:	b480      	push	{r7}
 800d912:	b083      	sub	sp, #12
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d918:	bf00      	nop
 800d91a:	370c      	adds	r7, #12
 800d91c:	46bd      	mov	sp, r7
 800d91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d922:	4770      	bx	lr

0800d924 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d924:	b480      	push	{r7}
 800d926:	b083      	sub	sp, #12
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d92c:	bf00      	nop
 800d92e:	370c      	adds	r7, #12
 800d930:	46bd      	mov	sp, r7
 800d932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d936:	4770      	bx	lr

0800d938 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d938:	b480      	push	{r7}
 800d93a:	b085      	sub	sp, #20
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d946:	2b01      	cmp	r3, #1
 800d948:	d101      	bne.n	800d94e <HAL_UARTEx_DisableFifoMode+0x16>
 800d94a:	2302      	movs	r3, #2
 800d94c:	e027      	b.n	800d99e <HAL_UARTEx_DisableFifoMode+0x66>
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2201      	movs	r2, #1
 800d952:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2224      	movs	r2, #36	; 0x24
 800d95a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	681a      	ldr	r2, [r3, #0]
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	f022 0201 	bic.w	r2, r2, #1
 800d974:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800d97c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	2200      	movs	r2, #0
 800d982:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	68fa      	ldr	r2, [r7, #12]
 800d98a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	2220      	movs	r2, #32
 800d990:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	2200      	movs	r2, #0
 800d998:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d99c:	2300      	movs	r3, #0
}
 800d99e:	4618      	mov	r0, r3
 800d9a0:	3714      	adds	r7, #20
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a8:	4770      	bx	lr

0800d9aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d9aa:	b580      	push	{r7, lr}
 800d9ac:	b084      	sub	sp, #16
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	6078      	str	r0, [r7, #4]
 800d9b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d9ba:	2b01      	cmp	r3, #1
 800d9bc:	d101      	bne.n	800d9c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d9be:	2302      	movs	r3, #2
 800d9c0:	e02d      	b.n	800da1e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	2201      	movs	r2, #1
 800d9c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2224      	movs	r2, #36	; 0x24
 800d9ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	681a      	ldr	r2, [r3, #0]
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	f022 0201 	bic.w	r2, r2, #1
 800d9e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	689b      	ldr	r3, [r3, #8]
 800d9f0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	683a      	ldr	r2, [r7, #0]
 800d9fa:	430a      	orrs	r2, r1
 800d9fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d9fe:	6878      	ldr	r0, [r7, #4]
 800da00:	f000 f850 	bl	800daa4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	68fa      	ldr	r2, [r7, #12]
 800da0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2220      	movs	r2, #32
 800da10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	2200      	movs	r2, #0
 800da18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800da1c:	2300      	movs	r3, #0
}
 800da1e:	4618      	mov	r0, r3
 800da20:	3710      	adds	r7, #16
 800da22:	46bd      	mov	sp, r7
 800da24:	bd80      	pop	{r7, pc}

0800da26 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800da26:	b580      	push	{r7, lr}
 800da28:	b084      	sub	sp, #16
 800da2a:	af00      	add	r7, sp, #0
 800da2c:	6078      	str	r0, [r7, #4]
 800da2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800da36:	2b01      	cmp	r3, #1
 800da38:	d101      	bne.n	800da3e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800da3a:	2302      	movs	r3, #2
 800da3c:	e02d      	b.n	800da9a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2201      	movs	r2, #1
 800da42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2224      	movs	r2, #36	; 0x24
 800da4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	681a      	ldr	r2, [r3, #0]
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	f022 0201 	bic.w	r2, r2, #1
 800da64:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	689b      	ldr	r3, [r3, #8]
 800da6c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	683a      	ldr	r2, [r7, #0]
 800da76:	430a      	orrs	r2, r1
 800da78:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f000 f812 	bl	800daa4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	68fa      	ldr	r2, [r7, #12]
 800da86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2220      	movs	r2, #32
 800da8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2200      	movs	r2, #0
 800da94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800da98:	2300      	movs	r3, #0
}
 800da9a:	4618      	mov	r0, r3
 800da9c:	3710      	adds	r7, #16
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bd80      	pop	{r7, pc}
	...

0800daa4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800daa4:	b480      	push	{r7}
 800daa6:	b085      	sub	sp, #20
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d108      	bne.n	800dac6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2201      	movs	r2, #1
 800dab8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	2201      	movs	r2, #1
 800dac0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dac4:	e031      	b.n	800db2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dac6:	2308      	movs	r3, #8
 800dac8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800daca:	2308      	movs	r3, #8
 800dacc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	689b      	ldr	r3, [r3, #8]
 800dad4:	0e5b      	lsrs	r3, r3, #25
 800dad6:	b2db      	uxtb	r3, r3
 800dad8:	f003 0307 	and.w	r3, r3, #7
 800dadc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	689b      	ldr	r3, [r3, #8]
 800dae4:	0f5b      	lsrs	r3, r3, #29
 800dae6:	b2db      	uxtb	r3, r3
 800dae8:	f003 0307 	and.w	r3, r3, #7
 800daec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800daee:	7bbb      	ldrb	r3, [r7, #14]
 800daf0:	7b3a      	ldrb	r2, [r7, #12]
 800daf2:	4911      	ldr	r1, [pc, #68]	; (800db38 <UARTEx_SetNbDataToProcess+0x94>)
 800daf4:	5c8a      	ldrb	r2, [r1, r2]
 800daf6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dafa:	7b3a      	ldrb	r2, [r7, #12]
 800dafc:	490f      	ldr	r1, [pc, #60]	; (800db3c <UARTEx_SetNbDataToProcess+0x98>)
 800dafe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800db00:	fb93 f3f2 	sdiv	r3, r3, r2
 800db04:	b29a      	uxth	r2, r3
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800db0c:	7bfb      	ldrb	r3, [r7, #15]
 800db0e:	7b7a      	ldrb	r2, [r7, #13]
 800db10:	4909      	ldr	r1, [pc, #36]	; (800db38 <UARTEx_SetNbDataToProcess+0x94>)
 800db12:	5c8a      	ldrb	r2, [r1, r2]
 800db14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800db18:	7b7a      	ldrb	r2, [r7, #13]
 800db1a:	4908      	ldr	r1, [pc, #32]	; (800db3c <UARTEx_SetNbDataToProcess+0x98>)
 800db1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800db1e:	fb93 f3f2 	sdiv	r3, r3, r2
 800db22:	b29a      	uxth	r2, r3
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800db2a:	bf00      	nop
 800db2c:	3714      	adds	r7, #20
 800db2e:	46bd      	mov	sp, r7
 800db30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db34:	4770      	bx	lr
 800db36:	bf00      	nop
 800db38:	08013798 	.word	0x08013798
 800db3c:	080137a0 	.word	0x080137a0

0800db40 <atof>:
 800db40:	2100      	movs	r1, #0
 800db42:	f001 bb63 	b.w	800f20c <strtod>

0800db46 <atoi>:
 800db46:	220a      	movs	r2, #10
 800db48:	2100      	movs	r1, #0
 800db4a:	f001 bbef 	b.w	800f32c <strtol>
	...

0800db50 <__errno>:
 800db50:	4b01      	ldr	r3, [pc, #4]	; (800db58 <__errno+0x8>)
 800db52:	6818      	ldr	r0, [r3, #0]
 800db54:	4770      	bx	lr
 800db56:	bf00      	nop
 800db58:	2000002c 	.word	0x2000002c

0800db5c <__libc_init_array>:
 800db5c:	b570      	push	{r4, r5, r6, lr}
 800db5e:	4d0d      	ldr	r5, [pc, #52]	; (800db94 <__libc_init_array+0x38>)
 800db60:	4c0d      	ldr	r4, [pc, #52]	; (800db98 <__libc_init_array+0x3c>)
 800db62:	1b64      	subs	r4, r4, r5
 800db64:	10a4      	asrs	r4, r4, #2
 800db66:	2600      	movs	r6, #0
 800db68:	42a6      	cmp	r6, r4
 800db6a:	d109      	bne.n	800db80 <__libc_init_array+0x24>
 800db6c:	4d0b      	ldr	r5, [pc, #44]	; (800db9c <__libc_init_array+0x40>)
 800db6e:	4c0c      	ldr	r4, [pc, #48]	; (800dba0 <__libc_init_array+0x44>)
 800db70:	f004 fc48 	bl	8012404 <_init>
 800db74:	1b64      	subs	r4, r4, r5
 800db76:	10a4      	asrs	r4, r4, #2
 800db78:	2600      	movs	r6, #0
 800db7a:	42a6      	cmp	r6, r4
 800db7c:	d105      	bne.n	800db8a <__libc_init_array+0x2e>
 800db7e:	bd70      	pop	{r4, r5, r6, pc}
 800db80:	f855 3b04 	ldr.w	r3, [r5], #4
 800db84:	4798      	blx	r3
 800db86:	3601      	adds	r6, #1
 800db88:	e7ee      	b.n	800db68 <__libc_init_array+0xc>
 800db8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800db8e:	4798      	blx	r3
 800db90:	3601      	adds	r6, #1
 800db92:	e7f2      	b.n	800db7a <__libc_init_array+0x1e>
 800db94:	08013c98 	.word	0x08013c98
 800db98:	08013c98 	.word	0x08013c98
 800db9c:	08013c98 	.word	0x08013c98
 800dba0:	08013c9c 	.word	0x08013c9c

0800dba4 <memcpy>:
 800dba4:	440a      	add	r2, r1
 800dba6:	4291      	cmp	r1, r2
 800dba8:	f100 33ff 	add.w	r3, r0, #4294967295
 800dbac:	d100      	bne.n	800dbb0 <memcpy+0xc>
 800dbae:	4770      	bx	lr
 800dbb0:	b510      	push	{r4, lr}
 800dbb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbba:	4291      	cmp	r1, r2
 800dbbc:	d1f9      	bne.n	800dbb2 <memcpy+0xe>
 800dbbe:	bd10      	pop	{r4, pc}

0800dbc0 <memset>:
 800dbc0:	4402      	add	r2, r0
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	4293      	cmp	r3, r2
 800dbc6:	d100      	bne.n	800dbca <memset+0xa>
 800dbc8:	4770      	bx	lr
 800dbca:	f803 1b01 	strb.w	r1, [r3], #1
 800dbce:	e7f9      	b.n	800dbc4 <memset+0x4>

0800dbd0 <__cvt>:
 800dbd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dbd4:	ec55 4b10 	vmov	r4, r5, d0
 800dbd8:	2d00      	cmp	r5, #0
 800dbda:	460e      	mov	r6, r1
 800dbdc:	4619      	mov	r1, r3
 800dbde:	462b      	mov	r3, r5
 800dbe0:	bfbb      	ittet	lt
 800dbe2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dbe6:	461d      	movlt	r5, r3
 800dbe8:	2300      	movge	r3, #0
 800dbea:	232d      	movlt	r3, #45	; 0x2d
 800dbec:	700b      	strb	r3, [r1, #0]
 800dbee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbf0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dbf4:	4691      	mov	r9, r2
 800dbf6:	f023 0820 	bic.w	r8, r3, #32
 800dbfa:	bfbc      	itt	lt
 800dbfc:	4622      	movlt	r2, r4
 800dbfe:	4614      	movlt	r4, r2
 800dc00:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dc04:	d005      	beq.n	800dc12 <__cvt+0x42>
 800dc06:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800dc0a:	d100      	bne.n	800dc0e <__cvt+0x3e>
 800dc0c:	3601      	adds	r6, #1
 800dc0e:	2102      	movs	r1, #2
 800dc10:	e000      	b.n	800dc14 <__cvt+0x44>
 800dc12:	2103      	movs	r1, #3
 800dc14:	ab03      	add	r3, sp, #12
 800dc16:	9301      	str	r3, [sp, #4]
 800dc18:	ab02      	add	r3, sp, #8
 800dc1a:	9300      	str	r3, [sp, #0]
 800dc1c:	ec45 4b10 	vmov	d0, r4, r5
 800dc20:	4653      	mov	r3, sl
 800dc22:	4632      	mov	r2, r6
 800dc24:	f001 fcd8 	bl	800f5d8 <_dtoa_r>
 800dc28:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dc2c:	4607      	mov	r7, r0
 800dc2e:	d102      	bne.n	800dc36 <__cvt+0x66>
 800dc30:	f019 0f01 	tst.w	r9, #1
 800dc34:	d022      	beq.n	800dc7c <__cvt+0xac>
 800dc36:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dc3a:	eb07 0906 	add.w	r9, r7, r6
 800dc3e:	d110      	bne.n	800dc62 <__cvt+0x92>
 800dc40:	783b      	ldrb	r3, [r7, #0]
 800dc42:	2b30      	cmp	r3, #48	; 0x30
 800dc44:	d10a      	bne.n	800dc5c <__cvt+0x8c>
 800dc46:	2200      	movs	r2, #0
 800dc48:	2300      	movs	r3, #0
 800dc4a:	4620      	mov	r0, r4
 800dc4c:	4629      	mov	r1, r5
 800dc4e:	f7f2 ff63 	bl	8000b18 <__aeabi_dcmpeq>
 800dc52:	b918      	cbnz	r0, 800dc5c <__cvt+0x8c>
 800dc54:	f1c6 0601 	rsb	r6, r6, #1
 800dc58:	f8ca 6000 	str.w	r6, [sl]
 800dc5c:	f8da 3000 	ldr.w	r3, [sl]
 800dc60:	4499      	add	r9, r3
 800dc62:	2200      	movs	r2, #0
 800dc64:	2300      	movs	r3, #0
 800dc66:	4620      	mov	r0, r4
 800dc68:	4629      	mov	r1, r5
 800dc6a:	f7f2 ff55 	bl	8000b18 <__aeabi_dcmpeq>
 800dc6e:	b108      	cbz	r0, 800dc74 <__cvt+0xa4>
 800dc70:	f8cd 900c 	str.w	r9, [sp, #12]
 800dc74:	2230      	movs	r2, #48	; 0x30
 800dc76:	9b03      	ldr	r3, [sp, #12]
 800dc78:	454b      	cmp	r3, r9
 800dc7a:	d307      	bcc.n	800dc8c <__cvt+0xbc>
 800dc7c:	9b03      	ldr	r3, [sp, #12]
 800dc7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc80:	1bdb      	subs	r3, r3, r7
 800dc82:	4638      	mov	r0, r7
 800dc84:	6013      	str	r3, [r2, #0]
 800dc86:	b004      	add	sp, #16
 800dc88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc8c:	1c59      	adds	r1, r3, #1
 800dc8e:	9103      	str	r1, [sp, #12]
 800dc90:	701a      	strb	r2, [r3, #0]
 800dc92:	e7f0      	b.n	800dc76 <__cvt+0xa6>

0800dc94 <__exponent>:
 800dc94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc96:	4603      	mov	r3, r0
 800dc98:	2900      	cmp	r1, #0
 800dc9a:	bfb8      	it	lt
 800dc9c:	4249      	neglt	r1, r1
 800dc9e:	f803 2b02 	strb.w	r2, [r3], #2
 800dca2:	bfb4      	ite	lt
 800dca4:	222d      	movlt	r2, #45	; 0x2d
 800dca6:	222b      	movge	r2, #43	; 0x2b
 800dca8:	2909      	cmp	r1, #9
 800dcaa:	7042      	strb	r2, [r0, #1]
 800dcac:	dd2a      	ble.n	800dd04 <__exponent+0x70>
 800dcae:	f10d 0407 	add.w	r4, sp, #7
 800dcb2:	46a4      	mov	ip, r4
 800dcb4:	270a      	movs	r7, #10
 800dcb6:	46a6      	mov	lr, r4
 800dcb8:	460a      	mov	r2, r1
 800dcba:	fb91 f6f7 	sdiv	r6, r1, r7
 800dcbe:	fb07 1516 	mls	r5, r7, r6, r1
 800dcc2:	3530      	adds	r5, #48	; 0x30
 800dcc4:	2a63      	cmp	r2, #99	; 0x63
 800dcc6:	f104 34ff 	add.w	r4, r4, #4294967295
 800dcca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dcce:	4631      	mov	r1, r6
 800dcd0:	dcf1      	bgt.n	800dcb6 <__exponent+0x22>
 800dcd2:	3130      	adds	r1, #48	; 0x30
 800dcd4:	f1ae 0502 	sub.w	r5, lr, #2
 800dcd8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dcdc:	1c44      	adds	r4, r0, #1
 800dcde:	4629      	mov	r1, r5
 800dce0:	4561      	cmp	r1, ip
 800dce2:	d30a      	bcc.n	800dcfa <__exponent+0x66>
 800dce4:	f10d 0209 	add.w	r2, sp, #9
 800dce8:	eba2 020e 	sub.w	r2, r2, lr
 800dcec:	4565      	cmp	r5, ip
 800dcee:	bf88      	it	hi
 800dcf0:	2200      	movhi	r2, #0
 800dcf2:	4413      	add	r3, r2
 800dcf4:	1a18      	subs	r0, r3, r0
 800dcf6:	b003      	add	sp, #12
 800dcf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dcfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dcfe:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dd02:	e7ed      	b.n	800dce0 <__exponent+0x4c>
 800dd04:	2330      	movs	r3, #48	; 0x30
 800dd06:	3130      	adds	r1, #48	; 0x30
 800dd08:	7083      	strb	r3, [r0, #2]
 800dd0a:	70c1      	strb	r1, [r0, #3]
 800dd0c:	1d03      	adds	r3, r0, #4
 800dd0e:	e7f1      	b.n	800dcf4 <__exponent+0x60>

0800dd10 <_printf_float>:
 800dd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd14:	ed2d 8b02 	vpush	{d8}
 800dd18:	b08d      	sub	sp, #52	; 0x34
 800dd1a:	460c      	mov	r4, r1
 800dd1c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800dd20:	4616      	mov	r6, r2
 800dd22:	461f      	mov	r7, r3
 800dd24:	4605      	mov	r5, r0
 800dd26:	f002 ff69 	bl	8010bfc <_localeconv_r>
 800dd2a:	f8d0 a000 	ldr.w	sl, [r0]
 800dd2e:	4650      	mov	r0, sl
 800dd30:	f7f2 fa76 	bl	8000220 <strlen>
 800dd34:	2300      	movs	r3, #0
 800dd36:	930a      	str	r3, [sp, #40]	; 0x28
 800dd38:	6823      	ldr	r3, [r4, #0]
 800dd3a:	9305      	str	r3, [sp, #20]
 800dd3c:	f8d8 3000 	ldr.w	r3, [r8]
 800dd40:	f894 b018 	ldrb.w	fp, [r4, #24]
 800dd44:	3307      	adds	r3, #7
 800dd46:	f023 0307 	bic.w	r3, r3, #7
 800dd4a:	f103 0208 	add.w	r2, r3, #8
 800dd4e:	f8c8 2000 	str.w	r2, [r8]
 800dd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd56:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dd5a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dd5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dd62:	9307      	str	r3, [sp, #28]
 800dd64:	f8cd 8018 	str.w	r8, [sp, #24]
 800dd68:	ee08 0a10 	vmov	s16, r0
 800dd6c:	4b9f      	ldr	r3, [pc, #636]	; (800dfec <_printf_float+0x2dc>)
 800dd6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd72:	f04f 32ff 	mov.w	r2, #4294967295
 800dd76:	f7f2 ff01 	bl	8000b7c <__aeabi_dcmpun>
 800dd7a:	bb88      	cbnz	r0, 800dde0 <_printf_float+0xd0>
 800dd7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd80:	4b9a      	ldr	r3, [pc, #616]	; (800dfec <_printf_float+0x2dc>)
 800dd82:	f04f 32ff 	mov.w	r2, #4294967295
 800dd86:	f7f2 fedb 	bl	8000b40 <__aeabi_dcmple>
 800dd8a:	bb48      	cbnz	r0, 800dde0 <_printf_float+0xd0>
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	2300      	movs	r3, #0
 800dd90:	4640      	mov	r0, r8
 800dd92:	4649      	mov	r1, r9
 800dd94:	f7f2 feca 	bl	8000b2c <__aeabi_dcmplt>
 800dd98:	b110      	cbz	r0, 800dda0 <_printf_float+0x90>
 800dd9a:	232d      	movs	r3, #45	; 0x2d
 800dd9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dda0:	4b93      	ldr	r3, [pc, #588]	; (800dff0 <_printf_float+0x2e0>)
 800dda2:	4894      	ldr	r0, [pc, #592]	; (800dff4 <_printf_float+0x2e4>)
 800dda4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800dda8:	bf94      	ite	ls
 800ddaa:	4698      	movls	r8, r3
 800ddac:	4680      	movhi	r8, r0
 800ddae:	2303      	movs	r3, #3
 800ddb0:	6123      	str	r3, [r4, #16]
 800ddb2:	9b05      	ldr	r3, [sp, #20]
 800ddb4:	f023 0204 	bic.w	r2, r3, #4
 800ddb8:	6022      	str	r2, [r4, #0]
 800ddba:	f04f 0900 	mov.w	r9, #0
 800ddbe:	9700      	str	r7, [sp, #0]
 800ddc0:	4633      	mov	r3, r6
 800ddc2:	aa0b      	add	r2, sp, #44	; 0x2c
 800ddc4:	4621      	mov	r1, r4
 800ddc6:	4628      	mov	r0, r5
 800ddc8:	f000 f9d8 	bl	800e17c <_printf_common>
 800ddcc:	3001      	adds	r0, #1
 800ddce:	f040 8090 	bne.w	800def2 <_printf_float+0x1e2>
 800ddd2:	f04f 30ff 	mov.w	r0, #4294967295
 800ddd6:	b00d      	add	sp, #52	; 0x34
 800ddd8:	ecbd 8b02 	vpop	{d8}
 800dddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dde0:	4642      	mov	r2, r8
 800dde2:	464b      	mov	r3, r9
 800dde4:	4640      	mov	r0, r8
 800dde6:	4649      	mov	r1, r9
 800dde8:	f7f2 fec8 	bl	8000b7c <__aeabi_dcmpun>
 800ddec:	b140      	cbz	r0, 800de00 <_printf_float+0xf0>
 800ddee:	464b      	mov	r3, r9
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	bfbc      	itt	lt
 800ddf4:	232d      	movlt	r3, #45	; 0x2d
 800ddf6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ddfa:	487f      	ldr	r0, [pc, #508]	; (800dff8 <_printf_float+0x2e8>)
 800ddfc:	4b7f      	ldr	r3, [pc, #508]	; (800dffc <_printf_float+0x2ec>)
 800ddfe:	e7d1      	b.n	800dda4 <_printf_float+0x94>
 800de00:	6863      	ldr	r3, [r4, #4]
 800de02:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800de06:	9206      	str	r2, [sp, #24]
 800de08:	1c5a      	adds	r2, r3, #1
 800de0a:	d13f      	bne.n	800de8c <_printf_float+0x17c>
 800de0c:	2306      	movs	r3, #6
 800de0e:	6063      	str	r3, [r4, #4]
 800de10:	9b05      	ldr	r3, [sp, #20]
 800de12:	6861      	ldr	r1, [r4, #4]
 800de14:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800de18:	2300      	movs	r3, #0
 800de1a:	9303      	str	r3, [sp, #12]
 800de1c:	ab0a      	add	r3, sp, #40	; 0x28
 800de1e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800de22:	ab09      	add	r3, sp, #36	; 0x24
 800de24:	ec49 8b10 	vmov	d0, r8, r9
 800de28:	9300      	str	r3, [sp, #0]
 800de2a:	6022      	str	r2, [r4, #0]
 800de2c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800de30:	4628      	mov	r0, r5
 800de32:	f7ff fecd 	bl	800dbd0 <__cvt>
 800de36:	9b06      	ldr	r3, [sp, #24]
 800de38:	9909      	ldr	r1, [sp, #36]	; 0x24
 800de3a:	2b47      	cmp	r3, #71	; 0x47
 800de3c:	4680      	mov	r8, r0
 800de3e:	d108      	bne.n	800de52 <_printf_float+0x142>
 800de40:	1cc8      	adds	r0, r1, #3
 800de42:	db02      	blt.n	800de4a <_printf_float+0x13a>
 800de44:	6863      	ldr	r3, [r4, #4]
 800de46:	4299      	cmp	r1, r3
 800de48:	dd41      	ble.n	800dece <_printf_float+0x1be>
 800de4a:	f1ab 0b02 	sub.w	fp, fp, #2
 800de4e:	fa5f fb8b 	uxtb.w	fp, fp
 800de52:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800de56:	d820      	bhi.n	800de9a <_printf_float+0x18a>
 800de58:	3901      	subs	r1, #1
 800de5a:	465a      	mov	r2, fp
 800de5c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800de60:	9109      	str	r1, [sp, #36]	; 0x24
 800de62:	f7ff ff17 	bl	800dc94 <__exponent>
 800de66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de68:	1813      	adds	r3, r2, r0
 800de6a:	2a01      	cmp	r2, #1
 800de6c:	4681      	mov	r9, r0
 800de6e:	6123      	str	r3, [r4, #16]
 800de70:	dc02      	bgt.n	800de78 <_printf_float+0x168>
 800de72:	6822      	ldr	r2, [r4, #0]
 800de74:	07d2      	lsls	r2, r2, #31
 800de76:	d501      	bpl.n	800de7c <_printf_float+0x16c>
 800de78:	3301      	adds	r3, #1
 800de7a:	6123      	str	r3, [r4, #16]
 800de7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800de80:	2b00      	cmp	r3, #0
 800de82:	d09c      	beq.n	800ddbe <_printf_float+0xae>
 800de84:	232d      	movs	r3, #45	; 0x2d
 800de86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de8a:	e798      	b.n	800ddbe <_printf_float+0xae>
 800de8c:	9a06      	ldr	r2, [sp, #24]
 800de8e:	2a47      	cmp	r2, #71	; 0x47
 800de90:	d1be      	bne.n	800de10 <_printf_float+0x100>
 800de92:	2b00      	cmp	r3, #0
 800de94:	d1bc      	bne.n	800de10 <_printf_float+0x100>
 800de96:	2301      	movs	r3, #1
 800de98:	e7b9      	b.n	800de0e <_printf_float+0xfe>
 800de9a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800de9e:	d118      	bne.n	800ded2 <_printf_float+0x1c2>
 800dea0:	2900      	cmp	r1, #0
 800dea2:	6863      	ldr	r3, [r4, #4]
 800dea4:	dd0b      	ble.n	800debe <_printf_float+0x1ae>
 800dea6:	6121      	str	r1, [r4, #16]
 800dea8:	b913      	cbnz	r3, 800deb0 <_printf_float+0x1a0>
 800deaa:	6822      	ldr	r2, [r4, #0]
 800deac:	07d0      	lsls	r0, r2, #31
 800deae:	d502      	bpl.n	800deb6 <_printf_float+0x1a6>
 800deb0:	3301      	adds	r3, #1
 800deb2:	440b      	add	r3, r1
 800deb4:	6123      	str	r3, [r4, #16]
 800deb6:	65a1      	str	r1, [r4, #88]	; 0x58
 800deb8:	f04f 0900 	mov.w	r9, #0
 800debc:	e7de      	b.n	800de7c <_printf_float+0x16c>
 800debe:	b913      	cbnz	r3, 800dec6 <_printf_float+0x1b6>
 800dec0:	6822      	ldr	r2, [r4, #0]
 800dec2:	07d2      	lsls	r2, r2, #31
 800dec4:	d501      	bpl.n	800deca <_printf_float+0x1ba>
 800dec6:	3302      	adds	r3, #2
 800dec8:	e7f4      	b.n	800deb4 <_printf_float+0x1a4>
 800deca:	2301      	movs	r3, #1
 800decc:	e7f2      	b.n	800deb4 <_printf_float+0x1a4>
 800dece:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ded2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ded4:	4299      	cmp	r1, r3
 800ded6:	db05      	blt.n	800dee4 <_printf_float+0x1d4>
 800ded8:	6823      	ldr	r3, [r4, #0]
 800deda:	6121      	str	r1, [r4, #16]
 800dedc:	07d8      	lsls	r0, r3, #31
 800dede:	d5ea      	bpl.n	800deb6 <_printf_float+0x1a6>
 800dee0:	1c4b      	adds	r3, r1, #1
 800dee2:	e7e7      	b.n	800deb4 <_printf_float+0x1a4>
 800dee4:	2900      	cmp	r1, #0
 800dee6:	bfd4      	ite	le
 800dee8:	f1c1 0202 	rsble	r2, r1, #2
 800deec:	2201      	movgt	r2, #1
 800deee:	4413      	add	r3, r2
 800def0:	e7e0      	b.n	800deb4 <_printf_float+0x1a4>
 800def2:	6823      	ldr	r3, [r4, #0]
 800def4:	055a      	lsls	r2, r3, #21
 800def6:	d407      	bmi.n	800df08 <_printf_float+0x1f8>
 800def8:	6923      	ldr	r3, [r4, #16]
 800defa:	4642      	mov	r2, r8
 800defc:	4631      	mov	r1, r6
 800defe:	4628      	mov	r0, r5
 800df00:	47b8      	blx	r7
 800df02:	3001      	adds	r0, #1
 800df04:	d12c      	bne.n	800df60 <_printf_float+0x250>
 800df06:	e764      	b.n	800ddd2 <_printf_float+0xc2>
 800df08:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800df0c:	f240 80e0 	bls.w	800e0d0 <_printf_float+0x3c0>
 800df10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800df14:	2200      	movs	r2, #0
 800df16:	2300      	movs	r3, #0
 800df18:	f7f2 fdfe 	bl	8000b18 <__aeabi_dcmpeq>
 800df1c:	2800      	cmp	r0, #0
 800df1e:	d034      	beq.n	800df8a <_printf_float+0x27a>
 800df20:	4a37      	ldr	r2, [pc, #220]	; (800e000 <_printf_float+0x2f0>)
 800df22:	2301      	movs	r3, #1
 800df24:	4631      	mov	r1, r6
 800df26:	4628      	mov	r0, r5
 800df28:	47b8      	blx	r7
 800df2a:	3001      	adds	r0, #1
 800df2c:	f43f af51 	beq.w	800ddd2 <_printf_float+0xc2>
 800df30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df34:	429a      	cmp	r2, r3
 800df36:	db02      	blt.n	800df3e <_printf_float+0x22e>
 800df38:	6823      	ldr	r3, [r4, #0]
 800df3a:	07d8      	lsls	r0, r3, #31
 800df3c:	d510      	bpl.n	800df60 <_printf_float+0x250>
 800df3e:	ee18 3a10 	vmov	r3, s16
 800df42:	4652      	mov	r2, sl
 800df44:	4631      	mov	r1, r6
 800df46:	4628      	mov	r0, r5
 800df48:	47b8      	blx	r7
 800df4a:	3001      	adds	r0, #1
 800df4c:	f43f af41 	beq.w	800ddd2 <_printf_float+0xc2>
 800df50:	f04f 0800 	mov.w	r8, #0
 800df54:	f104 091a 	add.w	r9, r4, #26
 800df58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df5a:	3b01      	subs	r3, #1
 800df5c:	4543      	cmp	r3, r8
 800df5e:	dc09      	bgt.n	800df74 <_printf_float+0x264>
 800df60:	6823      	ldr	r3, [r4, #0]
 800df62:	079b      	lsls	r3, r3, #30
 800df64:	f100 8105 	bmi.w	800e172 <_printf_float+0x462>
 800df68:	68e0      	ldr	r0, [r4, #12]
 800df6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df6c:	4298      	cmp	r0, r3
 800df6e:	bfb8      	it	lt
 800df70:	4618      	movlt	r0, r3
 800df72:	e730      	b.n	800ddd6 <_printf_float+0xc6>
 800df74:	2301      	movs	r3, #1
 800df76:	464a      	mov	r2, r9
 800df78:	4631      	mov	r1, r6
 800df7a:	4628      	mov	r0, r5
 800df7c:	47b8      	blx	r7
 800df7e:	3001      	adds	r0, #1
 800df80:	f43f af27 	beq.w	800ddd2 <_printf_float+0xc2>
 800df84:	f108 0801 	add.w	r8, r8, #1
 800df88:	e7e6      	b.n	800df58 <_printf_float+0x248>
 800df8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	dc39      	bgt.n	800e004 <_printf_float+0x2f4>
 800df90:	4a1b      	ldr	r2, [pc, #108]	; (800e000 <_printf_float+0x2f0>)
 800df92:	2301      	movs	r3, #1
 800df94:	4631      	mov	r1, r6
 800df96:	4628      	mov	r0, r5
 800df98:	47b8      	blx	r7
 800df9a:	3001      	adds	r0, #1
 800df9c:	f43f af19 	beq.w	800ddd2 <_printf_float+0xc2>
 800dfa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dfa4:	4313      	orrs	r3, r2
 800dfa6:	d102      	bne.n	800dfae <_printf_float+0x29e>
 800dfa8:	6823      	ldr	r3, [r4, #0]
 800dfaa:	07d9      	lsls	r1, r3, #31
 800dfac:	d5d8      	bpl.n	800df60 <_printf_float+0x250>
 800dfae:	ee18 3a10 	vmov	r3, s16
 800dfb2:	4652      	mov	r2, sl
 800dfb4:	4631      	mov	r1, r6
 800dfb6:	4628      	mov	r0, r5
 800dfb8:	47b8      	blx	r7
 800dfba:	3001      	adds	r0, #1
 800dfbc:	f43f af09 	beq.w	800ddd2 <_printf_float+0xc2>
 800dfc0:	f04f 0900 	mov.w	r9, #0
 800dfc4:	f104 0a1a 	add.w	sl, r4, #26
 800dfc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfca:	425b      	negs	r3, r3
 800dfcc:	454b      	cmp	r3, r9
 800dfce:	dc01      	bgt.n	800dfd4 <_printf_float+0x2c4>
 800dfd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfd2:	e792      	b.n	800defa <_printf_float+0x1ea>
 800dfd4:	2301      	movs	r3, #1
 800dfd6:	4652      	mov	r2, sl
 800dfd8:	4631      	mov	r1, r6
 800dfda:	4628      	mov	r0, r5
 800dfdc:	47b8      	blx	r7
 800dfde:	3001      	adds	r0, #1
 800dfe0:	f43f aef7 	beq.w	800ddd2 <_printf_float+0xc2>
 800dfe4:	f109 0901 	add.w	r9, r9, #1
 800dfe8:	e7ee      	b.n	800dfc8 <_printf_float+0x2b8>
 800dfea:	bf00      	nop
 800dfec:	7fefffff 	.word	0x7fefffff
 800dff0:	080137ac 	.word	0x080137ac
 800dff4:	080137b0 	.word	0x080137b0
 800dff8:	080137b8 	.word	0x080137b8
 800dffc:	080137b4 	.word	0x080137b4
 800e000:	080137bc 	.word	0x080137bc
 800e004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e006:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e008:	429a      	cmp	r2, r3
 800e00a:	bfa8      	it	ge
 800e00c:	461a      	movge	r2, r3
 800e00e:	2a00      	cmp	r2, #0
 800e010:	4691      	mov	r9, r2
 800e012:	dc37      	bgt.n	800e084 <_printf_float+0x374>
 800e014:	f04f 0b00 	mov.w	fp, #0
 800e018:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e01c:	f104 021a 	add.w	r2, r4, #26
 800e020:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e022:	9305      	str	r3, [sp, #20]
 800e024:	eba3 0309 	sub.w	r3, r3, r9
 800e028:	455b      	cmp	r3, fp
 800e02a:	dc33      	bgt.n	800e094 <_printf_float+0x384>
 800e02c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e030:	429a      	cmp	r2, r3
 800e032:	db3b      	blt.n	800e0ac <_printf_float+0x39c>
 800e034:	6823      	ldr	r3, [r4, #0]
 800e036:	07da      	lsls	r2, r3, #31
 800e038:	d438      	bmi.n	800e0ac <_printf_float+0x39c>
 800e03a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e03c:	9b05      	ldr	r3, [sp, #20]
 800e03e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e040:	1ad3      	subs	r3, r2, r3
 800e042:	eba2 0901 	sub.w	r9, r2, r1
 800e046:	4599      	cmp	r9, r3
 800e048:	bfa8      	it	ge
 800e04a:	4699      	movge	r9, r3
 800e04c:	f1b9 0f00 	cmp.w	r9, #0
 800e050:	dc35      	bgt.n	800e0be <_printf_float+0x3ae>
 800e052:	f04f 0800 	mov.w	r8, #0
 800e056:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e05a:	f104 0a1a 	add.w	sl, r4, #26
 800e05e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e062:	1a9b      	subs	r3, r3, r2
 800e064:	eba3 0309 	sub.w	r3, r3, r9
 800e068:	4543      	cmp	r3, r8
 800e06a:	f77f af79 	ble.w	800df60 <_printf_float+0x250>
 800e06e:	2301      	movs	r3, #1
 800e070:	4652      	mov	r2, sl
 800e072:	4631      	mov	r1, r6
 800e074:	4628      	mov	r0, r5
 800e076:	47b8      	blx	r7
 800e078:	3001      	adds	r0, #1
 800e07a:	f43f aeaa 	beq.w	800ddd2 <_printf_float+0xc2>
 800e07e:	f108 0801 	add.w	r8, r8, #1
 800e082:	e7ec      	b.n	800e05e <_printf_float+0x34e>
 800e084:	4613      	mov	r3, r2
 800e086:	4631      	mov	r1, r6
 800e088:	4642      	mov	r2, r8
 800e08a:	4628      	mov	r0, r5
 800e08c:	47b8      	blx	r7
 800e08e:	3001      	adds	r0, #1
 800e090:	d1c0      	bne.n	800e014 <_printf_float+0x304>
 800e092:	e69e      	b.n	800ddd2 <_printf_float+0xc2>
 800e094:	2301      	movs	r3, #1
 800e096:	4631      	mov	r1, r6
 800e098:	4628      	mov	r0, r5
 800e09a:	9205      	str	r2, [sp, #20]
 800e09c:	47b8      	blx	r7
 800e09e:	3001      	adds	r0, #1
 800e0a0:	f43f ae97 	beq.w	800ddd2 <_printf_float+0xc2>
 800e0a4:	9a05      	ldr	r2, [sp, #20]
 800e0a6:	f10b 0b01 	add.w	fp, fp, #1
 800e0aa:	e7b9      	b.n	800e020 <_printf_float+0x310>
 800e0ac:	ee18 3a10 	vmov	r3, s16
 800e0b0:	4652      	mov	r2, sl
 800e0b2:	4631      	mov	r1, r6
 800e0b4:	4628      	mov	r0, r5
 800e0b6:	47b8      	blx	r7
 800e0b8:	3001      	adds	r0, #1
 800e0ba:	d1be      	bne.n	800e03a <_printf_float+0x32a>
 800e0bc:	e689      	b.n	800ddd2 <_printf_float+0xc2>
 800e0be:	9a05      	ldr	r2, [sp, #20]
 800e0c0:	464b      	mov	r3, r9
 800e0c2:	4442      	add	r2, r8
 800e0c4:	4631      	mov	r1, r6
 800e0c6:	4628      	mov	r0, r5
 800e0c8:	47b8      	blx	r7
 800e0ca:	3001      	adds	r0, #1
 800e0cc:	d1c1      	bne.n	800e052 <_printf_float+0x342>
 800e0ce:	e680      	b.n	800ddd2 <_printf_float+0xc2>
 800e0d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0d2:	2a01      	cmp	r2, #1
 800e0d4:	dc01      	bgt.n	800e0da <_printf_float+0x3ca>
 800e0d6:	07db      	lsls	r3, r3, #31
 800e0d8:	d538      	bpl.n	800e14c <_printf_float+0x43c>
 800e0da:	2301      	movs	r3, #1
 800e0dc:	4642      	mov	r2, r8
 800e0de:	4631      	mov	r1, r6
 800e0e0:	4628      	mov	r0, r5
 800e0e2:	47b8      	blx	r7
 800e0e4:	3001      	adds	r0, #1
 800e0e6:	f43f ae74 	beq.w	800ddd2 <_printf_float+0xc2>
 800e0ea:	ee18 3a10 	vmov	r3, s16
 800e0ee:	4652      	mov	r2, sl
 800e0f0:	4631      	mov	r1, r6
 800e0f2:	4628      	mov	r0, r5
 800e0f4:	47b8      	blx	r7
 800e0f6:	3001      	adds	r0, #1
 800e0f8:	f43f ae6b 	beq.w	800ddd2 <_printf_float+0xc2>
 800e0fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e100:	2200      	movs	r2, #0
 800e102:	2300      	movs	r3, #0
 800e104:	f7f2 fd08 	bl	8000b18 <__aeabi_dcmpeq>
 800e108:	b9d8      	cbnz	r0, 800e142 <_printf_float+0x432>
 800e10a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e10c:	f108 0201 	add.w	r2, r8, #1
 800e110:	3b01      	subs	r3, #1
 800e112:	4631      	mov	r1, r6
 800e114:	4628      	mov	r0, r5
 800e116:	47b8      	blx	r7
 800e118:	3001      	adds	r0, #1
 800e11a:	d10e      	bne.n	800e13a <_printf_float+0x42a>
 800e11c:	e659      	b.n	800ddd2 <_printf_float+0xc2>
 800e11e:	2301      	movs	r3, #1
 800e120:	4652      	mov	r2, sl
 800e122:	4631      	mov	r1, r6
 800e124:	4628      	mov	r0, r5
 800e126:	47b8      	blx	r7
 800e128:	3001      	adds	r0, #1
 800e12a:	f43f ae52 	beq.w	800ddd2 <_printf_float+0xc2>
 800e12e:	f108 0801 	add.w	r8, r8, #1
 800e132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e134:	3b01      	subs	r3, #1
 800e136:	4543      	cmp	r3, r8
 800e138:	dcf1      	bgt.n	800e11e <_printf_float+0x40e>
 800e13a:	464b      	mov	r3, r9
 800e13c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e140:	e6dc      	b.n	800defc <_printf_float+0x1ec>
 800e142:	f04f 0800 	mov.w	r8, #0
 800e146:	f104 0a1a 	add.w	sl, r4, #26
 800e14a:	e7f2      	b.n	800e132 <_printf_float+0x422>
 800e14c:	2301      	movs	r3, #1
 800e14e:	4642      	mov	r2, r8
 800e150:	e7df      	b.n	800e112 <_printf_float+0x402>
 800e152:	2301      	movs	r3, #1
 800e154:	464a      	mov	r2, r9
 800e156:	4631      	mov	r1, r6
 800e158:	4628      	mov	r0, r5
 800e15a:	47b8      	blx	r7
 800e15c:	3001      	adds	r0, #1
 800e15e:	f43f ae38 	beq.w	800ddd2 <_printf_float+0xc2>
 800e162:	f108 0801 	add.w	r8, r8, #1
 800e166:	68e3      	ldr	r3, [r4, #12]
 800e168:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e16a:	1a5b      	subs	r3, r3, r1
 800e16c:	4543      	cmp	r3, r8
 800e16e:	dcf0      	bgt.n	800e152 <_printf_float+0x442>
 800e170:	e6fa      	b.n	800df68 <_printf_float+0x258>
 800e172:	f04f 0800 	mov.w	r8, #0
 800e176:	f104 0919 	add.w	r9, r4, #25
 800e17a:	e7f4      	b.n	800e166 <_printf_float+0x456>

0800e17c <_printf_common>:
 800e17c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e180:	4616      	mov	r6, r2
 800e182:	4699      	mov	r9, r3
 800e184:	688a      	ldr	r2, [r1, #8]
 800e186:	690b      	ldr	r3, [r1, #16]
 800e188:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e18c:	4293      	cmp	r3, r2
 800e18e:	bfb8      	it	lt
 800e190:	4613      	movlt	r3, r2
 800e192:	6033      	str	r3, [r6, #0]
 800e194:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e198:	4607      	mov	r7, r0
 800e19a:	460c      	mov	r4, r1
 800e19c:	b10a      	cbz	r2, 800e1a2 <_printf_common+0x26>
 800e19e:	3301      	adds	r3, #1
 800e1a0:	6033      	str	r3, [r6, #0]
 800e1a2:	6823      	ldr	r3, [r4, #0]
 800e1a4:	0699      	lsls	r1, r3, #26
 800e1a6:	bf42      	ittt	mi
 800e1a8:	6833      	ldrmi	r3, [r6, #0]
 800e1aa:	3302      	addmi	r3, #2
 800e1ac:	6033      	strmi	r3, [r6, #0]
 800e1ae:	6825      	ldr	r5, [r4, #0]
 800e1b0:	f015 0506 	ands.w	r5, r5, #6
 800e1b4:	d106      	bne.n	800e1c4 <_printf_common+0x48>
 800e1b6:	f104 0a19 	add.w	sl, r4, #25
 800e1ba:	68e3      	ldr	r3, [r4, #12]
 800e1bc:	6832      	ldr	r2, [r6, #0]
 800e1be:	1a9b      	subs	r3, r3, r2
 800e1c0:	42ab      	cmp	r3, r5
 800e1c2:	dc26      	bgt.n	800e212 <_printf_common+0x96>
 800e1c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e1c8:	1e13      	subs	r3, r2, #0
 800e1ca:	6822      	ldr	r2, [r4, #0]
 800e1cc:	bf18      	it	ne
 800e1ce:	2301      	movne	r3, #1
 800e1d0:	0692      	lsls	r2, r2, #26
 800e1d2:	d42b      	bmi.n	800e22c <_printf_common+0xb0>
 800e1d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e1d8:	4649      	mov	r1, r9
 800e1da:	4638      	mov	r0, r7
 800e1dc:	47c0      	blx	r8
 800e1de:	3001      	adds	r0, #1
 800e1e0:	d01e      	beq.n	800e220 <_printf_common+0xa4>
 800e1e2:	6823      	ldr	r3, [r4, #0]
 800e1e4:	68e5      	ldr	r5, [r4, #12]
 800e1e6:	6832      	ldr	r2, [r6, #0]
 800e1e8:	f003 0306 	and.w	r3, r3, #6
 800e1ec:	2b04      	cmp	r3, #4
 800e1ee:	bf08      	it	eq
 800e1f0:	1aad      	subeq	r5, r5, r2
 800e1f2:	68a3      	ldr	r3, [r4, #8]
 800e1f4:	6922      	ldr	r2, [r4, #16]
 800e1f6:	bf0c      	ite	eq
 800e1f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e1fc:	2500      	movne	r5, #0
 800e1fe:	4293      	cmp	r3, r2
 800e200:	bfc4      	itt	gt
 800e202:	1a9b      	subgt	r3, r3, r2
 800e204:	18ed      	addgt	r5, r5, r3
 800e206:	2600      	movs	r6, #0
 800e208:	341a      	adds	r4, #26
 800e20a:	42b5      	cmp	r5, r6
 800e20c:	d11a      	bne.n	800e244 <_printf_common+0xc8>
 800e20e:	2000      	movs	r0, #0
 800e210:	e008      	b.n	800e224 <_printf_common+0xa8>
 800e212:	2301      	movs	r3, #1
 800e214:	4652      	mov	r2, sl
 800e216:	4649      	mov	r1, r9
 800e218:	4638      	mov	r0, r7
 800e21a:	47c0      	blx	r8
 800e21c:	3001      	adds	r0, #1
 800e21e:	d103      	bne.n	800e228 <_printf_common+0xac>
 800e220:	f04f 30ff 	mov.w	r0, #4294967295
 800e224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e228:	3501      	adds	r5, #1
 800e22a:	e7c6      	b.n	800e1ba <_printf_common+0x3e>
 800e22c:	18e1      	adds	r1, r4, r3
 800e22e:	1c5a      	adds	r2, r3, #1
 800e230:	2030      	movs	r0, #48	; 0x30
 800e232:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e236:	4422      	add	r2, r4
 800e238:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e23c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e240:	3302      	adds	r3, #2
 800e242:	e7c7      	b.n	800e1d4 <_printf_common+0x58>
 800e244:	2301      	movs	r3, #1
 800e246:	4622      	mov	r2, r4
 800e248:	4649      	mov	r1, r9
 800e24a:	4638      	mov	r0, r7
 800e24c:	47c0      	blx	r8
 800e24e:	3001      	adds	r0, #1
 800e250:	d0e6      	beq.n	800e220 <_printf_common+0xa4>
 800e252:	3601      	adds	r6, #1
 800e254:	e7d9      	b.n	800e20a <_printf_common+0x8e>
	...

0800e258 <_printf_i>:
 800e258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e25c:	460c      	mov	r4, r1
 800e25e:	4691      	mov	r9, r2
 800e260:	7e27      	ldrb	r7, [r4, #24]
 800e262:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e264:	2f78      	cmp	r7, #120	; 0x78
 800e266:	4680      	mov	r8, r0
 800e268:	469a      	mov	sl, r3
 800e26a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e26e:	d807      	bhi.n	800e280 <_printf_i+0x28>
 800e270:	2f62      	cmp	r7, #98	; 0x62
 800e272:	d80a      	bhi.n	800e28a <_printf_i+0x32>
 800e274:	2f00      	cmp	r7, #0
 800e276:	f000 80d8 	beq.w	800e42a <_printf_i+0x1d2>
 800e27a:	2f58      	cmp	r7, #88	; 0x58
 800e27c:	f000 80a3 	beq.w	800e3c6 <_printf_i+0x16e>
 800e280:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e284:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e288:	e03a      	b.n	800e300 <_printf_i+0xa8>
 800e28a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e28e:	2b15      	cmp	r3, #21
 800e290:	d8f6      	bhi.n	800e280 <_printf_i+0x28>
 800e292:	a001      	add	r0, pc, #4	; (adr r0, 800e298 <_printf_i+0x40>)
 800e294:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e298:	0800e2f1 	.word	0x0800e2f1
 800e29c:	0800e305 	.word	0x0800e305
 800e2a0:	0800e281 	.word	0x0800e281
 800e2a4:	0800e281 	.word	0x0800e281
 800e2a8:	0800e281 	.word	0x0800e281
 800e2ac:	0800e281 	.word	0x0800e281
 800e2b0:	0800e305 	.word	0x0800e305
 800e2b4:	0800e281 	.word	0x0800e281
 800e2b8:	0800e281 	.word	0x0800e281
 800e2bc:	0800e281 	.word	0x0800e281
 800e2c0:	0800e281 	.word	0x0800e281
 800e2c4:	0800e411 	.word	0x0800e411
 800e2c8:	0800e335 	.word	0x0800e335
 800e2cc:	0800e3f3 	.word	0x0800e3f3
 800e2d0:	0800e281 	.word	0x0800e281
 800e2d4:	0800e281 	.word	0x0800e281
 800e2d8:	0800e433 	.word	0x0800e433
 800e2dc:	0800e281 	.word	0x0800e281
 800e2e0:	0800e335 	.word	0x0800e335
 800e2e4:	0800e281 	.word	0x0800e281
 800e2e8:	0800e281 	.word	0x0800e281
 800e2ec:	0800e3fb 	.word	0x0800e3fb
 800e2f0:	680b      	ldr	r3, [r1, #0]
 800e2f2:	1d1a      	adds	r2, r3, #4
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	600a      	str	r2, [r1, #0]
 800e2f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e2fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e300:	2301      	movs	r3, #1
 800e302:	e0a3      	b.n	800e44c <_printf_i+0x1f4>
 800e304:	6825      	ldr	r5, [r4, #0]
 800e306:	6808      	ldr	r0, [r1, #0]
 800e308:	062e      	lsls	r6, r5, #24
 800e30a:	f100 0304 	add.w	r3, r0, #4
 800e30e:	d50a      	bpl.n	800e326 <_printf_i+0xce>
 800e310:	6805      	ldr	r5, [r0, #0]
 800e312:	600b      	str	r3, [r1, #0]
 800e314:	2d00      	cmp	r5, #0
 800e316:	da03      	bge.n	800e320 <_printf_i+0xc8>
 800e318:	232d      	movs	r3, #45	; 0x2d
 800e31a:	426d      	negs	r5, r5
 800e31c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e320:	485e      	ldr	r0, [pc, #376]	; (800e49c <_printf_i+0x244>)
 800e322:	230a      	movs	r3, #10
 800e324:	e019      	b.n	800e35a <_printf_i+0x102>
 800e326:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e32a:	6805      	ldr	r5, [r0, #0]
 800e32c:	600b      	str	r3, [r1, #0]
 800e32e:	bf18      	it	ne
 800e330:	b22d      	sxthne	r5, r5
 800e332:	e7ef      	b.n	800e314 <_printf_i+0xbc>
 800e334:	680b      	ldr	r3, [r1, #0]
 800e336:	6825      	ldr	r5, [r4, #0]
 800e338:	1d18      	adds	r0, r3, #4
 800e33a:	6008      	str	r0, [r1, #0]
 800e33c:	0628      	lsls	r0, r5, #24
 800e33e:	d501      	bpl.n	800e344 <_printf_i+0xec>
 800e340:	681d      	ldr	r5, [r3, #0]
 800e342:	e002      	b.n	800e34a <_printf_i+0xf2>
 800e344:	0669      	lsls	r1, r5, #25
 800e346:	d5fb      	bpl.n	800e340 <_printf_i+0xe8>
 800e348:	881d      	ldrh	r5, [r3, #0]
 800e34a:	4854      	ldr	r0, [pc, #336]	; (800e49c <_printf_i+0x244>)
 800e34c:	2f6f      	cmp	r7, #111	; 0x6f
 800e34e:	bf0c      	ite	eq
 800e350:	2308      	moveq	r3, #8
 800e352:	230a      	movne	r3, #10
 800e354:	2100      	movs	r1, #0
 800e356:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e35a:	6866      	ldr	r6, [r4, #4]
 800e35c:	60a6      	str	r6, [r4, #8]
 800e35e:	2e00      	cmp	r6, #0
 800e360:	bfa2      	ittt	ge
 800e362:	6821      	ldrge	r1, [r4, #0]
 800e364:	f021 0104 	bicge.w	r1, r1, #4
 800e368:	6021      	strge	r1, [r4, #0]
 800e36a:	b90d      	cbnz	r5, 800e370 <_printf_i+0x118>
 800e36c:	2e00      	cmp	r6, #0
 800e36e:	d04d      	beq.n	800e40c <_printf_i+0x1b4>
 800e370:	4616      	mov	r6, r2
 800e372:	fbb5 f1f3 	udiv	r1, r5, r3
 800e376:	fb03 5711 	mls	r7, r3, r1, r5
 800e37a:	5dc7      	ldrb	r7, [r0, r7]
 800e37c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e380:	462f      	mov	r7, r5
 800e382:	42bb      	cmp	r3, r7
 800e384:	460d      	mov	r5, r1
 800e386:	d9f4      	bls.n	800e372 <_printf_i+0x11a>
 800e388:	2b08      	cmp	r3, #8
 800e38a:	d10b      	bne.n	800e3a4 <_printf_i+0x14c>
 800e38c:	6823      	ldr	r3, [r4, #0]
 800e38e:	07df      	lsls	r7, r3, #31
 800e390:	d508      	bpl.n	800e3a4 <_printf_i+0x14c>
 800e392:	6923      	ldr	r3, [r4, #16]
 800e394:	6861      	ldr	r1, [r4, #4]
 800e396:	4299      	cmp	r1, r3
 800e398:	bfde      	ittt	le
 800e39a:	2330      	movle	r3, #48	; 0x30
 800e39c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e3a0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e3a4:	1b92      	subs	r2, r2, r6
 800e3a6:	6122      	str	r2, [r4, #16]
 800e3a8:	f8cd a000 	str.w	sl, [sp]
 800e3ac:	464b      	mov	r3, r9
 800e3ae:	aa03      	add	r2, sp, #12
 800e3b0:	4621      	mov	r1, r4
 800e3b2:	4640      	mov	r0, r8
 800e3b4:	f7ff fee2 	bl	800e17c <_printf_common>
 800e3b8:	3001      	adds	r0, #1
 800e3ba:	d14c      	bne.n	800e456 <_printf_i+0x1fe>
 800e3bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e3c0:	b004      	add	sp, #16
 800e3c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3c6:	4835      	ldr	r0, [pc, #212]	; (800e49c <_printf_i+0x244>)
 800e3c8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e3cc:	6823      	ldr	r3, [r4, #0]
 800e3ce:	680e      	ldr	r6, [r1, #0]
 800e3d0:	061f      	lsls	r7, r3, #24
 800e3d2:	f856 5b04 	ldr.w	r5, [r6], #4
 800e3d6:	600e      	str	r6, [r1, #0]
 800e3d8:	d514      	bpl.n	800e404 <_printf_i+0x1ac>
 800e3da:	07d9      	lsls	r1, r3, #31
 800e3dc:	bf44      	itt	mi
 800e3de:	f043 0320 	orrmi.w	r3, r3, #32
 800e3e2:	6023      	strmi	r3, [r4, #0]
 800e3e4:	b91d      	cbnz	r5, 800e3ee <_printf_i+0x196>
 800e3e6:	6823      	ldr	r3, [r4, #0]
 800e3e8:	f023 0320 	bic.w	r3, r3, #32
 800e3ec:	6023      	str	r3, [r4, #0]
 800e3ee:	2310      	movs	r3, #16
 800e3f0:	e7b0      	b.n	800e354 <_printf_i+0xfc>
 800e3f2:	6823      	ldr	r3, [r4, #0]
 800e3f4:	f043 0320 	orr.w	r3, r3, #32
 800e3f8:	6023      	str	r3, [r4, #0]
 800e3fa:	2378      	movs	r3, #120	; 0x78
 800e3fc:	4828      	ldr	r0, [pc, #160]	; (800e4a0 <_printf_i+0x248>)
 800e3fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e402:	e7e3      	b.n	800e3cc <_printf_i+0x174>
 800e404:	065e      	lsls	r6, r3, #25
 800e406:	bf48      	it	mi
 800e408:	b2ad      	uxthmi	r5, r5
 800e40a:	e7e6      	b.n	800e3da <_printf_i+0x182>
 800e40c:	4616      	mov	r6, r2
 800e40e:	e7bb      	b.n	800e388 <_printf_i+0x130>
 800e410:	680b      	ldr	r3, [r1, #0]
 800e412:	6826      	ldr	r6, [r4, #0]
 800e414:	6960      	ldr	r0, [r4, #20]
 800e416:	1d1d      	adds	r5, r3, #4
 800e418:	600d      	str	r5, [r1, #0]
 800e41a:	0635      	lsls	r5, r6, #24
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	d501      	bpl.n	800e424 <_printf_i+0x1cc>
 800e420:	6018      	str	r0, [r3, #0]
 800e422:	e002      	b.n	800e42a <_printf_i+0x1d2>
 800e424:	0671      	lsls	r1, r6, #25
 800e426:	d5fb      	bpl.n	800e420 <_printf_i+0x1c8>
 800e428:	8018      	strh	r0, [r3, #0]
 800e42a:	2300      	movs	r3, #0
 800e42c:	6123      	str	r3, [r4, #16]
 800e42e:	4616      	mov	r6, r2
 800e430:	e7ba      	b.n	800e3a8 <_printf_i+0x150>
 800e432:	680b      	ldr	r3, [r1, #0]
 800e434:	1d1a      	adds	r2, r3, #4
 800e436:	600a      	str	r2, [r1, #0]
 800e438:	681e      	ldr	r6, [r3, #0]
 800e43a:	6862      	ldr	r2, [r4, #4]
 800e43c:	2100      	movs	r1, #0
 800e43e:	4630      	mov	r0, r6
 800e440:	f7f1 fef6 	bl	8000230 <memchr>
 800e444:	b108      	cbz	r0, 800e44a <_printf_i+0x1f2>
 800e446:	1b80      	subs	r0, r0, r6
 800e448:	6060      	str	r0, [r4, #4]
 800e44a:	6863      	ldr	r3, [r4, #4]
 800e44c:	6123      	str	r3, [r4, #16]
 800e44e:	2300      	movs	r3, #0
 800e450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e454:	e7a8      	b.n	800e3a8 <_printf_i+0x150>
 800e456:	6923      	ldr	r3, [r4, #16]
 800e458:	4632      	mov	r2, r6
 800e45a:	4649      	mov	r1, r9
 800e45c:	4640      	mov	r0, r8
 800e45e:	47d0      	blx	sl
 800e460:	3001      	adds	r0, #1
 800e462:	d0ab      	beq.n	800e3bc <_printf_i+0x164>
 800e464:	6823      	ldr	r3, [r4, #0]
 800e466:	079b      	lsls	r3, r3, #30
 800e468:	d413      	bmi.n	800e492 <_printf_i+0x23a>
 800e46a:	68e0      	ldr	r0, [r4, #12]
 800e46c:	9b03      	ldr	r3, [sp, #12]
 800e46e:	4298      	cmp	r0, r3
 800e470:	bfb8      	it	lt
 800e472:	4618      	movlt	r0, r3
 800e474:	e7a4      	b.n	800e3c0 <_printf_i+0x168>
 800e476:	2301      	movs	r3, #1
 800e478:	4632      	mov	r2, r6
 800e47a:	4649      	mov	r1, r9
 800e47c:	4640      	mov	r0, r8
 800e47e:	47d0      	blx	sl
 800e480:	3001      	adds	r0, #1
 800e482:	d09b      	beq.n	800e3bc <_printf_i+0x164>
 800e484:	3501      	adds	r5, #1
 800e486:	68e3      	ldr	r3, [r4, #12]
 800e488:	9903      	ldr	r1, [sp, #12]
 800e48a:	1a5b      	subs	r3, r3, r1
 800e48c:	42ab      	cmp	r3, r5
 800e48e:	dcf2      	bgt.n	800e476 <_printf_i+0x21e>
 800e490:	e7eb      	b.n	800e46a <_printf_i+0x212>
 800e492:	2500      	movs	r5, #0
 800e494:	f104 0619 	add.w	r6, r4, #25
 800e498:	e7f5      	b.n	800e486 <_printf_i+0x22e>
 800e49a:	bf00      	nop
 800e49c:	080137be 	.word	0x080137be
 800e4a0:	080137cf 	.word	0x080137cf

0800e4a4 <iprintf>:
 800e4a4:	b40f      	push	{r0, r1, r2, r3}
 800e4a6:	4b0a      	ldr	r3, [pc, #40]	; (800e4d0 <iprintf+0x2c>)
 800e4a8:	b513      	push	{r0, r1, r4, lr}
 800e4aa:	681c      	ldr	r4, [r3, #0]
 800e4ac:	b124      	cbz	r4, 800e4b8 <iprintf+0x14>
 800e4ae:	69a3      	ldr	r3, [r4, #24]
 800e4b0:	b913      	cbnz	r3, 800e4b8 <iprintf+0x14>
 800e4b2:	4620      	mov	r0, r4
 800e4b4:	f001 ff96 	bl	80103e4 <__sinit>
 800e4b8:	ab05      	add	r3, sp, #20
 800e4ba:	9a04      	ldr	r2, [sp, #16]
 800e4bc:	68a1      	ldr	r1, [r4, #8]
 800e4be:	9301      	str	r3, [sp, #4]
 800e4c0:	4620      	mov	r0, r4
 800e4c2:	f003 f9bf 	bl	8011844 <_vfiprintf_r>
 800e4c6:	b002      	add	sp, #8
 800e4c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4cc:	b004      	add	sp, #16
 800e4ce:	4770      	bx	lr
 800e4d0:	2000002c 	.word	0x2000002c

0800e4d4 <_puts_r>:
 800e4d4:	b570      	push	{r4, r5, r6, lr}
 800e4d6:	460e      	mov	r6, r1
 800e4d8:	4605      	mov	r5, r0
 800e4da:	b118      	cbz	r0, 800e4e4 <_puts_r+0x10>
 800e4dc:	6983      	ldr	r3, [r0, #24]
 800e4de:	b90b      	cbnz	r3, 800e4e4 <_puts_r+0x10>
 800e4e0:	f001 ff80 	bl	80103e4 <__sinit>
 800e4e4:	69ab      	ldr	r3, [r5, #24]
 800e4e6:	68ac      	ldr	r4, [r5, #8]
 800e4e8:	b913      	cbnz	r3, 800e4f0 <_puts_r+0x1c>
 800e4ea:	4628      	mov	r0, r5
 800e4ec:	f001 ff7a 	bl	80103e4 <__sinit>
 800e4f0:	4b2c      	ldr	r3, [pc, #176]	; (800e5a4 <_puts_r+0xd0>)
 800e4f2:	429c      	cmp	r4, r3
 800e4f4:	d120      	bne.n	800e538 <_puts_r+0x64>
 800e4f6:	686c      	ldr	r4, [r5, #4]
 800e4f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e4fa:	07db      	lsls	r3, r3, #31
 800e4fc:	d405      	bmi.n	800e50a <_puts_r+0x36>
 800e4fe:	89a3      	ldrh	r3, [r4, #12]
 800e500:	0598      	lsls	r0, r3, #22
 800e502:	d402      	bmi.n	800e50a <_puts_r+0x36>
 800e504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e506:	f002 fb7e 	bl	8010c06 <__retarget_lock_acquire_recursive>
 800e50a:	89a3      	ldrh	r3, [r4, #12]
 800e50c:	0719      	lsls	r1, r3, #28
 800e50e:	d51d      	bpl.n	800e54c <_puts_r+0x78>
 800e510:	6923      	ldr	r3, [r4, #16]
 800e512:	b1db      	cbz	r3, 800e54c <_puts_r+0x78>
 800e514:	3e01      	subs	r6, #1
 800e516:	68a3      	ldr	r3, [r4, #8]
 800e518:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e51c:	3b01      	subs	r3, #1
 800e51e:	60a3      	str	r3, [r4, #8]
 800e520:	bb39      	cbnz	r1, 800e572 <_puts_r+0x9e>
 800e522:	2b00      	cmp	r3, #0
 800e524:	da38      	bge.n	800e598 <_puts_r+0xc4>
 800e526:	4622      	mov	r2, r4
 800e528:	210a      	movs	r1, #10
 800e52a:	4628      	mov	r0, r5
 800e52c:	f000 ff08 	bl	800f340 <__swbuf_r>
 800e530:	3001      	adds	r0, #1
 800e532:	d011      	beq.n	800e558 <_puts_r+0x84>
 800e534:	250a      	movs	r5, #10
 800e536:	e011      	b.n	800e55c <_puts_r+0x88>
 800e538:	4b1b      	ldr	r3, [pc, #108]	; (800e5a8 <_puts_r+0xd4>)
 800e53a:	429c      	cmp	r4, r3
 800e53c:	d101      	bne.n	800e542 <_puts_r+0x6e>
 800e53e:	68ac      	ldr	r4, [r5, #8]
 800e540:	e7da      	b.n	800e4f8 <_puts_r+0x24>
 800e542:	4b1a      	ldr	r3, [pc, #104]	; (800e5ac <_puts_r+0xd8>)
 800e544:	429c      	cmp	r4, r3
 800e546:	bf08      	it	eq
 800e548:	68ec      	ldreq	r4, [r5, #12]
 800e54a:	e7d5      	b.n	800e4f8 <_puts_r+0x24>
 800e54c:	4621      	mov	r1, r4
 800e54e:	4628      	mov	r0, r5
 800e550:	f000 ff48 	bl	800f3e4 <__swsetup_r>
 800e554:	2800      	cmp	r0, #0
 800e556:	d0dd      	beq.n	800e514 <_puts_r+0x40>
 800e558:	f04f 35ff 	mov.w	r5, #4294967295
 800e55c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e55e:	07da      	lsls	r2, r3, #31
 800e560:	d405      	bmi.n	800e56e <_puts_r+0x9a>
 800e562:	89a3      	ldrh	r3, [r4, #12]
 800e564:	059b      	lsls	r3, r3, #22
 800e566:	d402      	bmi.n	800e56e <_puts_r+0x9a>
 800e568:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e56a:	f002 fb4d 	bl	8010c08 <__retarget_lock_release_recursive>
 800e56e:	4628      	mov	r0, r5
 800e570:	bd70      	pop	{r4, r5, r6, pc}
 800e572:	2b00      	cmp	r3, #0
 800e574:	da04      	bge.n	800e580 <_puts_r+0xac>
 800e576:	69a2      	ldr	r2, [r4, #24]
 800e578:	429a      	cmp	r2, r3
 800e57a:	dc06      	bgt.n	800e58a <_puts_r+0xb6>
 800e57c:	290a      	cmp	r1, #10
 800e57e:	d004      	beq.n	800e58a <_puts_r+0xb6>
 800e580:	6823      	ldr	r3, [r4, #0]
 800e582:	1c5a      	adds	r2, r3, #1
 800e584:	6022      	str	r2, [r4, #0]
 800e586:	7019      	strb	r1, [r3, #0]
 800e588:	e7c5      	b.n	800e516 <_puts_r+0x42>
 800e58a:	4622      	mov	r2, r4
 800e58c:	4628      	mov	r0, r5
 800e58e:	f000 fed7 	bl	800f340 <__swbuf_r>
 800e592:	3001      	adds	r0, #1
 800e594:	d1bf      	bne.n	800e516 <_puts_r+0x42>
 800e596:	e7df      	b.n	800e558 <_puts_r+0x84>
 800e598:	6823      	ldr	r3, [r4, #0]
 800e59a:	250a      	movs	r5, #10
 800e59c:	1c5a      	adds	r2, r3, #1
 800e59e:	6022      	str	r2, [r4, #0]
 800e5a0:	701d      	strb	r5, [r3, #0]
 800e5a2:	e7db      	b.n	800e55c <_puts_r+0x88>
 800e5a4:	080139e8 	.word	0x080139e8
 800e5a8:	08013a08 	.word	0x08013a08
 800e5ac:	080139c8 	.word	0x080139c8

0800e5b0 <puts>:
 800e5b0:	4b02      	ldr	r3, [pc, #8]	; (800e5bc <puts+0xc>)
 800e5b2:	4601      	mov	r1, r0
 800e5b4:	6818      	ldr	r0, [r3, #0]
 800e5b6:	f7ff bf8d 	b.w	800e4d4 <_puts_r>
 800e5ba:	bf00      	nop
 800e5bc:	2000002c 	.word	0x2000002c

0800e5c0 <sulp>:
 800e5c0:	b570      	push	{r4, r5, r6, lr}
 800e5c2:	4604      	mov	r4, r0
 800e5c4:	460d      	mov	r5, r1
 800e5c6:	ec45 4b10 	vmov	d0, r4, r5
 800e5ca:	4616      	mov	r6, r2
 800e5cc:	f002 ff08 	bl	80113e0 <__ulp>
 800e5d0:	ec51 0b10 	vmov	r0, r1, d0
 800e5d4:	b17e      	cbz	r6, 800e5f6 <sulp+0x36>
 800e5d6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e5da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	dd09      	ble.n	800e5f6 <sulp+0x36>
 800e5e2:	051b      	lsls	r3, r3, #20
 800e5e4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e5e8:	2400      	movs	r4, #0
 800e5ea:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e5ee:	4622      	mov	r2, r4
 800e5f0:	462b      	mov	r3, r5
 800e5f2:	f7f2 f829 	bl	8000648 <__aeabi_dmul>
 800e5f6:	bd70      	pop	{r4, r5, r6, pc}

0800e5f8 <_strtod_l>:
 800e5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5fc:	b0a3      	sub	sp, #140	; 0x8c
 800e5fe:	461f      	mov	r7, r3
 800e600:	2300      	movs	r3, #0
 800e602:	931e      	str	r3, [sp, #120]	; 0x78
 800e604:	4ba4      	ldr	r3, [pc, #656]	; (800e898 <_strtod_l+0x2a0>)
 800e606:	9219      	str	r2, [sp, #100]	; 0x64
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	9307      	str	r3, [sp, #28]
 800e60c:	4604      	mov	r4, r0
 800e60e:	4618      	mov	r0, r3
 800e610:	4688      	mov	r8, r1
 800e612:	f7f1 fe05 	bl	8000220 <strlen>
 800e616:	f04f 0a00 	mov.w	sl, #0
 800e61a:	4605      	mov	r5, r0
 800e61c:	f04f 0b00 	mov.w	fp, #0
 800e620:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e624:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e626:	781a      	ldrb	r2, [r3, #0]
 800e628:	2a2b      	cmp	r2, #43	; 0x2b
 800e62a:	d04c      	beq.n	800e6c6 <_strtod_l+0xce>
 800e62c:	d839      	bhi.n	800e6a2 <_strtod_l+0xaa>
 800e62e:	2a0d      	cmp	r2, #13
 800e630:	d832      	bhi.n	800e698 <_strtod_l+0xa0>
 800e632:	2a08      	cmp	r2, #8
 800e634:	d832      	bhi.n	800e69c <_strtod_l+0xa4>
 800e636:	2a00      	cmp	r2, #0
 800e638:	d03c      	beq.n	800e6b4 <_strtod_l+0xbc>
 800e63a:	2300      	movs	r3, #0
 800e63c:	930e      	str	r3, [sp, #56]	; 0x38
 800e63e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800e640:	7833      	ldrb	r3, [r6, #0]
 800e642:	2b30      	cmp	r3, #48	; 0x30
 800e644:	f040 80b4 	bne.w	800e7b0 <_strtod_l+0x1b8>
 800e648:	7873      	ldrb	r3, [r6, #1]
 800e64a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e64e:	2b58      	cmp	r3, #88	; 0x58
 800e650:	d16c      	bne.n	800e72c <_strtod_l+0x134>
 800e652:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e654:	9301      	str	r3, [sp, #4]
 800e656:	ab1e      	add	r3, sp, #120	; 0x78
 800e658:	9702      	str	r7, [sp, #8]
 800e65a:	9300      	str	r3, [sp, #0]
 800e65c:	4a8f      	ldr	r2, [pc, #572]	; (800e89c <_strtod_l+0x2a4>)
 800e65e:	ab1f      	add	r3, sp, #124	; 0x7c
 800e660:	a91d      	add	r1, sp, #116	; 0x74
 800e662:	4620      	mov	r0, r4
 800e664:	f001 ffc2 	bl	80105ec <__gethex>
 800e668:	f010 0707 	ands.w	r7, r0, #7
 800e66c:	4605      	mov	r5, r0
 800e66e:	d005      	beq.n	800e67c <_strtod_l+0x84>
 800e670:	2f06      	cmp	r7, #6
 800e672:	d12a      	bne.n	800e6ca <_strtod_l+0xd2>
 800e674:	3601      	adds	r6, #1
 800e676:	2300      	movs	r3, #0
 800e678:	961d      	str	r6, [sp, #116]	; 0x74
 800e67a:	930e      	str	r3, [sp, #56]	; 0x38
 800e67c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e67e:	2b00      	cmp	r3, #0
 800e680:	f040 8596 	bne.w	800f1b0 <_strtod_l+0xbb8>
 800e684:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e686:	b1db      	cbz	r3, 800e6c0 <_strtod_l+0xc8>
 800e688:	4652      	mov	r2, sl
 800e68a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e68e:	ec43 2b10 	vmov	d0, r2, r3
 800e692:	b023      	add	sp, #140	; 0x8c
 800e694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e698:	2a20      	cmp	r2, #32
 800e69a:	d1ce      	bne.n	800e63a <_strtod_l+0x42>
 800e69c:	3301      	adds	r3, #1
 800e69e:	931d      	str	r3, [sp, #116]	; 0x74
 800e6a0:	e7c0      	b.n	800e624 <_strtod_l+0x2c>
 800e6a2:	2a2d      	cmp	r2, #45	; 0x2d
 800e6a4:	d1c9      	bne.n	800e63a <_strtod_l+0x42>
 800e6a6:	2201      	movs	r2, #1
 800e6a8:	920e      	str	r2, [sp, #56]	; 0x38
 800e6aa:	1c5a      	adds	r2, r3, #1
 800e6ac:	921d      	str	r2, [sp, #116]	; 0x74
 800e6ae:	785b      	ldrb	r3, [r3, #1]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d1c4      	bne.n	800e63e <_strtod_l+0x46>
 800e6b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e6b6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	f040 8576 	bne.w	800f1ac <_strtod_l+0xbb4>
 800e6c0:	4652      	mov	r2, sl
 800e6c2:	465b      	mov	r3, fp
 800e6c4:	e7e3      	b.n	800e68e <_strtod_l+0x96>
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	e7ee      	b.n	800e6a8 <_strtod_l+0xb0>
 800e6ca:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e6cc:	b13a      	cbz	r2, 800e6de <_strtod_l+0xe6>
 800e6ce:	2135      	movs	r1, #53	; 0x35
 800e6d0:	a820      	add	r0, sp, #128	; 0x80
 800e6d2:	f002 ff90 	bl	80115f6 <__copybits>
 800e6d6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e6d8:	4620      	mov	r0, r4
 800e6da:	f002 fb55 	bl	8010d88 <_Bfree>
 800e6de:	3f01      	subs	r7, #1
 800e6e0:	2f05      	cmp	r7, #5
 800e6e2:	d807      	bhi.n	800e6f4 <_strtod_l+0xfc>
 800e6e4:	e8df f007 	tbb	[pc, r7]
 800e6e8:	1d180b0e 	.word	0x1d180b0e
 800e6ec:	030e      	.short	0x030e
 800e6ee:	f04f 0b00 	mov.w	fp, #0
 800e6f2:	46da      	mov	sl, fp
 800e6f4:	0728      	lsls	r0, r5, #28
 800e6f6:	d5c1      	bpl.n	800e67c <_strtod_l+0x84>
 800e6f8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e6fc:	e7be      	b.n	800e67c <_strtod_l+0x84>
 800e6fe:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800e702:	e7f7      	b.n	800e6f4 <_strtod_l+0xfc>
 800e704:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800e708:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e70a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e70e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e712:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e716:	e7ed      	b.n	800e6f4 <_strtod_l+0xfc>
 800e718:	f8df b184 	ldr.w	fp, [pc, #388]	; 800e8a0 <_strtod_l+0x2a8>
 800e71c:	f04f 0a00 	mov.w	sl, #0
 800e720:	e7e8      	b.n	800e6f4 <_strtod_l+0xfc>
 800e722:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e726:	f04f 3aff 	mov.w	sl, #4294967295
 800e72a:	e7e3      	b.n	800e6f4 <_strtod_l+0xfc>
 800e72c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e72e:	1c5a      	adds	r2, r3, #1
 800e730:	921d      	str	r2, [sp, #116]	; 0x74
 800e732:	785b      	ldrb	r3, [r3, #1]
 800e734:	2b30      	cmp	r3, #48	; 0x30
 800e736:	d0f9      	beq.n	800e72c <_strtod_l+0x134>
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d09f      	beq.n	800e67c <_strtod_l+0x84>
 800e73c:	2301      	movs	r3, #1
 800e73e:	f04f 0900 	mov.w	r9, #0
 800e742:	9304      	str	r3, [sp, #16]
 800e744:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e746:	930a      	str	r3, [sp, #40]	; 0x28
 800e748:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800e74c:	464f      	mov	r7, r9
 800e74e:	220a      	movs	r2, #10
 800e750:	981d      	ldr	r0, [sp, #116]	; 0x74
 800e752:	7806      	ldrb	r6, [r0, #0]
 800e754:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e758:	b2d9      	uxtb	r1, r3
 800e75a:	2909      	cmp	r1, #9
 800e75c:	d92a      	bls.n	800e7b4 <_strtod_l+0x1bc>
 800e75e:	9907      	ldr	r1, [sp, #28]
 800e760:	462a      	mov	r2, r5
 800e762:	f003 f9fc 	bl	8011b5e <strncmp>
 800e766:	b398      	cbz	r0, 800e7d0 <_strtod_l+0x1d8>
 800e768:	2000      	movs	r0, #0
 800e76a:	4633      	mov	r3, r6
 800e76c:	463d      	mov	r5, r7
 800e76e:	9007      	str	r0, [sp, #28]
 800e770:	4602      	mov	r2, r0
 800e772:	2b65      	cmp	r3, #101	; 0x65
 800e774:	d001      	beq.n	800e77a <_strtod_l+0x182>
 800e776:	2b45      	cmp	r3, #69	; 0x45
 800e778:	d118      	bne.n	800e7ac <_strtod_l+0x1b4>
 800e77a:	b91d      	cbnz	r5, 800e784 <_strtod_l+0x18c>
 800e77c:	9b04      	ldr	r3, [sp, #16]
 800e77e:	4303      	orrs	r3, r0
 800e780:	d098      	beq.n	800e6b4 <_strtod_l+0xbc>
 800e782:	2500      	movs	r5, #0
 800e784:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800e788:	f108 0301 	add.w	r3, r8, #1
 800e78c:	931d      	str	r3, [sp, #116]	; 0x74
 800e78e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e792:	2b2b      	cmp	r3, #43	; 0x2b
 800e794:	d075      	beq.n	800e882 <_strtod_l+0x28a>
 800e796:	2b2d      	cmp	r3, #45	; 0x2d
 800e798:	d07b      	beq.n	800e892 <_strtod_l+0x29a>
 800e79a:	f04f 0c00 	mov.w	ip, #0
 800e79e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e7a2:	2909      	cmp	r1, #9
 800e7a4:	f240 8082 	bls.w	800e8ac <_strtod_l+0x2b4>
 800e7a8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e7ac:	2600      	movs	r6, #0
 800e7ae:	e09d      	b.n	800e8ec <_strtod_l+0x2f4>
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	e7c4      	b.n	800e73e <_strtod_l+0x146>
 800e7b4:	2f08      	cmp	r7, #8
 800e7b6:	bfd8      	it	le
 800e7b8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800e7ba:	f100 0001 	add.w	r0, r0, #1
 800e7be:	bfda      	itte	le
 800e7c0:	fb02 3301 	mlale	r3, r2, r1, r3
 800e7c4:	9309      	strle	r3, [sp, #36]	; 0x24
 800e7c6:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e7ca:	3701      	adds	r7, #1
 800e7cc:	901d      	str	r0, [sp, #116]	; 0x74
 800e7ce:	e7bf      	b.n	800e750 <_strtod_l+0x158>
 800e7d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e7d2:	195a      	adds	r2, r3, r5
 800e7d4:	921d      	str	r2, [sp, #116]	; 0x74
 800e7d6:	5d5b      	ldrb	r3, [r3, r5]
 800e7d8:	2f00      	cmp	r7, #0
 800e7da:	d037      	beq.n	800e84c <_strtod_l+0x254>
 800e7dc:	9007      	str	r0, [sp, #28]
 800e7de:	463d      	mov	r5, r7
 800e7e0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800e7e4:	2a09      	cmp	r2, #9
 800e7e6:	d912      	bls.n	800e80e <_strtod_l+0x216>
 800e7e8:	2201      	movs	r2, #1
 800e7ea:	e7c2      	b.n	800e772 <_strtod_l+0x17a>
 800e7ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e7ee:	1c5a      	adds	r2, r3, #1
 800e7f0:	921d      	str	r2, [sp, #116]	; 0x74
 800e7f2:	785b      	ldrb	r3, [r3, #1]
 800e7f4:	3001      	adds	r0, #1
 800e7f6:	2b30      	cmp	r3, #48	; 0x30
 800e7f8:	d0f8      	beq.n	800e7ec <_strtod_l+0x1f4>
 800e7fa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800e7fe:	2a08      	cmp	r2, #8
 800e800:	f200 84db 	bhi.w	800f1ba <_strtod_l+0xbc2>
 800e804:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800e806:	9007      	str	r0, [sp, #28]
 800e808:	2000      	movs	r0, #0
 800e80a:	920a      	str	r2, [sp, #40]	; 0x28
 800e80c:	4605      	mov	r5, r0
 800e80e:	3b30      	subs	r3, #48	; 0x30
 800e810:	f100 0201 	add.w	r2, r0, #1
 800e814:	d014      	beq.n	800e840 <_strtod_l+0x248>
 800e816:	9907      	ldr	r1, [sp, #28]
 800e818:	4411      	add	r1, r2
 800e81a:	9107      	str	r1, [sp, #28]
 800e81c:	462a      	mov	r2, r5
 800e81e:	eb00 0e05 	add.w	lr, r0, r5
 800e822:	210a      	movs	r1, #10
 800e824:	4572      	cmp	r2, lr
 800e826:	d113      	bne.n	800e850 <_strtod_l+0x258>
 800e828:	182a      	adds	r2, r5, r0
 800e82a:	2a08      	cmp	r2, #8
 800e82c:	f105 0501 	add.w	r5, r5, #1
 800e830:	4405      	add	r5, r0
 800e832:	dc1c      	bgt.n	800e86e <_strtod_l+0x276>
 800e834:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e836:	220a      	movs	r2, #10
 800e838:	fb02 3301 	mla	r3, r2, r1, r3
 800e83c:	9309      	str	r3, [sp, #36]	; 0x24
 800e83e:	2200      	movs	r2, #0
 800e840:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e842:	1c59      	adds	r1, r3, #1
 800e844:	911d      	str	r1, [sp, #116]	; 0x74
 800e846:	785b      	ldrb	r3, [r3, #1]
 800e848:	4610      	mov	r0, r2
 800e84a:	e7c9      	b.n	800e7e0 <_strtod_l+0x1e8>
 800e84c:	4638      	mov	r0, r7
 800e84e:	e7d2      	b.n	800e7f6 <_strtod_l+0x1fe>
 800e850:	2a08      	cmp	r2, #8
 800e852:	dc04      	bgt.n	800e85e <_strtod_l+0x266>
 800e854:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800e856:	434e      	muls	r6, r1
 800e858:	9609      	str	r6, [sp, #36]	; 0x24
 800e85a:	3201      	adds	r2, #1
 800e85c:	e7e2      	b.n	800e824 <_strtod_l+0x22c>
 800e85e:	f102 0c01 	add.w	ip, r2, #1
 800e862:	f1bc 0f10 	cmp.w	ip, #16
 800e866:	bfd8      	it	le
 800e868:	fb01 f909 	mulle.w	r9, r1, r9
 800e86c:	e7f5      	b.n	800e85a <_strtod_l+0x262>
 800e86e:	2d10      	cmp	r5, #16
 800e870:	bfdc      	itt	le
 800e872:	220a      	movle	r2, #10
 800e874:	fb02 3909 	mlale	r9, r2, r9, r3
 800e878:	e7e1      	b.n	800e83e <_strtod_l+0x246>
 800e87a:	2300      	movs	r3, #0
 800e87c:	9307      	str	r3, [sp, #28]
 800e87e:	2201      	movs	r2, #1
 800e880:	e77c      	b.n	800e77c <_strtod_l+0x184>
 800e882:	f04f 0c00 	mov.w	ip, #0
 800e886:	f108 0302 	add.w	r3, r8, #2
 800e88a:	931d      	str	r3, [sp, #116]	; 0x74
 800e88c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800e890:	e785      	b.n	800e79e <_strtod_l+0x1a6>
 800e892:	f04f 0c01 	mov.w	ip, #1
 800e896:	e7f6      	b.n	800e886 <_strtod_l+0x28e>
 800e898:	08013a94 	.word	0x08013a94
 800e89c:	080137e0 	.word	0x080137e0
 800e8a0:	7ff00000 	.word	0x7ff00000
 800e8a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e8a6:	1c59      	adds	r1, r3, #1
 800e8a8:	911d      	str	r1, [sp, #116]	; 0x74
 800e8aa:	785b      	ldrb	r3, [r3, #1]
 800e8ac:	2b30      	cmp	r3, #48	; 0x30
 800e8ae:	d0f9      	beq.n	800e8a4 <_strtod_l+0x2ac>
 800e8b0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800e8b4:	2908      	cmp	r1, #8
 800e8b6:	f63f af79 	bhi.w	800e7ac <_strtod_l+0x1b4>
 800e8ba:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800e8be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e8c0:	9308      	str	r3, [sp, #32]
 800e8c2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e8c4:	1c59      	adds	r1, r3, #1
 800e8c6:	911d      	str	r1, [sp, #116]	; 0x74
 800e8c8:	785b      	ldrb	r3, [r3, #1]
 800e8ca:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800e8ce:	2e09      	cmp	r6, #9
 800e8d0:	d937      	bls.n	800e942 <_strtod_l+0x34a>
 800e8d2:	9e08      	ldr	r6, [sp, #32]
 800e8d4:	1b89      	subs	r1, r1, r6
 800e8d6:	2908      	cmp	r1, #8
 800e8d8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e8dc:	dc02      	bgt.n	800e8e4 <_strtod_l+0x2ec>
 800e8de:	4576      	cmp	r6, lr
 800e8e0:	bfa8      	it	ge
 800e8e2:	4676      	movge	r6, lr
 800e8e4:	f1bc 0f00 	cmp.w	ip, #0
 800e8e8:	d000      	beq.n	800e8ec <_strtod_l+0x2f4>
 800e8ea:	4276      	negs	r6, r6
 800e8ec:	2d00      	cmp	r5, #0
 800e8ee:	d14f      	bne.n	800e990 <_strtod_l+0x398>
 800e8f0:	9904      	ldr	r1, [sp, #16]
 800e8f2:	4301      	orrs	r1, r0
 800e8f4:	f47f aec2 	bne.w	800e67c <_strtod_l+0x84>
 800e8f8:	2a00      	cmp	r2, #0
 800e8fa:	f47f aedb 	bne.w	800e6b4 <_strtod_l+0xbc>
 800e8fe:	2b69      	cmp	r3, #105	; 0x69
 800e900:	d027      	beq.n	800e952 <_strtod_l+0x35a>
 800e902:	dc24      	bgt.n	800e94e <_strtod_l+0x356>
 800e904:	2b49      	cmp	r3, #73	; 0x49
 800e906:	d024      	beq.n	800e952 <_strtod_l+0x35a>
 800e908:	2b4e      	cmp	r3, #78	; 0x4e
 800e90a:	f47f aed3 	bne.w	800e6b4 <_strtod_l+0xbc>
 800e90e:	499e      	ldr	r1, [pc, #632]	; (800eb88 <_strtod_l+0x590>)
 800e910:	a81d      	add	r0, sp, #116	; 0x74
 800e912:	f002 f8c3 	bl	8010a9c <__match>
 800e916:	2800      	cmp	r0, #0
 800e918:	f43f aecc 	beq.w	800e6b4 <_strtod_l+0xbc>
 800e91c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e91e:	781b      	ldrb	r3, [r3, #0]
 800e920:	2b28      	cmp	r3, #40	; 0x28
 800e922:	d12d      	bne.n	800e980 <_strtod_l+0x388>
 800e924:	4999      	ldr	r1, [pc, #612]	; (800eb8c <_strtod_l+0x594>)
 800e926:	aa20      	add	r2, sp, #128	; 0x80
 800e928:	a81d      	add	r0, sp, #116	; 0x74
 800e92a:	f002 f8cb 	bl	8010ac4 <__hexnan>
 800e92e:	2805      	cmp	r0, #5
 800e930:	d126      	bne.n	800e980 <_strtod_l+0x388>
 800e932:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e934:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800e938:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e93c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e940:	e69c      	b.n	800e67c <_strtod_l+0x84>
 800e942:	210a      	movs	r1, #10
 800e944:	fb01 3e0e 	mla	lr, r1, lr, r3
 800e948:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e94c:	e7b9      	b.n	800e8c2 <_strtod_l+0x2ca>
 800e94e:	2b6e      	cmp	r3, #110	; 0x6e
 800e950:	e7db      	b.n	800e90a <_strtod_l+0x312>
 800e952:	498f      	ldr	r1, [pc, #572]	; (800eb90 <_strtod_l+0x598>)
 800e954:	a81d      	add	r0, sp, #116	; 0x74
 800e956:	f002 f8a1 	bl	8010a9c <__match>
 800e95a:	2800      	cmp	r0, #0
 800e95c:	f43f aeaa 	beq.w	800e6b4 <_strtod_l+0xbc>
 800e960:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e962:	498c      	ldr	r1, [pc, #560]	; (800eb94 <_strtod_l+0x59c>)
 800e964:	3b01      	subs	r3, #1
 800e966:	a81d      	add	r0, sp, #116	; 0x74
 800e968:	931d      	str	r3, [sp, #116]	; 0x74
 800e96a:	f002 f897 	bl	8010a9c <__match>
 800e96e:	b910      	cbnz	r0, 800e976 <_strtod_l+0x37e>
 800e970:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e972:	3301      	adds	r3, #1
 800e974:	931d      	str	r3, [sp, #116]	; 0x74
 800e976:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800eba4 <_strtod_l+0x5ac>
 800e97a:	f04f 0a00 	mov.w	sl, #0
 800e97e:	e67d      	b.n	800e67c <_strtod_l+0x84>
 800e980:	4885      	ldr	r0, [pc, #532]	; (800eb98 <_strtod_l+0x5a0>)
 800e982:	f003 f891 	bl	8011aa8 <nan>
 800e986:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e98a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800e98e:	e675      	b.n	800e67c <_strtod_l+0x84>
 800e990:	9b07      	ldr	r3, [sp, #28]
 800e992:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e994:	1af3      	subs	r3, r6, r3
 800e996:	2f00      	cmp	r7, #0
 800e998:	bf08      	it	eq
 800e99a:	462f      	moveq	r7, r5
 800e99c:	2d10      	cmp	r5, #16
 800e99e:	9308      	str	r3, [sp, #32]
 800e9a0:	46a8      	mov	r8, r5
 800e9a2:	bfa8      	it	ge
 800e9a4:	f04f 0810 	movge.w	r8, #16
 800e9a8:	f7f1 fdd4 	bl	8000554 <__aeabi_ui2d>
 800e9ac:	2d09      	cmp	r5, #9
 800e9ae:	4682      	mov	sl, r0
 800e9b0:	468b      	mov	fp, r1
 800e9b2:	dd13      	ble.n	800e9dc <_strtod_l+0x3e4>
 800e9b4:	4b79      	ldr	r3, [pc, #484]	; (800eb9c <_strtod_l+0x5a4>)
 800e9b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e9ba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e9be:	f7f1 fe43 	bl	8000648 <__aeabi_dmul>
 800e9c2:	4682      	mov	sl, r0
 800e9c4:	4648      	mov	r0, r9
 800e9c6:	468b      	mov	fp, r1
 800e9c8:	f7f1 fdc4 	bl	8000554 <__aeabi_ui2d>
 800e9cc:	4602      	mov	r2, r0
 800e9ce:	460b      	mov	r3, r1
 800e9d0:	4650      	mov	r0, sl
 800e9d2:	4659      	mov	r1, fp
 800e9d4:	f7f1 fc82 	bl	80002dc <__adddf3>
 800e9d8:	4682      	mov	sl, r0
 800e9da:	468b      	mov	fp, r1
 800e9dc:	2d0f      	cmp	r5, #15
 800e9de:	dc38      	bgt.n	800ea52 <_strtod_l+0x45a>
 800e9e0:	9b08      	ldr	r3, [sp, #32]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	f43f ae4a 	beq.w	800e67c <_strtod_l+0x84>
 800e9e8:	dd24      	ble.n	800ea34 <_strtod_l+0x43c>
 800e9ea:	2b16      	cmp	r3, #22
 800e9ec:	dc0b      	bgt.n	800ea06 <_strtod_l+0x40e>
 800e9ee:	4d6b      	ldr	r5, [pc, #428]	; (800eb9c <_strtod_l+0x5a4>)
 800e9f0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800e9f4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800e9f8:	4652      	mov	r2, sl
 800e9fa:	465b      	mov	r3, fp
 800e9fc:	f7f1 fe24 	bl	8000648 <__aeabi_dmul>
 800ea00:	4682      	mov	sl, r0
 800ea02:	468b      	mov	fp, r1
 800ea04:	e63a      	b.n	800e67c <_strtod_l+0x84>
 800ea06:	9a08      	ldr	r2, [sp, #32]
 800ea08:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ea0c:	4293      	cmp	r3, r2
 800ea0e:	db20      	blt.n	800ea52 <_strtod_l+0x45a>
 800ea10:	4c62      	ldr	r4, [pc, #392]	; (800eb9c <_strtod_l+0x5a4>)
 800ea12:	f1c5 050f 	rsb	r5, r5, #15
 800ea16:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ea1a:	4652      	mov	r2, sl
 800ea1c:	465b      	mov	r3, fp
 800ea1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea22:	f7f1 fe11 	bl	8000648 <__aeabi_dmul>
 800ea26:	9b08      	ldr	r3, [sp, #32]
 800ea28:	1b5d      	subs	r5, r3, r5
 800ea2a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ea2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ea32:	e7e3      	b.n	800e9fc <_strtod_l+0x404>
 800ea34:	9b08      	ldr	r3, [sp, #32]
 800ea36:	3316      	adds	r3, #22
 800ea38:	db0b      	blt.n	800ea52 <_strtod_l+0x45a>
 800ea3a:	9b07      	ldr	r3, [sp, #28]
 800ea3c:	4a57      	ldr	r2, [pc, #348]	; (800eb9c <_strtod_l+0x5a4>)
 800ea3e:	1b9e      	subs	r6, r3, r6
 800ea40:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800ea44:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ea48:	4650      	mov	r0, sl
 800ea4a:	4659      	mov	r1, fp
 800ea4c:	f7f1 ff26 	bl	800089c <__aeabi_ddiv>
 800ea50:	e7d6      	b.n	800ea00 <_strtod_l+0x408>
 800ea52:	9b08      	ldr	r3, [sp, #32]
 800ea54:	eba5 0808 	sub.w	r8, r5, r8
 800ea58:	4498      	add	r8, r3
 800ea5a:	f1b8 0f00 	cmp.w	r8, #0
 800ea5e:	dd71      	ble.n	800eb44 <_strtod_l+0x54c>
 800ea60:	f018 030f 	ands.w	r3, r8, #15
 800ea64:	d00a      	beq.n	800ea7c <_strtod_l+0x484>
 800ea66:	494d      	ldr	r1, [pc, #308]	; (800eb9c <_strtod_l+0x5a4>)
 800ea68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ea6c:	4652      	mov	r2, sl
 800ea6e:	465b      	mov	r3, fp
 800ea70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea74:	f7f1 fde8 	bl	8000648 <__aeabi_dmul>
 800ea78:	4682      	mov	sl, r0
 800ea7a:	468b      	mov	fp, r1
 800ea7c:	f038 080f 	bics.w	r8, r8, #15
 800ea80:	d04d      	beq.n	800eb1e <_strtod_l+0x526>
 800ea82:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ea86:	dd22      	ble.n	800eace <_strtod_l+0x4d6>
 800ea88:	2500      	movs	r5, #0
 800ea8a:	462e      	mov	r6, r5
 800ea8c:	9509      	str	r5, [sp, #36]	; 0x24
 800ea8e:	9507      	str	r5, [sp, #28]
 800ea90:	2322      	movs	r3, #34	; 0x22
 800ea92:	f8df b110 	ldr.w	fp, [pc, #272]	; 800eba4 <_strtod_l+0x5ac>
 800ea96:	6023      	str	r3, [r4, #0]
 800ea98:	f04f 0a00 	mov.w	sl, #0
 800ea9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	f43f adec 	beq.w	800e67c <_strtod_l+0x84>
 800eaa4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	f002 f96e 	bl	8010d88 <_Bfree>
 800eaac:	9907      	ldr	r1, [sp, #28]
 800eaae:	4620      	mov	r0, r4
 800eab0:	f002 f96a 	bl	8010d88 <_Bfree>
 800eab4:	4631      	mov	r1, r6
 800eab6:	4620      	mov	r0, r4
 800eab8:	f002 f966 	bl	8010d88 <_Bfree>
 800eabc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eabe:	4620      	mov	r0, r4
 800eac0:	f002 f962 	bl	8010d88 <_Bfree>
 800eac4:	4629      	mov	r1, r5
 800eac6:	4620      	mov	r0, r4
 800eac8:	f002 f95e 	bl	8010d88 <_Bfree>
 800eacc:	e5d6      	b.n	800e67c <_strtod_l+0x84>
 800eace:	2300      	movs	r3, #0
 800ead0:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ead4:	4650      	mov	r0, sl
 800ead6:	4659      	mov	r1, fp
 800ead8:	4699      	mov	r9, r3
 800eada:	f1b8 0f01 	cmp.w	r8, #1
 800eade:	dc21      	bgt.n	800eb24 <_strtod_l+0x52c>
 800eae0:	b10b      	cbz	r3, 800eae6 <_strtod_l+0x4ee>
 800eae2:	4682      	mov	sl, r0
 800eae4:	468b      	mov	fp, r1
 800eae6:	4b2e      	ldr	r3, [pc, #184]	; (800eba0 <_strtod_l+0x5a8>)
 800eae8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800eaec:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800eaf0:	4652      	mov	r2, sl
 800eaf2:	465b      	mov	r3, fp
 800eaf4:	e9d9 0100 	ldrd	r0, r1, [r9]
 800eaf8:	f7f1 fda6 	bl	8000648 <__aeabi_dmul>
 800eafc:	4b29      	ldr	r3, [pc, #164]	; (800eba4 <_strtod_l+0x5ac>)
 800eafe:	460a      	mov	r2, r1
 800eb00:	400b      	ands	r3, r1
 800eb02:	4929      	ldr	r1, [pc, #164]	; (800eba8 <_strtod_l+0x5b0>)
 800eb04:	428b      	cmp	r3, r1
 800eb06:	4682      	mov	sl, r0
 800eb08:	d8be      	bhi.n	800ea88 <_strtod_l+0x490>
 800eb0a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800eb0e:	428b      	cmp	r3, r1
 800eb10:	bf86      	itte	hi
 800eb12:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800ebac <_strtod_l+0x5b4>
 800eb16:	f04f 3aff 	movhi.w	sl, #4294967295
 800eb1a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800eb1e:	2300      	movs	r3, #0
 800eb20:	9304      	str	r3, [sp, #16]
 800eb22:	e081      	b.n	800ec28 <_strtod_l+0x630>
 800eb24:	f018 0f01 	tst.w	r8, #1
 800eb28:	d007      	beq.n	800eb3a <_strtod_l+0x542>
 800eb2a:	4b1d      	ldr	r3, [pc, #116]	; (800eba0 <_strtod_l+0x5a8>)
 800eb2c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800eb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb34:	f7f1 fd88 	bl	8000648 <__aeabi_dmul>
 800eb38:	2301      	movs	r3, #1
 800eb3a:	f109 0901 	add.w	r9, r9, #1
 800eb3e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800eb42:	e7ca      	b.n	800eada <_strtod_l+0x4e2>
 800eb44:	d0eb      	beq.n	800eb1e <_strtod_l+0x526>
 800eb46:	f1c8 0800 	rsb	r8, r8, #0
 800eb4a:	f018 020f 	ands.w	r2, r8, #15
 800eb4e:	d00a      	beq.n	800eb66 <_strtod_l+0x56e>
 800eb50:	4b12      	ldr	r3, [pc, #72]	; (800eb9c <_strtod_l+0x5a4>)
 800eb52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb56:	4650      	mov	r0, sl
 800eb58:	4659      	mov	r1, fp
 800eb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb5e:	f7f1 fe9d 	bl	800089c <__aeabi_ddiv>
 800eb62:	4682      	mov	sl, r0
 800eb64:	468b      	mov	fp, r1
 800eb66:	ea5f 1828 	movs.w	r8, r8, asr #4
 800eb6a:	d0d8      	beq.n	800eb1e <_strtod_l+0x526>
 800eb6c:	f1b8 0f1f 	cmp.w	r8, #31
 800eb70:	dd1e      	ble.n	800ebb0 <_strtod_l+0x5b8>
 800eb72:	2500      	movs	r5, #0
 800eb74:	462e      	mov	r6, r5
 800eb76:	9509      	str	r5, [sp, #36]	; 0x24
 800eb78:	9507      	str	r5, [sp, #28]
 800eb7a:	2322      	movs	r3, #34	; 0x22
 800eb7c:	f04f 0a00 	mov.w	sl, #0
 800eb80:	f04f 0b00 	mov.w	fp, #0
 800eb84:	6023      	str	r3, [r4, #0]
 800eb86:	e789      	b.n	800ea9c <_strtod_l+0x4a4>
 800eb88:	080137b9 	.word	0x080137b9
 800eb8c:	080137f4 	.word	0x080137f4
 800eb90:	080137b1 	.word	0x080137b1
 800eb94:	08013934 	.word	0x08013934
 800eb98:	08013c50 	.word	0x08013c50
 800eb9c:	08013b30 	.word	0x08013b30
 800eba0:	08013b08 	.word	0x08013b08
 800eba4:	7ff00000 	.word	0x7ff00000
 800eba8:	7ca00000 	.word	0x7ca00000
 800ebac:	7fefffff 	.word	0x7fefffff
 800ebb0:	f018 0310 	ands.w	r3, r8, #16
 800ebb4:	bf18      	it	ne
 800ebb6:	236a      	movne	r3, #106	; 0x6a
 800ebb8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800ef70 <_strtod_l+0x978>
 800ebbc:	9304      	str	r3, [sp, #16]
 800ebbe:	4650      	mov	r0, sl
 800ebc0:	4659      	mov	r1, fp
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	f018 0f01 	tst.w	r8, #1
 800ebc8:	d004      	beq.n	800ebd4 <_strtod_l+0x5dc>
 800ebca:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ebce:	f7f1 fd3b 	bl	8000648 <__aeabi_dmul>
 800ebd2:	2301      	movs	r3, #1
 800ebd4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ebd8:	f109 0908 	add.w	r9, r9, #8
 800ebdc:	d1f2      	bne.n	800ebc4 <_strtod_l+0x5cc>
 800ebde:	b10b      	cbz	r3, 800ebe4 <_strtod_l+0x5ec>
 800ebe0:	4682      	mov	sl, r0
 800ebe2:	468b      	mov	fp, r1
 800ebe4:	9b04      	ldr	r3, [sp, #16]
 800ebe6:	b1bb      	cbz	r3, 800ec18 <_strtod_l+0x620>
 800ebe8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800ebec:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	4659      	mov	r1, fp
 800ebf4:	dd10      	ble.n	800ec18 <_strtod_l+0x620>
 800ebf6:	2b1f      	cmp	r3, #31
 800ebf8:	f340 8128 	ble.w	800ee4c <_strtod_l+0x854>
 800ebfc:	2b34      	cmp	r3, #52	; 0x34
 800ebfe:	bfde      	ittt	le
 800ec00:	3b20      	suble	r3, #32
 800ec02:	f04f 32ff 	movle.w	r2, #4294967295
 800ec06:	fa02 f303 	lslle.w	r3, r2, r3
 800ec0a:	f04f 0a00 	mov.w	sl, #0
 800ec0e:	bfcc      	ite	gt
 800ec10:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ec14:	ea03 0b01 	andle.w	fp, r3, r1
 800ec18:	2200      	movs	r2, #0
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	4650      	mov	r0, sl
 800ec1e:	4659      	mov	r1, fp
 800ec20:	f7f1 ff7a 	bl	8000b18 <__aeabi_dcmpeq>
 800ec24:	2800      	cmp	r0, #0
 800ec26:	d1a4      	bne.n	800eb72 <_strtod_l+0x57a>
 800ec28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec2a:	9300      	str	r3, [sp, #0]
 800ec2c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ec2e:	462b      	mov	r3, r5
 800ec30:	463a      	mov	r2, r7
 800ec32:	4620      	mov	r0, r4
 800ec34:	f002 f914 	bl	8010e60 <__s2b>
 800ec38:	9009      	str	r0, [sp, #36]	; 0x24
 800ec3a:	2800      	cmp	r0, #0
 800ec3c:	f43f af24 	beq.w	800ea88 <_strtod_l+0x490>
 800ec40:	9b07      	ldr	r3, [sp, #28]
 800ec42:	1b9e      	subs	r6, r3, r6
 800ec44:	9b08      	ldr	r3, [sp, #32]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	bfb4      	ite	lt
 800ec4a:	4633      	movlt	r3, r6
 800ec4c:	2300      	movge	r3, #0
 800ec4e:	9310      	str	r3, [sp, #64]	; 0x40
 800ec50:	9b08      	ldr	r3, [sp, #32]
 800ec52:	2500      	movs	r5, #0
 800ec54:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ec58:	9318      	str	r3, [sp, #96]	; 0x60
 800ec5a:	462e      	mov	r6, r5
 800ec5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec5e:	4620      	mov	r0, r4
 800ec60:	6859      	ldr	r1, [r3, #4]
 800ec62:	f002 f851 	bl	8010d08 <_Balloc>
 800ec66:	9007      	str	r0, [sp, #28]
 800ec68:	2800      	cmp	r0, #0
 800ec6a:	f43f af11 	beq.w	800ea90 <_strtod_l+0x498>
 800ec6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec70:	691a      	ldr	r2, [r3, #16]
 800ec72:	3202      	adds	r2, #2
 800ec74:	f103 010c 	add.w	r1, r3, #12
 800ec78:	0092      	lsls	r2, r2, #2
 800ec7a:	300c      	adds	r0, #12
 800ec7c:	f7fe ff92 	bl	800dba4 <memcpy>
 800ec80:	ec4b ab10 	vmov	d0, sl, fp
 800ec84:	aa20      	add	r2, sp, #128	; 0x80
 800ec86:	a91f      	add	r1, sp, #124	; 0x7c
 800ec88:	4620      	mov	r0, r4
 800ec8a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800ec8e:	f002 fc23 	bl	80114d8 <__d2b>
 800ec92:	901e      	str	r0, [sp, #120]	; 0x78
 800ec94:	2800      	cmp	r0, #0
 800ec96:	f43f aefb 	beq.w	800ea90 <_strtod_l+0x498>
 800ec9a:	2101      	movs	r1, #1
 800ec9c:	4620      	mov	r0, r4
 800ec9e:	f002 f979 	bl	8010f94 <__i2b>
 800eca2:	4606      	mov	r6, r0
 800eca4:	2800      	cmp	r0, #0
 800eca6:	f43f aef3 	beq.w	800ea90 <_strtod_l+0x498>
 800ecaa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ecac:	9904      	ldr	r1, [sp, #16]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	bfab      	itete	ge
 800ecb2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800ecb4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800ecb6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800ecb8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800ecbc:	bfac      	ite	ge
 800ecbe:	eb03 0902 	addge.w	r9, r3, r2
 800ecc2:	1ad7      	sublt	r7, r2, r3
 800ecc4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ecc6:	eba3 0801 	sub.w	r8, r3, r1
 800ecca:	4490      	add	r8, r2
 800eccc:	4ba3      	ldr	r3, [pc, #652]	; (800ef5c <_strtod_l+0x964>)
 800ecce:	f108 38ff 	add.w	r8, r8, #4294967295
 800ecd2:	4598      	cmp	r8, r3
 800ecd4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ecd8:	f280 80cc 	bge.w	800ee74 <_strtod_l+0x87c>
 800ecdc:	eba3 0308 	sub.w	r3, r3, r8
 800ece0:	2b1f      	cmp	r3, #31
 800ece2:	eba2 0203 	sub.w	r2, r2, r3
 800ece6:	f04f 0101 	mov.w	r1, #1
 800ecea:	f300 80b6 	bgt.w	800ee5a <_strtod_l+0x862>
 800ecee:	fa01 f303 	lsl.w	r3, r1, r3
 800ecf2:	9311      	str	r3, [sp, #68]	; 0x44
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	930c      	str	r3, [sp, #48]	; 0x30
 800ecf8:	eb09 0802 	add.w	r8, r9, r2
 800ecfc:	9b04      	ldr	r3, [sp, #16]
 800ecfe:	45c1      	cmp	r9, r8
 800ed00:	4417      	add	r7, r2
 800ed02:	441f      	add	r7, r3
 800ed04:	464b      	mov	r3, r9
 800ed06:	bfa8      	it	ge
 800ed08:	4643      	movge	r3, r8
 800ed0a:	42bb      	cmp	r3, r7
 800ed0c:	bfa8      	it	ge
 800ed0e:	463b      	movge	r3, r7
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	bfc2      	ittt	gt
 800ed14:	eba8 0803 	subgt.w	r8, r8, r3
 800ed18:	1aff      	subgt	r7, r7, r3
 800ed1a:	eba9 0903 	subgt.w	r9, r9, r3
 800ed1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	dd17      	ble.n	800ed54 <_strtod_l+0x75c>
 800ed24:	4631      	mov	r1, r6
 800ed26:	461a      	mov	r2, r3
 800ed28:	4620      	mov	r0, r4
 800ed2a:	f002 f9ef 	bl	801110c <__pow5mult>
 800ed2e:	4606      	mov	r6, r0
 800ed30:	2800      	cmp	r0, #0
 800ed32:	f43f aead 	beq.w	800ea90 <_strtod_l+0x498>
 800ed36:	4601      	mov	r1, r0
 800ed38:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ed3a:	4620      	mov	r0, r4
 800ed3c:	f002 f940 	bl	8010fc0 <__multiply>
 800ed40:	900f      	str	r0, [sp, #60]	; 0x3c
 800ed42:	2800      	cmp	r0, #0
 800ed44:	f43f aea4 	beq.w	800ea90 <_strtod_l+0x498>
 800ed48:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ed4a:	4620      	mov	r0, r4
 800ed4c:	f002 f81c 	bl	8010d88 <_Bfree>
 800ed50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ed52:	931e      	str	r3, [sp, #120]	; 0x78
 800ed54:	f1b8 0f00 	cmp.w	r8, #0
 800ed58:	f300 8091 	bgt.w	800ee7e <_strtod_l+0x886>
 800ed5c:	9b08      	ldr	r3, [sp, #32]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	dd08      	ble.n	800ed74 <_strtod_l+0x77c>
 800ed62:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ed64:	9907      	ldr	r1, [sp, #28]
 800ed66:	4620      	mov	r0, r4
 800ed68:	f002 f9d0 	bl	801110c <__pow5mult>
 800ed6c:	9007      	str	r0, [sp, #28]
 800ed6e:	2800      	cmp	r0, #0
 800ed70:	f43f ae8e 	beq.w	800ea90 <_strtod_l+0x498>
 800ed74:	2f00      	cmp	r7, #0
 800ed76:	dd08      	ble.n	800ed8a <_strtod_l+0x792>
 800ed78:	9907      	ldr	r1, [sp, #28]
 800ed7a:	463a      	mov	r2, r7
 800ed7c:	4620      	mov	r0, r4
 800ed7e:	f002 fa1f 	bl	80111c0 <__lshift>
 800ed82:	9007      	str	r0, [sp, #28]
 800ed84:	2800      	cmp	r0, #0
 800ed86:	f43f ae83 	beq.w	800ea90 <_strtod_l+0x498>
 800ed8a:	f1b9 0f00 	cmp.w	r9, #0
 800ed8e:	dd08      	ble.n	800eda2 <_strtod_l+0x7aa>
 800ed90:	4631      	mov	r1, r6
 800ed92:	464a      	mov	r2, r9
 800ed94:	4620      	mov	r0, r4
 800ed96:	f002 fa13 	bl	80111c0 <__lshift>
 800ed9a:	4606      	mov	r6, r0
 800ed9c:	2800      	cmp	r0, #0
 800ed9e:	f43f ae77 	beq.w	800ea90 <_strtod_l+0x498>
 800eda2:	9a07      	ldr	r2, [sp, #28]
 800eda4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800eda6:	4620      	mov	r0, r4
 800eda8:	f002 fa92 	bl	80112d0 <__mdiff>
 800edac:	4605      	mov	r5, r0
 800edae:	2800      	cmp	r0, #0
 800edb0:	f43f ae6e 	beq.w	800ea90 <_strtod_l+0x498>
 800edb4:	68c3      	ldr	r3, [r0, #12]
 800edb6:	930f      	str	r3, [sp, #60]	; 0x3c
 800edb8:	2300      	movs	r3, #0
 800edba:	60c3      	str	r3, [r0, #12]
 800edbc:	4631      	mov	r1, r6
 800edbe:	f002 fa6b 	bl	8011298 <__mcmp>
 800edc2:	2800      	cmp	r0, #0
 800edc4:	da65      	bge.n	800ee92 <_strtod_l+0x89a>
 800edc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800edc8:	ea53 030a 	orrs.w	r3, r3, sl
 800edcc:	f040 8087 	bne.w	800eede <_strtod_l+0x8e6>
 800edd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	f040 8082 	bne.w	800eede <_strtod_l+0x8e6>
 800edda:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800edde:	0d1b      	lsrs	r3, r3, #20
 800ede0:	051b      	lsls	r3, r3, #20
 800ede2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ede6:	d97a      	bls.n	800eede <_strtod_l+0x8e6>
 800ede8:	696b      	ldr	r3, [r5, #20]
 800edea:	b913      	cbnz	r3, 800edf2 <_strtod_l+0x7fa>
 800edec:	692b      	ldr	r3, [r5, #16]
 800edee:	2b01      	cmp	r3, #1
 800edf0:	dd75      	ble.n	800eede <_strtod_l+0x8e6>
 800edf2:	4629      	mov	r1, r5
 800edf4:	2201      	movs	r2, #1
 800edf6:	4620      	mov	r0, r4
 800edf8:	f002 f9e2 	bl	80111c0 <__lshift>
 800edfc:	4631      	mov	r1, r6
 800edfe:	4605      	mov	r5, r0
 800ee00:	f002 fa4a 	bl	8011298 <__mcmp>
 800ee04:	2800      	cmp	r0, #0
 800ee06:	dd6a      	ble.n	800eede <_strtod_l+0x8e6>
 800ee08:	9904      	ldr	r1, [sp, #16]
 800ee0a:	4a55      	ldr	r2, [pc, #340]	; (800ef60 <_strtod_l+0x968>)
 800ee0c:	465b      	mov	r3, fp
 800ee0e:	2900      	cmp	r1, #0
 800ee10:	f000 8085 	beq.w	800ef1e <_strtod_l+0x926>
 800ee14:	ea02 010b 	and.w	r1, r2, fp
 800ee18:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ee1c:	dc7f      	bgt.n	800ef1e <_strtod_l+0x926>
 800ee1e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ee22:	f77f aeaa 	ble.w	800eb7a <_strtod_l+0x582>
 800ee26:	4a4f      	ldr	r2, [pc, #316]	; (800ef64 <_strtod_l+0x96c>)
 800ee28:	2300      	movs	r3, #0
 800ee2a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800ee2e:	4650      	mov	r0, sl
 800ee30:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800ee34:	4659      	mov	r1, fp
 800ee36:	f7f1 fc07 	bl	8000648 <__aeabi_dmul>
 800ee3a:	460b      	mov	r3, r1
 800ee3c:	4303      	orrs	r3, r0
 800ee3e:	bf08      	it	eq
 800ee40:	2322      	moveq	r3, #34	; 0x22
 800ee42:	4682      	mov	sl, r0
 800ee44:	468b      	mov	fp, r1
 800ee46:	bf08      	it	eq
 800ee48:	6023      	streq	r3, [r4, #0]
 800ee4a:	e62b      	b.n	800eaa4 <_strtod_l+0x4ac>
 800ee4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ee50:	fa02 f303 	lsl.w	r3, r2, r3
 800ee54:	ea03 0a0a 	and.w	sl, r3, sl
 800ee58:	e6de      	b.n	800ec18 <_strtod_l+0x620>
 800ee5a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ee5e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ee62:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ee66:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ee6a:	fa01 f308 	lsl.w	r3, r1, r8
 800ee6e:	930c      	str	r3, [sp, #48]	; 0x30
 800ee70:	9111      	str	r1, [sp, #68]	; 0x44
 800ee72:	e741      	b.n	800ecf8 <_strtod_l+0x700>
 800ee74:	2300      	movs	r3, #0
 800ee76:	930c      	str	r3, [sp, #48]	; 0x30
 800ee78:	2301      	movs	r3, #1
 800ee7a:	9311      	str	r3, [sp, #68]	; 0x44
 800ee7c:	e73c      	b.n	800ecf8 <_strtod_l+0x700>
 800ee7e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ee80:	4642      	mov	r2, r8
 800ee82:	4620      	mov	r0, r4
 800ee84:	f002 f99c 	bl	80111c0 <__lshift>
 800ee88:	901e      	str	r0, [sp, #120]	; 0x78
 800ee8a:	2800      	cmp	r0, #0
 800ee8c:	f47f af66 	bne.w	800ed5c <_strtod_l+0x764>
 800ee90:	e5fe      	b.n	800ea90 <_strtod_l+0x498>
 800ee92:	465f      	mov	r7, fp
 800ee94:	d16e      	bne.n	800ef74 <_strtod_l+0x97c>
 800ee96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ee98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ee9c:	b342      	cbz	r2, 800eef0 <_strtod_l+0x8f8>
 800ee9e:	4a32      	ldr	r2, [pc, #200]	; (800ef68 <_strtod_l+0x970>)
 800eea0:	4293      	cmp	r3, r2
 800eea2:	d128      	bne.n	800eef6 <_strtod_l+0x8fe>
 800eea4:	9b04      	ldr	r3, [sp, #16]
 800eea6:	4650      	mov	r0, sl
 800eea8:	b1eb      	cbz	r3, 800eee6 <_strtod_l+0x8ee>
 800eeaa:	4a2d      	ldr	r2, [pc, #180]	; (800ef60 <_strtod_l+0x968>)
 800eeac:	403a      	ands	r2, r7
 800eeae:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800eeb2:	f04f 31ff 	mov.w	r1, #4294967295
 800eeb6:	d819      	bhi.n	800eeec <_strtod_l+0x8f4>
 800eeb8:	0d12      	lsrs	r2, r2, #20
 800eeba:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800eebe:	fa01 f303 	lsl.w	r3, r1, r3
 800eec2:	4298      	cmp	r0, r3
 800eec4:	d117      	bne.n	800eef6 <_strtod_l+0x8fe>
 800eec6:	4b29      	ldr	r3, [pc, #164]	; (800ef6c <_strtod_l+0x974>)
 800eec8:	429f      	cmp	r7, r3
 800eeca:	d102      	bne.n	800eed2 <_strtod_l+0x8da>
 800eecc:	3001      	adds	r0, #1
 800eece:	f43f addf 	beq.w	800ea90 <_strtod_l+0x498>
 800eed2:	4b23      	ldr	r3, [pc, #140]	; (800ef60 <_strtod_l+0x968>)
 800eed4:	403b      	ands	r3, r7
 800eed6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800eeda:	f04f 0a00 	mov.w	sl, #0
 800eede:	9b04      	ldr	r3, [sp, #16]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d1a0      	bne.n	800ee26 <_strtod_l+0x82e>
 800eee4:	e5de      	b.n	800eaa4 <_strtod_l+0x4ac>
 800eee6:	f04f 33ff 	mov.w	r3, #4294967295
 800eeea:	e7ea      	b.n	800eec2 <_strtod_l+0x8ca>
 800eeec:	460b      	mov	r3, r1
 800eeee:	e7e8      	b.n	800eec2 <_strtod_l+0x8ca>
 800eef0:	ea53 030a 	orrs.w	r3, r3, sl
 800eef4:	d088      	beq.n	800ee08 <_strtod_l+0x810>
 800eef6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eef8:	b1db      	cbz	r3, 800ef32 <_strtod_l+0x93a>
 800eefa:	423b      	tst	r3, r7
 800eefc:	d0ef      	beq.n	800eede <_strtod_l+0x8e6>
 800eefe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ef00:	9a04      	ldr	r2, [sp, #16]
 800ef02:	4650      	mov	r0, sl
 800ef04:	4659      	mov	r1, fp
 800ef06:	b1c3      	cbz	r3, 800ef3a <_strtod_l+0x942>
 800ef08:	f7ff fb5a 	bl	800e5c0 <sulp>
 800ef0c:	4602      	mov	r2, r0
 800ef0e:	460b      	mov	r3, r1
 800ef10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ef14:	f7f1 f9e2 	bl	80002dc <__adddf3>
 800ef18:	4682      	mov	sl, r0
 800ef1a:	468b      	mov	fp, r1
 800ef1c:	e7df      	b.n	800eede <_strtod_l+0x8e6>
 800ef1e:	4013      	ands	r3, r2
 800ef20:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ef24:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ef28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ef2c:	f04f 3aff 	mov.w	sl, #4294967295
 800ef30:	e7d5      	b.n	800eede <_strtod_l+0x8e6>
 800ef32:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ef34:	ea13 0f0a 	tst.w	r3, sl
 800ef38:	e7e0      	b.n	800eefc <_strtod_l+0x904>
 800ef3a:	f7ff fb41 	bl	800e5c0 <sulp>
 800ef3e:	4602      	mov	r2, r0
 800ef40:	460b      	mov	r3, r1
 800ef42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ef46:	f7f1 f9c7 	bl	80002d8 <__aeabi_dsub>
 800ef4a:	2200      	movs	r2, #0
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	4682      	mov	sl, r0
 800ef50:	468b      	mov	fp, r1
 800ef52:	f7f1 fde1 	bl	8000b18 <__aeabi_dcmpeq>
 800ef56:	2800      	cmp	r0, #0
 800ef58:	d0c1      	beq.n	800eede <_strtod_l+0x8e6>
 800ef5a:	e60e      	b.n	800eb7a <_strtod_l+0x582>
 800ef5c:	fffffc02 	.word	0xfffffc02
 800ef60:	7ff00000 	.word	0x7ff00000
 800ef64:	39500000 	.word	0x39500000
 800ef68:	000fffff 	.word	0x000fffff
 800ef6c:	7fefffff 	.word	0x7fefffff
 800ef70:	08013808 	.word	0x08013808
 800ef74:	4631      	mov	r1, r6
 800ef76:	4628      	mov	r0, r5
 800ef78:	f002 fb0a 	bl	8011590 <__ratio>
 800ef7c:	ec59 8b10 	vmov	r8, r9, d0
 800ef80:	ee10 0a10 	vmov	r0, s0
 800ef84:	2200      	movs	r2, #0
 800ef86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ef8a:	4649      	mov	r1, r9
 800ef8c:	f7f1 fdd8 	bl	8000b40 <__aeabi_dcmple>
 800ef90:	2800      	cmp	r0, #0
 800ef92:	d07c      	beq.n	800f08e <_strtod_l+0xa96>
 800ef94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d04c      	beq.n	800f034 <_strtod_l+0xa3c>
 800ef9a:	4b95      	ldr	r3, [pc, #596]	; (800f1f0 <_strtod_l+0xbf8>)
 800ef9c:	2200      	movs	r2, #0
 800ef9e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800efa2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f1f0 <_strtod_l+0xbf8>
 800efa6:	f04f 0800 	mov.w	r8, #0
 800efaa:	4b92      	ldr	r3, [pc, #584]	; (800f1f4 <_strtod_l+0xbfc>)
 800efac:	403b      	ands	r3, r7
 800efae:	9311      	str	r3, [sp, #68]	; 0x44
 800efb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800efb2:	4b91      	ldr	r3, [pc, #580]	; (800f1f8 <_strtod_l+0xc00>)
 800efb4:	429a      	cmp	r2, r3
 800efb6:	f040 80b2 	bne.w	800f11e <_strtod_l+0xb26>
 800efba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800efbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800efc2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800efc6:	ec4b ab10 	vmov	d0, sl, fp
 800efca:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800efce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800efd2:	f002 fa05 	bl	80113e0 <__ulp>
 800efd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800efda:	ec53 2b10 	vmov	r2, r3, d0
 800efde:	f7f1 fb33 	bl	8000648 <__aeabi_dmul>
 800efe2:	4652      	mov	r2, sl
 800efe4:	465b      	mov	r3, fp
 800efe6:	f7f1 f979 	bl	80002dc <__adddf3>
 800efea:	460b      	mov	r3, r1
 800efec:	4981      	ldr	r1, [pc, #516]	; (800f1f4 <_strtod_l+0xbfc>)
 800efee:	4a83      	ldr	r2, [pc, #524]	; (800f1fc <_strtod_l+0xc04>)
 800eff0:	4019      	ands	r1, r3
 800eff2:	4291      	cmp	r1, r2
 800eff4:	4682      	mov	sl, r0
 800eff6:	d95e      	bls.n	800f0b6 <_strtod_l+0xabe>
 800eff8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800effa:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800effe:	4293      	cmp	r3, r2
 800f000:	d103      	bne.n	800f00a <_strtod_l+0xa12>
 800f002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f004:	3301      	adds	r3, #1
 800f006:	f43f ad43 	beq.w	800ea90 <_strtod_l+0x498>
 800f00a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800f208 <_strtod_l+0xc10>
 800f00e:	f04f 3aff 	mov.w	sl, #4294967295
 800f012:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f014:	4620      	mov	r0, r4
 800f016:	f001 feb7 	bl	8010d88 <_Bfree>
 800f01a:	9907      	ldr	r1, [sp, #28]
 800f01c:	4620      	mov	r0, r4
 800f01e:	f001 feb3 	bl	8010d88 <_Bfree>
 800f022:	4631      	mov	r1, r6
 800f024:	4620      	mov	r0, r4
 800f026:	f001 feaf 	bl	8010d88 <_Bfree>
 800f02a:	4629      	mov	r1, r5
 800f02c:	4620      	mov	r0, r4
 800f02e:	f001 feab 	bl	8010d88 <_Bfree>
 800f032:	e613      	b.n	800ec5c <_strtod_l+0x664>
 800f034:	f1ba 0f00 	cmp.w	sl, #0
 800f038:	d11b      	bne.n	800f072 <_strtod_l+0xa7a>
 800f03a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f03e:	b9f3      	cbnz	r3, 800f07e <_strtod_l+0xa86>
 800f040:	4b6b      	ldr	r3, [pc, #428]	; (800f1f0 <_strtod_l+0xbf8>)
 800f042:	2200      	movs	r2, #0
 800f044:	4640      	mov	r0, r8
 800f046:	4649      	mov	r1, r9
 800f048:	f7f1 fd70 	bl	8000b2c <__aeabi_dcmplt>
 800f04c:	b9d0      	cbnz	r0, 800f084 <_strtod_l+0xa8c>
 800f04e:	4640      	mov	r0, r8
 800f050:	4649      	mov	r1, r9
 800f052:	4b6b      	ldr	r3, [pc, #428]	; (800f200 <_strtod_l+0xc08>)
 800f054:	2200      	movs	r2, #0
 800f056:	f7f1 faf7 	bl	8000648 <__aeabi_dmul>
 800f05a:	4680      	mov	r8, r0
 800f05c:	4689      	mov	r9, r1
 800f05e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f062:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800f066:	931b      	str	r3, [sp, #108]	; 0x6c
 800f068:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800f06c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f070:	e79b      	b.n	800efaa <_strtod_l+0x9b2>
 800f072:	f1ba 0f01 	cmp.w	sl, #1
 800f076:	d102      	bne.n	800f07e <_strtod_l+0xa86>
 800f078:	2f00      	cmp	r7, #0
 800f07a:	f43f ad7e 	beq.w	800eb7a <_strtod_l+0x582>
 800f07e:	4b61      	ldr	r3, [pc, #388]	; (800f204 <_strtod_l+0xc0c>)
 800f080:	2200      	movs	r2, #0
 800f082:	e78c      	b.n	800ef9e <_strtod_l+0x9a6>
 800f084:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800f200 <_strtod_l+0xc08>
 800f088:	f04f 0800 	mov.w	r8, #0
 800f08c:	e7e7      	b.n	800f05e <_strtod_l+0xa66>
 800f08e:	4b5c      	ldr	r3, [pc, #368]	; (800f200 <_strtod_l+0xc08>)
 800f090:	4640      	mov	r0, r8
 800f092:	4649      	mov	r1, r9
 800f094:	2200      	movs	r2, #0
 800f096:	f7f1 fad7 	bl	8000648 <__aeabi_dmul>
 800f09a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f09c:	4680      	mov	r8, r0
 800f09e:	4689      	mov	r9, r1
 800f0a0:	b933      	cbnz	r3, 800f0b0 <_strtod_l+0xab8>
 800f0a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f0a6:	9012      	str	r0, [sp, #72]	; 0x48
 800f0a8:	9313      	str	r3, [sp, #76]	; 0x4c
 800f0aa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f0ae:	e7dd      	b.n	800f06c <_strtod_l+0xa74>
 800f0b0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800f0b4:	e7f9      	b.n	800f0aa <_strtod_l+0xab2>
 800f0b6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f0ba:	9b04      	ldr	r3, [sp, #16]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d1a8      	bne.n	800f012 <_strtod_l+0xa1a>
 800f0c0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f0c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f0c6:	0d1b      	lsrs	r3, r3, #20
 800f0c8:	051b      	lsls	r3, r3, #20
 800f0ca:	429a      	cmp	r2, r3
 800f0cc:	d1a1      	bne.n	800f012 <_strtod_l+0xa1a>
 800f0ce:	4640      	mov	r0, r8
 800f0d0:	4649      	mov	r1, r9
 800f0d2:	f7f1 fe19 	bl	8000d08 <__aeabi_d2lz>
 800f0d6:	f7f1 fa89 	bl	80005ec <__aeabi_l2d>
 800f0da:	4602      	mov	r2, r0
 800f0dc:	460b      	mov	r3, r1
 800f0de:	4640      	mov	r0, r8
 800f0e0:	4649      	mov	r1, r9
 800f0e2:	f7f1 f8f9 	bl	80002d8 <__aeabi_dsub>
 800f0e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f0e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f0ec:	ea43 030a 	orr.w	r3, r3, sl
 800f0f0:	4313      	orrs	r3, r2
 800f0f2:	4680      	mov	r8, r0
 800f0f4:	4689      	mov	r9, r1
 800f0f6:	d053      	beq.n	800f1a0 <_strtod_l+0xba8>
 800f0f8:	a335      	add	r3, pc, #212	; (adr r3, 800f1d0 <_strtod_l+0xbd8>)
 800f0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0fe:	f7f1 fd15 	bl	8000b2c <__aeabi_dcmplt>
 800f102:	2800      	cmp	r0, #0
 800f104:	f47f acce 	bne.w	800eaa4 <_strtod_l+0x4ac>
 800f108:	a333      	add	r3, pc, #204	; (adr r3, 800f1d8 <_strtod_l+0xbe0>)
 800f10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f10e:	4640      	mov	r0, r8
 800f110:	4649      	mov	r1, r9
 800f112:	f7f1 fd29 	bl	8000b68 <__aeabi_dcmpgt>
 800f116:	2800      	cmp	r0, #0
 800f118:	f43f af7b 	beq.w	800f012 <_strtod_l+0xa1a>
 800f11c:	e4c2      	b.n	800eaa4 <_strtod_l+0x4ac>
 800f11e:	9b04      	ldr	r3, [sp, #16]
 800f120:	b333      	cbz	r3, 800f170 <_strtod_l+0xb78>
 800f122:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f124:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f128:	d822      	bhi.n	800f170 <_strtod_l+0xb78>
 800f12a:	a32d      	add	r3, pc, #180	; (adr r3, 800f1e0 <_strtod_l+0xbe8>)
 800f12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f130:	4640      	mov	r0, r8
 800f132:	4649      	mov	r1, r9
 800f134:	f7f1 fd04 	bl	8000b40 <__aeabi_dcmple>
 800f138:	b1a0      	cbz	r0, 800f164 <_strtod_l+0xb6c>
 800f13a:	4649      	mov	r1, r9
 800f13c:	4640      	mov	r0, r8
 800f13e:	f7f1 fd5b 	bl	8000bf8 <__aeabi_d2uiz>
 800f142:	2801      	cmp	r0, #1
 800f144:	bf38      	it	cc
 800f146:	2001      	movcc	r0, #1
 800f148:	f7f1 fa04 	bl	8000554 <__aeabi_ui2d>
 800f14c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f14e:	4680      	mov	r8, r0
 800f150:	4689      	mov	r9, r1
 800f152:	bb13      	cbnz	r3, 800f19a <_strtod_l+0xba2>
 800f154:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f158:	9014      	str	r0, [sp, #80]	; 0x50
 800f15a:	9315      	str	r3, [sp, #84]	; 0x54
 800f15c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f160:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f164:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f166:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f168:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f16c:	1a9b      	subs	r3, r3, r2
 800f16e:	930d      	str	r3, [sp, #52]	; 0x34
 800f170:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f174:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f178:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f17c:	f002 f930 	bl	80113e0 <__ulp>
 800f180:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f184:	ec53 2b10 	vmov	r2, r3, d0
 800f188:	f7f1 fa5e 	bl	8000648 <__aeabi_dmul>
 800f18c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f190:	f7f1 f8a4 	bl	80002dc <__adddf3>
 800f194:	4682      	mov	sl, r0
 800f196:	468b      	mov	fp, r1
 800f198:	e78f      	b.n	800f0ba <_strtod_l+0xac2>
 800f19a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800f19e:	e7dd      	b.n	800f15c <_strtod_l+0xb64>
 800f1a0:	a311      	add	r3, pc, #68	; (adr r3, 800f1e8 <_strtod_l+0xbf0>)
 800f1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a6:	f7f1 fcc1 	bl	8000b2c <__aeabi_dcmplt>
 800f1aa:	e7b4      	b.n	800f116 <_strtod_l+0xb1e>
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	930e      	str	r3, [sp, #56]	; 0x38
 800f1b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f1b2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f1b4:	6013      	str	r3, [r2, #0]
 800f1b6:	f7ff ba65 	b.w	800e684 <_strtod_l+0x8c>
 800f1ba:	2b65      	cmp	r3, #101	; 0x65
 800f1bc:	f43f ab5d 	beq.w	800e87a <_strtod_l+0x282>
 800f1c0:	2b45      	cmp	r3, #69	; 0x45
 800f1c2:	f43f ab5a 	beq.w	800e87a <_strtod_l+0x282>
 800f1c6:	2201      	movs	r2, #1
 800f1c8:	f7ff bb92 	b.w	800e8f0 <_strtod_l+0x2f8>
 800f1cc:	f3af 8000 	nop.w
 800f1d0:	94a03595 	.word	0x94a03595
 800f1d4:	3fdfffff 	.word	0x3fdfffff
 800f1d8:	35afe535 	.word	0x35afe535
 800f1dc:	3fe00000 	.word	0x3fe00000
 800f1e0:	ffc00000 	.word	0xffc00000
 800f1e4:	41dfffff 	.word	0x41dfffff
 800f1e8:	94a03595 	.word	0x94a03595
 800f1ec:	3fcfffff 	.word	0x3fcfffff
 800f1f0:	3ff00000 	.word	0x3ff00000
 800f1f4:	7ff00000 	.word	0x7ff00000
 800f1f8:	7fe00000 	.word	0x7fe00000
 800f1fc:	7c9fffff 	.word	0x7c9fffff
 800f200:	3fe00000 	.word	0x3fe00000
 800f204:	bff00000 	.word	0xbff00000
 800f208:	7fefffff 	.word	0x7fefffff

0800f20c <strtod>:
 800f20c:	460a      	mov	r2, r1
 800f20e:	4601      	mov	r1, r0
 800f210:	4802      	ldr	r0, [pc, #8]	; (800f21c <strtod+0x10>)
 800f212:	4b03      	ldr	r3, [pc, #12]	; (800f220 <strtod+0x14>)
 800f214:	6800      	ldr	r0, [r0, #0]
 800f216:	f7ff b9ef 	b.w	800e5f8 <_strtod_l>
 800f21a:	bf00      	nop
 800f21c:	2000002c 	.word	0x2000002c
 800f220:	20000094 	.word	0x20000094

0800f224 <_strtol_l.isra.0>:
 800f224:	2b01      	cmp	r3, #1
 800f226:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f22a:	d001      	beq.n	800f230 <_strtol_l.isra.0+0xc>
 800f22c:	2b24      	cmp	r3, #36	; 0x24
 800f22e:	d906      	bls.n	800f23e <_strtol_l.isra.0+0x1a>
 800f230:	f7fe fc8e 	bl	800db50 <__errno>
 800f234:	2316      	movs	r3, #22
 800f236:	6003      	str	r3, [r0, #0]
 800f238:	2000      	movs	r0, #0
 800f23a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f23e:	4f3a      	ldr	r7, [pc, #232]	; (800f328 <_strtol_l.isra.0+0x104>)
 800f240:	468e      	mov	lr, r1
 800f242:	4676      	mov	r6, lr
 800f244:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800f248:	5de5      	ldrb	r5, [r4, r7]
 800f24a:	f015 0508 	ands.w	r5, r5, #8
 800f24e:	d1f8      	bne.n	800f242 <_strtol_l.isra.0+0x1e>
 800f250:	2c2d      	cmp	r4, #45	; 0x2d
 800f252:	d134      	bne.n	800f2be <_strtol_l.isra.0+0x9a>
 800f254:	f89e 4000 	ldrb.w	r4, [lr]
 800f258:	f04f 0801 	mov.w	r8, #1
 800f25c:	f106 0e02 	add.w	lr, r6, #2
 800f260:	2b00      	cmp	r3, #0
 800f262:	d05c      	beq.n	800f31e <_strtol_l.isra.0+0xfa>
 800f264:	2b10      	cmp	r3, #16
 800f266:	d10c      	bne.n	800f282 <_strtol_l.isra.0+0x5e>
 800f268:	2c30      	cmp	r4, #48	; 0x30
 800f26a:	d10a      	bne.n	800f282 <_strtol_l.isra.0+0x5e>
 800f26c:	f89e 4000 	ldrb.w	r4, [lr]
 800f270:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f274:	2c58      	cmp	r4, #88	; 0x58
 800f276:	d14d      	bne.n	800f314 <_strtol_l.isra.0+0xf0>
 800f278:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800f27c:	2310      	movs	r3, #16
 800f27e:	f10e 0e02 	add.w	lr, lr, #2
 800f282:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800f286:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f28a:	2600      	movs	r6, #0
 800f28c:	fbbc f9f3 	udiv	r9, ip, r3
 800f290:	4635      	mov	r5, r6
 800f292:	fb03 ca19 	mls	sl, r3, r9, ip
 800f296:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800f29a:	2f09      	cmp	r7, #9
 800f29c:	d818      	bhi.n	800f2d0 <_strtol_l.isra.0+0xac>
 800f29e:	463c      	mov	r4, r7
 800f2a0:	42a3      	cmp	r3, r4
 800f2a2:	dd24      	ble.n	800f2ee <_strtol_l.isra.0+0xca>
 800f2a4:	2e00      	cmp	r6, #0
 800f2a6:	db1f      	blt.n	800f2e8 <_strtol_l.isra.0+0xc4>
 800f2a8:	45a9      	cmp	r9, r5
 800f2aa:	d31d      	bcc.n	800f2e8 <_strtol_l.isra.0+0xc4>
 800f2ac:	d101      	bne.n	800f2b2 <_strtol_l.isra.0+0x8e>
 800f2ae:	45a2      	cmp	sl, r4
 800f2b0:	db1a      	blt.n	800f2e8 <_strtol_l.isra.0+0xc4>
 800f2b2:	fb05 4503 	mla	r5, r5, r3, r4
 800f2b6:	2601      	movs	r6, #1
 800f2b8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800f2bc:	e7eb      	b.n	800f296 <_strtol_l.isra.0+0x72>
 800f2be:	2c2b      	cmp	r4, #43	; 0x2b
 800f2c0:	bf08      	it	eq
 800f2c2:	f89e 4000 	ldrbeq.w	r4, [lr]
 800f2c6:	46a8      	mov	r8, r5
 800f2c8:	bf08      	it	eq
 800f2ca:	f106 0e02 	addeq.w	lr, r6, #2
 800f2ce:	e7c7      	b.n	800f260 <_strtol_l.isra.0+0x3c>
 800f2d0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800f2d4:	2f19      	cmp	r7, #25
 800f2d6:	d801      	bhi.n	800f2dc <_strtol_l.isra.0+0xb8>
 800f2d8:	3c37      	subs	r4, #55	; 0x37
 800f2da:	e7e1      	b.n	800f2a0 <_strtol_l.isra.0+0x7c>
 800f2dc:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800f2e0:	2f19      	cmp	r7, #25
 800f2e2:	d804      	bhi.n	800f2ee <_strtol_l.isra.0+0xca>
 800f2e4:	3c57      	subs	r4, #87	; 0x57
 800f2e6:	e7db      	b.n	800f2a0 <_strtol_l.isra.0+0x7c>
 800f2e8:	f04f 36ff 	mov.w	r6, #4294967295
 800f2ec:	e7e4      	b.n	800f2b8 <_strtol_l.isra.0+0x94>
 800f2ee:	2e00      	cmp	r6, #0
 800f2f0:	da05      	bge.n	800f2fe <_strtol_l.isra.0+0xda>
 800f2f2:	2322      	movs	r3, #34	; 0x22
 800f2f4:	6003      	str	r3, [r0, #0]
 800f2f6:	4665      	mov	r5, ip
 800f2f8:	b942      	cbnz	r2, 800f30c <_strtol_l.isra.0+0xe8>
 800f2fa:	4628      	mov	r0, r5
 800f2fc:	e79d      	b.n	800f23a <_strtol_l.isra.0+0x16>
 800f2fe:	f1b8 0f00 	cmp.w	r8, #0
 800f302:	d000      	beq.n	800f306 <_strtol_l.isra.0+0xe2>
 800f304:	426d      	negs	r5, r5
 800f306:	2a00      	cmp	r2, #0
 800f308:	d0f7      	beq.n	800f2fa <_strtol_l.isra.0+0xd6>
 800f30a:	b10e      	cbz	r6, 800f310 <_strtol_l.isra.0+0xec>
 800f30c:	f10e 31ff 	add.w	r1, lr, #4294967295
 800f310:	6011      	str	r1, [r2, #0]
 800f312:	e7f2      	b.n	800f2fa <_strtol_l.isra.0+0xd6>
 800f314:	2430      	movs	r4, #48	; 0x30
 800f316:	2b00      	cmp	r3, #0
 800f318:	d1b3      	bne.n	800f282 <_strtol_l.isra.0+0x5e>
 800f31a:	2308      	movs	r3, #8
 800f31c:	e7b1      	b.n	800f282 <_strtol_l.isra.0+0x5e>
 800f31e:	2c30      	cmp	r4, #48	; 0x30
 800f320:	d0a4      	beq.n	800f26c <_strtol_l.isra.0+0x48>
 800f322:	230a      	movs	r3, #10
 800f324:	e7ad      	b.n	800f282 <_strtol_l.isra.0+0x5e>
 800f326:	bf00      	nop
 800f328:	08013831 	.word	0x08013831

0800f32c <strtol>:
 800f32c:	4613      	mov	r3, r2
 800f32e:	460a      	mov	r2, r1
 800f330:	4601      	mov	r1, r0
 800f332:	4802      	ldr	r0, [pc, #8]	; (800f33c <strtol+0x10>)
 800f334:	6800      	ldr	r0, [r0, #0]
 800f336:	f7ff bf75 	b.w	800f224 <_strtol_l.isra.0>
 800f33a:	bf00      	nop
 800f33c:	2000002c 	.word	0x2000002c

0800f340 <__swbuf_r>:
 800f340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f342:	460e      	mov	r6, r1
 800f344:	4614      	mov	r4, r2
 800f346:	4605      	mov	r5, r0
 800f348:	b118      	cbz	r0, 800f352 <__swbuf_r+0x12>
 800f34a:	6983      	ldr	r3, [r0, #24]
 800f34c:	b90b      	cbnz	r3, 800f352 <__swbuf_r+0x12>
 800f34e:	f001 f849 	bl	80103e4 <__sinit>
 800f352:	4b21      	ldr	r3, [pc, #132]	; (800f3d8 <__swbuf_r+0x98>)
 800f354:	429c      	cmp	r4, r3
 800f356:	d12b      	bne.n	800f3b0 <__swbuf_r+0x70>
 800f358:	686c      	ldr	r4, [r5, #4]
 800f35a:	69a3      	ldr	r3, [r4, #24]
 800f35c:	60a3      	str	r3, [r4, #8]
 800f35e:	89a3      	ldrh	r3, [r4, #12]
 800f360:	071a      	lsls	r2, r3, #28
 800f362:	d52f      	bpl.n	800f3c4 <__swbuf_r+0x84>
 800f364:	6923      	ldr	r3, [r4, #16]
 800f366:	b36b      	cbz	r3, 800f3c4 <__swbuf_r+0x84>
 800f368:	6923      	ldr	r3, [r4, #16]
 800f36a:	6820      	ldr	r0, [r4, #0]
 800f36c:	1ac0      	subs	r0, r0, r3
 800f36e:	6963      	ldr	r3, [r4, #20]
 800f370:	b2f6      	uxtb	r6, r6
 800f372:	4283      	cmp	r3, r0
 800f374:	4637      	mov	r7, r6
 800f376:	dc04      	bgt.n	800f382 <__swbuf_r+0x42>
 800f378:	4621      	mov	r1, r4
 800f37a:	4628      	mov	r0, r5
 800f37c:	f000 ff9e 	bl	80102bc <_fflush_r>
 800f380:	bb30      	cbnz	r0, 800f3d0 <__swbuf_r+0x90>
 800f382:	68a3      	ldr	r3, [r4, #8]
 800f384:	3b01      	subs	r3, #1
 800f386:	60a3      	str	r3, [r4, #8]
 800f388:	6823      	ldr	r3, [r4, #0]
 800f38a:	1c5a      	adds	r2, r3, #1
 800f38c:	6022      	str	r2, [r4, #0]
 800f38e:	701e      	strb	r6, [r3, #0]
 800f390:	6963      	ldr	r3, [r4, #20]
 800f392:	3001      	adds	r0, #1
 800f394:	4283      	cmp	r3, r0
 800f396:	d004      	beq.n	800f3a2 <__swbuf_r+0x62>
 800f398:	89a3      	ldrh	r3, [r4, #12]
 800f39a:	07db      	lsls	r3, r3, #31
 800f39c:	d506      	bpl.n	800f3ac <__swbuf_r+0x6c>
 800f39e:	2e0a      	cmp	r6, #10
 800f3a0:	d104      	bne.n	800f3ac <__swbuf_r+0x6c>
 800f3a2:	4621      	mov	r1, r4
 800f3a4:	4628      	mov	r0, r5
 800f3a6:	f000 ff89 	bl	80102bc <_fflush_r>
 800f3aa:	b988      	cbnz	r0, 800f3d0 <__swbuf_r+0x90>
 800f3ac:	4638      	mov	r0, r7
 800f3ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3b0:	4b0a      	ldr	r3, [pc, #40]	; (800f3dc <__swbuf_r+0x9c>)
 800f3b2:	429c      	cmp	r4, r3
 800f3b4:	d101      	bne.n	800f3ba <__swbuf_r+0x7a>
 800f3b6:	68ac      	ldr	r4, [r5, #8]
 800f3b8:	e7cf      	b.n	800f35a <__swbuf_r+0x1a>
 800f3ba:	4b09      	ldr	r3, [pc, #36]	; (800f3e0 <__swbuf_r+0xa0>)
 800f3bc:	429c      	cmp	r4, r3
 800f3be:	bf08      	it	eq
 800f3c0:	68ec      	ldreq	r4, [r5, #12]
 800f3c2:	e7ca      	b.n	800f35a <__swbuf_r+0x1a>
 800f3c4:	4621      	mov	r1, r4
 800f3c6:	4628      	mov	r0, r5
 800f3c8:	f000 f80c 	bl	800f3e4 <__swsetup_r>
 800f3cc:	2800      	cmp	r0, #0
 800f3ce:	d0cb      	beq.n	800f368 <__swbuf_r+0x28>
 800f3d0:	f04f 37ff 	mov.w	r7, #4294967295
 800f3d4:	e7ea      	b.n	800f3ac <__swbuf_r+0x6c>
 800f3d6:	bf00      	nop
 800f3d8:	080139e8 	.word	0x080139e8
 800f3dc:	08013a08 	.word	0x08013a08
 800f3e0:	080139c8 	.word	0x080139c8

0800f3e4 <__swsetup_r>:
 800f3e4:	4b32      	ldr	r3, [pc, #200]	; (800f4b0 <__swsetup_r+0xcc>)
 800f3e6:	b570      	push	{r4, r5, r6, lr}
 800f3e8:	681d      	ldr	r5, [r3, #0]
 800f3ea:	4606      	mov	r6, r0
 800f3ec:	460c      	mov	r4, r1
 800f3ee:	b125      	cbz	r5, 800f3fa <__swsetup_r+0x16>
 800f3f0:	69ab      	ldr	r3, [r5, #24]
 800f3f2:	b913      	cbnz	r3, 800f3fa <__swsetup_r+0x16>
 800f3f4:	4628      	mov	r0, r5
 800f3f6:	f000 fff5 	bl	80103e4 <__sinit>
 800f3fa:	4b2e      	ldr	r3, [pc, #184]	; (800f4b4 <__swsetup_r+0xd0>)
 800f3fc:	429c      	cmp	r4, r3
 800f3fe:	d10f      	bne.n	800f420 <__swsetup_r+0x3c>
 800f400:	686c      	ldr	r4, [r5, #4]
 800f402:	89a3      	ldrh	r3, [r4, #12]
 800f404:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f408:	0719      	lsls	r1, r3, #28
 800f40a:	d42c      	bmi.n	800f466 <__swsetup_r+0x82>
 800f40c:	06dd      	lsls	r5, r3, #27
 800f40e:	d411      	bmi.n	800f434 <__swsetup_r+0x50>
 800f410:	2309      	movs	r3, #9
 800f412:	6033      	str	r3, [r6, #0]
 800f414:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f418:	81a3      	strh	r3, [r4, #12]
 800f41a:	f04f 30ff 	mov.w	r0, #4294967295
 800f41e:	e03e      	b.n	800f49e <__swsetup_r+0xba>
 800f420:	4b25      	ldr	r3, [pc, #148]	; (800f4b8 <__swsetup_r+0xd4>)
 800f422:	429c      	cmp	r4, r3
 800f424:	d101      	bne.n	800f42a <__swsetup_r+0x46>
 800f426:	68ac      	ldr	r4, [r5, #8]
 800f428:	e7eb      	b.n	800f402 <__swsetup_r+0x1e>
 800f42a:	4b24      	ldr	r3, [pc, #144]	; (800f4bc <__swsetup_r+0xd8>)
 800f42c:	429c      	cmp	r4, r3
 800f42e:	bf08      	it	eq
 800f430:	68ec      	ldreq	r4, [r5, #12]
 800f432:	e7e6      	b.n	800f402 <__swsetup_r+0x1e>
 800f434:	0758      	lsls	r0, r3, #29
 800f436:	d512      	bpl.n	800f45e <__swsetup_r+0x7a>
 800f438:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f43a:	b141      	cbz	r1, 800f44e <__swsetup_r+0x6a>
 800f43c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f440:	4299      	cmp	r1, r3
 800f442:	d002      	beq.n	800f44a <__swsetup_r+0x66>
 800f444:	4630      	mov	r0, r6
 800f446:	f002 f929 	bl	801169c <_free_r>
 800f44a:	2300      	movs	r3, #0
 800f44c:	6363      	str	r3, [r4, #52]	; 0x34
 800f44e:	89a3      	ldrh	r3, [r4, #12]
 800f450:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f454:	81a3      	strh	r3, [r4, #12]
 800f456:	2300      	movs	r3, #0
 800f458:	6063      	str	r3, [r4, #4]
 800f45a:	6923      	ldr	r3, [r4, #16]
 800f45c:	6023      	str	r3, [r4, #0]
 800f45e:	89a3      	ldrh	r3, [r4, #12]
 800f460:	f043 0308 	orr.w	r3, r3, #8
 800f464:	81a3      	strh	r3, [r4, #12]
 800f466:	6923      	ldr	r3, [r4, #16]
 800f468:	b94b      	cbnz	r3, 800f47e <__swsetup_r+0x9a>
 800f46a:	89a3      	ldrh	r3, [r4, #12]
 800f46c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f470:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f474:	d003      	beq.n	800f47e <__swsetup_r+0x9a>
 800f476:	4621      	mov	r1, r4
 800f478:	4630      	mov	r0, r6
 800f47a:	f001 fbeb 	bl	8010c54 <__smakebuf_r>
 800f47e:	89a0      	ldrh	r0, [r4, #12]
 800f480:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f484:	f010 0301 	ands.w	r3, r0, #1
 800f488:	d00a      	beq.n	800f4a0 <__swsetup_r+0xbc>
 800f48a:	2300      	movs	r3, #0
 800f48c:	60a3      	str	r3, [r4, #8]
 800f48e:	6963      	ldr	r3, [r4, #20]
 800f490:	425b      	negs	r3, r3
 800f492:	61a3      	str	r3, [r4, #24]
 800f494:	6923      	ldr	r3, [r4, #16]
 800f496:	b943      	cbnz	r3, 800f4aa <__swsetup_r+0xc6>
 800f498:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f49c:	d1ba      	bne.n	800f414 <__swsetup_r+0x30>
 800f49e:	bd70      	pop	{r4, r5, r6, pc}
 800f4a0:	0781      	lsls	r1, r0, #30
 800f4a2:	bf58      	it	pl
 800f4a4:	6963      	ldrpl	r3, [r4, #20]
 800f4a6:	60a3      	str	r3, [r4, #8]
 800f4a8:	e7f4      	b.n	800f494 <__swsetup_r+0xb0>
 800f4aa:	2000      	movs	r0, #0
 800f4ac:	e7f7      	b.n	800f49e <__swsetup_r+0xba>
 800f4ae:	bf00      	nop
 800f4b0:	2000002c 	.word	0x2000002c
 800f4b4:	080139e8 	.word	0x080139e8
 800f4b8:	08013a08 	.word	0x08013a08
 800f4bc:	080139c8 	.word	0x080139c8

0800f4c0 <quorem>:
 800f4c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4c4:	6903      	ldr	r3, [r0, #16]
 800f4c6:	690c      	ldr	r4, [r1, #16]
 800f4c8:	42a3      	cmp	r3, r4
 800f4ca:	4607      	mov	r7, r0
 800f4cc:	f2c0 8081 	blt.w	800f5d2 <quorem+0x112>
 800f4d0:	3c01      	subs	r4, #1
 800f4d2:	f101 0814 	add.w	r8, r1, #20
 800f4d6:	f100 0514 	add.w	r5, r0, #20
 800f4da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f4de:	9301      	str	r3, [sp, #4]
 800f4e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f4e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f4e8:	3301      	adds	r3, #1
 800f4ea:	429a      	cmp	r2, r3
 800f4ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f4f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f4f4:	fbb2 f6f3 	udiv	r6, r2, r3
 800f4f8:	d331      	bcc.n	800f55e <quorem+0x9e>
 800f4fa:	f04f 0e00 	mov.w	lr, #0
 800f4fe:	4640      	mov	r0, r8
 800f500:	46ac      	mov	ip, r5
 800f502:	46f2      	mov	sl, lr
 800f504:	f850 2b04 	ldr.w	r2, [r0], #4
 800f508:	b293      	uxth	r3, r2
 800f50a:	fb06 e303 	mla	r3, r6, r3, lr
 800f50e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f512:	b29b      	uxth	r3, r3
 800f514:	ebaa 0303 	sub.w	r3, sl, r3
 800f518:	0c12      	lsrs	r2, r2, #16
 800f51a:	f8dc a000 	ldr.w	sl, [ip]
 800f51e:	fb06 e202 	mla	r2, r6, r2, lr
 800f522:	fa13 f38a 	uxtah	r3, r3, sl
 800f526:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f52a:	fa1f fa82 	uxth.w	sl, r2
 800f52e:	f8dc 2000 	ldr.w	r2, [ip]
 800f532:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800f536:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f53a:	b29b      	uxth	r3, r3
 800f53c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f540:	4581      	cmp	r9, r0
 800f542:	f84c 3b04 	str.w	r3, [ip], #4
 800f546:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f54a:	d2db      	bcs.n	800f504 <quorem+0x44>
 800f54c:	f855 300b 	ldr.w	r3, [r5, fp]
 800f550:	b92b      	cbnz	r3, 800f55e <quorem+0x9e>
 800f552:	9b01      	ldr	r3, [sp, #4]
 800f554:	3b04      	subs	r3, #4
 800f556:	429d      	cmp	r5, r3
 800f558:	461a      	mov	r2, r3
 800f55a:	d32e      	bcc.n	800f5ba <quorem+0xfa>
 800f55c:	613c      	str	r4, [r7, #16]
 800f55e:	4638      	mov	r0, r7
 800f560:	f001 fe9a 	bl	8011298 <__mcmp>
 800f564:	2800      	cmp	r0, #0
 800f566:	db24      	blt.n	800f5b2 <quorem+0xf2>
 800f568:	3601      	adds	r6, #1
 800f56a:	4628      	mov	r0, r5
 800f56c:	f04f 0c00 	mov.w	ip, #0
 800f570:	f858 2b04 	ldr.w	r2, [r8], #4
 800f574:	f8d0 e000 	ldr.w	lr, [r0]
 800f578:	b293      	uxth	r3, r2
 800f57a:	ebac 0303 	sub.w	r3, ip, r3
 800f57e:	0c12      	lsrs	r2, r2, #16
 800f580:	fa13 f38e 	uxtah	r3, r3, lr
 800f584:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f588:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f58c:	b29b      	uxth	r3, r3
 800f58e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f592:	45c1      	cmp	r9, r8
 800f594:	f840 3b04 	str.w	r3, [r0], #4
 800f598:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f59c:	d2e8      	bcs.n	800f570 <quorem+0xb0>
 800f59e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f5a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f5a6:	b922      	cbnz	r2, 800f5b2 <quorem+0xf2>
 800f5a8:	3b04      	subs	r3, #4
 800f5aa:	429d      	cmp	r5, r3
 800f5ac:	461a      	mov	r2, r3
 800f5ae:	d30a      	bcc.n	800f5c6 <quorem+0x106>
 800f5b0:	613c      	str	r4, [r7, #16]
 800f5b2:	4630      	mov	r0, r6
 800f5b4:	b003      	add	sp, #12
 800f5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5ba:	6812      	ldr	r2, [r2, #0]
 800f5bc:	3b04      	subs	r3, #4
 800f5be:	2a00      	cmp	r2, #0
 800f5c0:	d1cc      	bne.n	800f55c <quorem+0x9c>
 800f5c2:	3c01      	subs	r4, #1
 800f5c4:	e7c7      	b.n	800f556 <quorem+0x96>
 800f5c6:	6812      	ldr	r2, [r2, #0]
 800f5c8:	3b04      	subs	r3, #4
 800f5ca:	2a00      	cmp	r2, #0
 800f5cc:	d1f0      	bne.n	800f5b0 <quorem+0xf0>
 800f5ce:	3c01      	subs	r4, #1
 800f5d0:	e7eb      	b.n	800f5aa <quorem+0xea>
 800f5d2:	2000      	movs	r0, #0
 800f5d4:	e7ee      	b.n	800f5b4 <quorem+0xf4>
	...

0800f5d8 <_dtoa_r>:
 800f5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5dc:	ed2d 8b02 	vpush	{d8}
 800f5e0:	ec57 6b10 	vmov	r6, r7, d0
 800f5e4:	b095      	sub	sp, #84	; 0x54
 800f5e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f5e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f5ec:	9105      	str	r1, [sp, #20]
 800f5ee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800f5f2:	4604      	mov	r4, r0
 800f5f4:	9209      	str	r2, [sp, #36]	; 0x24
 800f5f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800f5f8:	b975      	cbnz	r5, 800f618 <_dtoa_r+0x40>
 800f5fa:	2010      	movs	r0, #16
 800f5fc:	f001 fb6a 	bl	8010cd4 <malloc>
 800f600:	4602      	mov	r2, r0
 800f602:	6260      	str	r0, [r4, #36]	; 0x24
 800f604:	b920      	cbnz	r0, 800f610 <_dtoa_r+0x38>
 800f606:	4bb2      	ldr	r3, [pc, #712]	; (800f8d0 <_dtoa_r+0x2f8>)
 800f608:	21ea      	movs	r1, #234	; 0xea
 800f60a:	48b2      	ldr	r0, [pc, #712]	; (800f8d4 <_dtoa_r+0x2fc>)
 800f60c:	f002 fad8 	bl	8011bc0 <__assert_func>
 800f610:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f614:	6005      	str	r5, [r0, #0]
 800f616:	60c5      	str	r5, [r0, #12]
 800f618:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f61a:	6819      	ldr	r1, [r3, #0]
 800f61c:	b151      	cbz	r1, 800f634 <_dtoa_r+0x5c>
 800f61e:	685a      	ldr	r2, [r3, #4]
 800f620:	604a      	str	r2, [r1, #4]
 800f622:	2301      	movs	r3, #1
 800f624:	4093      	lsls	r3, r2
 800f626:	608b      	str	r3, [r1, #8]
 800f628:	4620      	mov	r0, r4
 800f62a:	f001 fbad 	bl	8010d88 <_Bfree>
 800f62e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f630:	2200      	movs	r2, #0
 800f632:	601a      	str	r2, [r3, #0]
 800f634:	1e3b      	subs	r3, r7, #0
 800f636:	bfb9      	ittee	lt
 800f638:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f63c:	9303      	strlt	r3, [sp, #12]
 800f63e:	2300      	movge	r3, #0
 800f640:	f8c8 3000 	strge.w	r3, [r8]
 800f644:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800f648:	4ba3      	ldr	r3, [pc, #652]	; (800f8d8 <_dtoa_r+0x300>)
 800f64a:	bfbc      	itt	lt
 800f64c:	2201      	movlt	r2, #1
 800f64e:	f8c8 2000 	strlt.w	r2, [r8]
 800f652:	ea33 0309 	bics.w	r3, r3, r9
 800f656:	d11b      	bne.n	800f690 <_dtoa_r+0xb8>
 800f658:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f65a:	f242 730f 	movw	r3, #9999	; 0x270f
 800f65e:	6013      	str	r3, [r2, #0]
 800f660:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f664:	4333      	orrs	r3, r6
 800f666:	f000 857a 	beq.w	801015e <_dtoa_r+0xb86>
 800f66a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f66c:	b963      	cbnz	r3, 800f688 <_dtoa_r+0xb0>
 800f66e:	4b9b      	ldr	r3, [pc, #620]	; (800f8dc <_dtoa_r+0x304>)
 800f670:	e024      	b.n	800f6bc <_dtoa_r+0xe4>
 800f672:	4b9b      	ldr	r3, [pc, #620]	; (800f8e0 <_dtoa_r+0x308>)
 800f674:	9300      	str	r3, [sp, #0]
 800f676:	3308      	adds	r3, #8
 800f678:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f67a:	6013      	str	r3, [r2, #0]
 800f67c:	9800      	ldr	r0, [sp, #0]
 800f67e:	b015      	add	sp, #84	; 0x54
 800f680:	ecbd 8b02 	vpop	{d8}
 800f684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f688:	4b94      	ldr	r3, [pc, #592]	; (800f8dc <_dtoa_r+0x304>)
 800f68a:	9300      	str	r3, [sp, #0]
 800f68c:	3303      	adds	r3, #3
 800f68e:	e7f3      	b.n	800f678 <_dtoa_r+0xa0>
 800f690:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f694:	2200      	movs	r2, #0
 800f696:	ec51 0b17 	vmov	r0, r1, d7
 800f69a:	2300      	movs	r3, #0
 800f69c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800f6a0:	f7f1 fa3a 	bl	8000b18 <__aeabi_dcmpeq>
 800f6a4:	4680      	mov	r8, r0
 800f6a6:	b158      	cbz	r0, 800f6c0 <_dtoa_r+0xe8>
 800f6a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f6aa:	2301      	movs	r3, #1
 800f6ac:	6013      	str	r3, [r2, #0]
 800f6ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	f000 8551 	beq.w	8010158 <_dtoa_r+0xb80>
 800f6b6:	488b      	ldr	r0, [pc, #556]	; (800f8e4 <_dtoa_r+0x30c>)
 800f6b8:	6018      	str	r0, [r3, #0]
 800f6ba:	1e43      	subs	r3, r0, #1
 800f6bc:	9300      	str	r3, [sp, #0]
 800f6be:	e7dd      	b.n	800f67c <_dtoa_r+0xa4>
 800f6c0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f6c4:	aa12      	add	r2, sp, #72	; 0x48
 800f6c6:	a913      	add	r1, sp, #76	; 0x4c
 800f6c8:	4620      	mov	r0, r4
 800f6ca:	f001 ff05 	bl	80114d8 <__d2b>
 800f6ce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f6d2:	4683      	mov	fp, r0
 800f6d4:	2d00      	cmp	r5, #0
 800f6d6:	d07c      	beq.n	800f7d2 <_dtoa_r+0x1fa>
 800f6d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6da:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800f6de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f6e2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800f6e6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f6ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f6ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f6f2:	4b7d      	ldr	r3, [pc, #500]	; (800f8e8 <_dtoa_r+0x310>)
 800f6f4:	2200      	movs	r2, #0
 800f6f6:	4630      	mov	r0, r6
 800f6f8:	4639      	mov	r1, r7
 800f6fa:	f7f0 fded 	bl	80002d8 <__aeabi_dsub>
 800f6fe:	a36e      	add	r3, pc, #440	; (adr r3, 800f8b8 <_dtoa_r+0x2e0>)
 800f700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f704:	f7f0 ffa0 	bl	8000648 <__aeabi_dmul>
 800f708:	a36d      	add	r3, pc, #436	; (adr r3, 800f8c0 <_dtoa_r+0x2e8>)
 800f70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f70e:	f7f0 fde5 	bl	80002dc <__adddf3>
 800f712:	4606      	mov	r6, r0
 800f714:	4628      	mov	r0, r5
 800f716:	460f      	mov	r7, r1
 800f718:	f7f0 ff2c 	bl	8000574 <__aeabi_i2d>
 800f71c:	a36a      	add	r3, pc, #424	; (adr r3, 800f8c8 <_dtoa_r+0x2f0>)
 800f71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f722:	f7f0 ff91 	bl	8000648 <__aeabi_dmul>
 800f726:	4602      	mov	r2, r0
 800f728:	460b      	mov	r3, r1
 800f72a:	4630      	mov	r0, r6
 800f72c:	4639      	mov	r1, r7
 800f72e:	f7f0 fdd5 	bl	80002dc <__adddf3>
 800f732:	4606      	mov	r6, r0
 800f734:	460f      	mov	r7, r1
 800f736:	f7f1 fa37 	bl	8000ba8 <__aeabi_d2iz>
 800f73a:	2200      	movs	r2, #0
 800f73c:	4682      	mov	sl, r0
 800f73e:	2300      	movs	r3, #0
 800f740:	4630      	mov	r0, r6
 800f742:	4639      	mov	r1, r7
 800f744:	f7f1 f9f2 	bl	8000b2c <__aeabi_dcmplt>
 800f748:	b148      	cbz	r0, 800f75e <_dtoa_r+0x186>
 800f74a:	4650      	mov	r0, sl
 800f74c:	f7f0 ff12 	bl	8000574 <__aeabi_i2d>
 800f750:	4632      	mov	r2, r6
 800f752:	463b      	mov	r3, r7
 800f754:	f7f1 f9e0 	bl	8000b18 <__aeabi_dcmpeq>
 800f758:	b908      	cbnz	r0, 800f75e <_dtoa_r+0x186>
 800f75a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f75e:	f1ba 0f16 	cmp.w	sl, #22
 800f762:	d854      	bhi.n	800f80e <_dtoa_r+0x236>
 800f764:	4b61      	ldr	r3, [pc, #388]	; (800f8ec <_dtoa_r+0x314>)
 800f766:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f76e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f772:	f7f1 f9db 	bl	8000b2c <__aeabi_dcmplt>
 800f776:	2800      	cmp	r0, #0
 800f778:	d04b      	beq.n	800f812 <_dtoa_r+0x23a>
 800f77a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f77e:	2300      	movs	r3, #0
 800f780:	930e      	str	r3, [sp, #56]	; 0x38
 800f782:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f784:	1b5d      	subs	r5, r3, r5
 800f786:	1e6b      	subs	r3, r5, #1
 800f788:	9304      	str	r3, [sp, #16]
 800f78a:	bf43      	ittte	mi
 800f78c:	2300      	movmi	r3, #0
 800f78e:	f1c5 0801 	rsbmi	r8, r5, #1
 800f792:	9304      	strmi	r3, [sp, #16]
 800f794:	f04f 0800 	movpl.w	r8, #0
 800f798:	f1ba 0f00 	cmp.w	sl, #0
 800f79c:	db3b      	blt.n	800f816 <_dtoa_r+0x23e>
 800f79e:	9b04      	ldr	r3, [sp, #16]
 800f7a0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f7a4:	4453      	add	r3, sl
 800f7a6:	9304      	str	r3, [sp, #16]
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	9306      	str	r3, [sp, #24]
 800f7ac:	9b05      	ldr	r3, [sp, #20]
 800f7ae:	2b09      	cmp	r3, #9
 800f7b0:	d869      	bhi.n	800f886 <_dtoa_r+0x2ae>
 800f7b2:	2b05      	cmp	r3, #5
 800f7b4:	bfc4      	itt	gt
 800f7b6:	3b04      	subgt	r3, #4
 800f7b8:	9305      	strgt	r3, [sp, #20]
 800f7ba:	9b05      	ldr	r3, [sp, #20]
 800f7bc:	f1a3 0302 	sub.w	r3, r3, #2
 800f7c0:	bfcc      	ite	gt
 800f7c2:	2500      	movgt	r5, #0
 800f7c4:	2501      	movle	r5, #1
 800f7c6:	2b03      	cmp	r3, #3
 800f7c8:	d869      	bhi.n	800f89e <_dtoa_r+0x2c6>
 800f7ca:	e8df f003 	tbb	[pc, r3]
 800f7ce:	4e2c      	.short	0x4e2c
 800f7d0:	5a4c      	.short	0x5a4c
 800f7d2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800f7d6:	441d      	add	r5, r3
 800f7d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f7dc:	2b20      	cmp	r3, #32
 800f7de:	bfc1      	itttt	gt
 800f7e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f7e4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f7e8:	fa09 f303 	lslgt.w	r3, r9, r3
 800f7ec:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f7f0:	bfda      	itte	le
 800f7f2:	f1c3 0320 	rsble	r3, r3, #32
 800f7f6:	fa06 f003 	lslle.w	r0, r6, r3
 800f7fa:	4318      	orrgt	r0, r3
 800f7fc:	f7f0 feaa 	bl	8000554 <__aeabi_ui2d>
 800f800:	2301      	movs	r3, #1
 800f802:	4606      	mov	r6, r0
 800f804:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f808:	3d01      	subs	r5, #1
 800f80a:	9310      	str	r3, [sp, #64]	; 0x40
 800f80c:	e771      	b.n	800f6f2 <_dtoa_r+0x11a>
 800f80e:	2301      	movs	r3, #1
 800f810:	e7b6      	b.n	800f780 <_dtoa_r+0x1a8>
 800f812:	900e      	str	r0, [sp, #56]	; 0x38
 800f814:	e7b5      	b.n	800f782 <_dtoa_r+0x1aa>
 800f816:	f1ca 0300 	rsb	r3, sl, #0
 800f81a:	9306      	str	r3, [sp, #24]
 800f81c:	2300      	movs	r3, #0
 800f81e:	eba8 080a 	sub.w	r8, r8, sl
 800f822:	930d      	str	r3, [sp, #52]	; 0x34
 800f824:	e7c2      	b.n	800f7ac <_dtoa_r+0x1d4>
 800f826:	2300      	movs	r3, #0
 800f828:	9308      	str	r3, [sp, #32]
 800f82a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	dc39      	bgt.n	800f8a4 <_dtoa_r+0x2cc>
 800f830:	f04f 0901 	mov.w	r9, #1
 800f834:	f8cd 9004 	str.w	r9, [sp, #4]
 800f838:	464b      	mov	r3, r9
 800f83a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f83e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f840:	2200      	movs	r2, #0
 800f842:	6042      	str	r2, [r0, #4]
 800f844:	2204      	movs	r2, #4
 800f846:	f102 0614 	add.w	r6, r2, #20
 800f84a:	429e      	cmp	r6, r3
 800f84c:	6841      	ldr	r1, [r0, #4]
 800f84e:	d92f      	bls.n	800f8b0 <_dtoa_r+0x2d8>
 800f850:	4620      	mov	r0, r4
 800f852:	f001 fa59 	bl	8010d08 <_Balloc>
 800f856:	9000      	str	r0, [sp, #0]
 800f858:	2800      	cmp	r0, #0
 800f85a:	d14b      	bne.n	800f8f4 <_dtoa_r+0x31c>
 800f85c:	4b24      	ldr	r3, [pc, #144]	; (800f8f0 <_dtoa_r+0x318>)
 800f85e:	4602      	mov	r2, r0
 800f860:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f864:	e6d1      	b.n	800f60a <_dtoa_r+0x32>
 800f866:	2301      	movs	r3, #1
 800f868:	e7de      	b.n	800f828 <_dtoa_r+0x250>
 800f86a:	2300      	movs	r3, #0
 800f86c:	9308      	str	r3, [sp, #32]
 800f86e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f870:	eb0a 0903 	add.w	r9, sl, r3
 800f874:	f109 0301 	add.w	r3, r9, #1
 800f878:	2b01      	cmp	r3, #1
 800f87a:	9301      	str	r3, [sp, #4]
 800f87c:	bfb8      	it	lt
 800f87e:	2301      	movlt	r3, #1
 800f880:	e7dd      	b.n	800f83e <_dtoa_r+0x266>
 800f882:	2301      	movs	r3, #1
 800f884:	e7f2      	b.n	800f86c <_dtoa_r+0x294>
 800f886:	2501      	movs	r5, #1
 800f888:	2300      	movs	r3, #0
 800f88a:	9305      	str	r3, [sp, #20]
 800f88c:	9508      	str	r5, [sp, #32]
 800f88e:	f04f 39ff 	mov.w	r9, #4294967295
 800f892:	2200      	movs	r2, #0
 800f894:	f8cd 9004 	str.w	r9, [sp, #4]
 800f898:	2312      	movs	r3, #18
 800f89a:	9209      	str	r2, [sp, #36]	; 0x24
 800f89c:	e7cf      	b.n	800f83e <_dtoa_r+0x266>
 800f89e:	2301      	movs	r3, #1
 800f8a0:	9308      	str	r3, [sp, #32]
 800f8a2:	e7f4      	b.n	800f88e <_dtoa_r+0x2b6>
 800f8a4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f8a8:	f8cd 9004 	str.w	r9, [sp, #4]
 800f8ac:	464b      	mov	r3, r9
 800f8ae:	e7c6      	b.n	800f83e <_dtoa_r+0x266>
 800f8b0:	3101      	adds	r1, #1
 800f8b2:	6041      	str	r1, [r0, #4]
 800f8b4:	0052      	lsls	r2, r2, #1
 800f8b6:	e7c6      	b.n	800f846 <_dtoa_r+0x26e>
 800f8b8:	636f4361 	.word	0x636f4361
 800f8bc:	3fd287a7 	.word	0x3fd287a7
 800f8c0:	8b60c8b3 	.word	0x8b60c8b3
 800f8c4:	3fc68a28 	.word	0x3fc68a28
 800f8c8:	509f79fb 	.word	0x509f79fb
 800f8cc:	3fd34413 	.word	0x3fd34413
 800f8d0:	0801393e 	.word	0x0801393e
 800f8d4:	08013955 	.word	0x08013955
 800f8d8:	7ff00000 	.word	0x7ff00000
 800f8dc:	0801393a 	.word	0x0801393a
 800f8e0:	08013931 	.word	0x08013931
 800f8e4:	080137bd 	.word	0x080137bd
 800f8e8:	3ff80000 	.word	0x3ff80000
 800f8ec:	08013b30 	.word	0x08013b30
 800f8f0:	080139b4 	.word	0x080139b4
 800f8f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f8f6:	9a00      	ldr	r2, [sp, #0]
 800f8f8:	601a      	str	r2, [r3, #0]
 800f8fa:	9b01      	ldr	r3, [sp, #4]
 800f8fc:	2b0e      	cmp	r3, #14
 800f8fe:	f200 80ad 	bhi.w	800fa5c <_dtoa_r+0x484>
 800f902:	2d00      	cmp	r5, #0
 800f904:	f000 80aa 	beq.w	800fa5c <_dtoa_r+0x484>
 800f908:	f1ba 0f00 	cmp.w	sl, #0
 800f90c:	dd36      	ble.n	800f97c <_dtoa_r+0x3a4>
 800f90e:	4ac3      	ldr	r2, [pc, #780]	; (800fc1c <_dtoa_r+0x644>)
 800f910:	f00a 030f 	and.w	r3, sl, #15
 800f914:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f918:	ed93 7b00 	vldr	d7, [r3]
 800f91c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800f920:	ea4f 172a 	mov.w	r7, sl, asr #4
 800f924:	eeb0 8a47 	vmov.f32	s16, s14
 800f928:	eef0 8a67 	vmov.f32	s17, s15
 800f92c:	d016      	beq.n	800f95c <_dtoa_r+0x384>
 800f92e:	4bbc      	ldr	r3, [pc, #752]	; (800fc20 <_dtoa_r+0x648>)
 800f930:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f934:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f938:	f7f0 ffb0 	bl	800089c <__aeabi_ddiv>
 800f93c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f940:	f007 070f 	and.w	r7, r7, #15
 800f944:	2503      	movs	r5, #3
 800f946:	4eb6      	ldr	r6, [pc, #728]	; (800fc20 <_dtoa_r+0x648>)
 800f948:	b957      	cbnz	r7, 800f960 <_dtoa_r+0x388>
 800f94a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f94e:	ec53 2b18 	vmov	r2, r3, d8
 800f952:	f7f0 ffa3 	bl	800089c <__aeabi_ddiv>
 800f956:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f95a:	e029      	b.n	800f9b0 <_dtoa_r+0x3d8>
 800f95c:	2502      	movs	r5, #2
 800f95e:	e7f2      	b.n	800f946 <_dtoa_r+0x36e>
 800f960:	07f9      	lsls	r1, r7, #31
 800f962:	d508      	bpl.n	800f976 <_dtoa_r+0x39e>
 800f964:	ec51 0b18 	vmov	r0, r1, d8
 800f968:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f96c:	f7f0 fe6c 	bl	8000648 <__aeabi_dmul>
 800f970:	ec41 0b18 	vmov	d8, r0, r1
 800f974:	3501      	adds	r5, #1
 800f976:	107f      	asrs	r7, r7, #1
 800f978:	3608      	adds	r6, #8
 800f97a:	e7e5      	b.n	800f948 <_dtoa_r+0x370>
 800f97c:	f000 80a6 	beq.w	800facc <_dtoa_r+0x4f4>
 800f980:	f1ca 0600 	rsb	r6, sl, #0
 800f984:	4ba5      	ldr	r3, [pc, #660]	; (800fc1c <_dtoa_r+0x644>)
 800f986:	4fa6      	ldr	r7, [pc, #664]	; (800fc20 <_dtoa_r+0x648>)
 800f988:	f006 020f 	and.w	r2, r6, #15
 800f98c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f994:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f998:	f7f0 fe56 	bl	8000648 <__aeabi_dmul>
 800f99c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f9a0:	1136      	asrs	r6, r6, #4
 800f9a2:	2300      	movs	r3, #0
 800f9a4:	2502      	movs	r5, #2
 800f9a6:	2e00      	cmp	r6, #0
 800f9a8:	f040 8085 	bne.w	800fab6 <_dtoa_r+0x4de>
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d1d2      	bne.n	800f956 <_dtoa_r+0x37e>
 800f9b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	f000 808c 	beq.w	800fad0 <_dtoa_r+0x4f8>
 800f9b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f9bc:	4b99      	ldr	r3, [pc, #612]	; (800fc24 <_dtoa_r+0x64c>)
 800f9be:	2200      	movs	r2, #0
 800f9c0:	4630      	mov	r0, r6
 800f9c2:	4639      	mov	r1, r7
 800f9c4:	f7f1 f8b2 	bl	8000b2c <__aeabi_dcmplt>
 800f9c8:	2800      	cmp	r0, #0
 800f9ca:	f000 8081 	beq.w	800fad0 <_dtoa_r+0x4f8>
 800f9ce:	9b01      	ldr	r3, [sp, #4]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d07d      	beq.n	800fad0 <_dtoa_r+0x4f8>
 800f9d4:	f1b9 0f00 	cmp.w	r9, #0
 800f9d8:	dd3c      	ble.n	800fa54 <_dtoa_r+0x47c>
 800f9da:	f10a 33ff 	add.w	r3, sl, #4294967295
 800f9de:	9307      	str	r3, [sp, #28]
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	4b91      	ldr	r3, [pc, #580]	; (800fc28 <_dtoa_r+0x650>)
 800f9e4:	4630      	mov	r0, r6
 800f9e6:	4639      	mov	r1, r7
 800f9e8:	f7f0 fe2e 	bl	8000648 <__aeabi_dmul>
 800f9ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f9f0:	3501      	adds	r5, #1
 800f9f2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800f9f6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f9fa:	4628      	mov	r0, r5
 800f9fc:	f7f0 fdba 	bl	8000574 <__aeabi_i2d>
 800fa00:	4632      	mov	r2, r6
 800fa02:	463b      	mov	r3, r7
 800fa04:	f7f0 fe20 	bl	8000648 <__aeabi_dmul>
 800fa08:	4b88      	ldr	r3, [pc, #544]	; (800fc2c <_dtoa_r+0x654>)
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	f7f0 fc66 	bl	80002dc <__adddf3>
 800fa10:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800fa14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fa18:	9303      	str	r3, [sp, #12]
 800fa1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d15c      	bne.n	800fada <_dtoa_r+0x502>
 800fa20:	4b83      	ldr	r3, [pc, #524]	; (800fc30 <_dtoa_r+0x658>)
 800fa22:	2200      	movs	r2, #0
 800fa24:	4630      	mov	r0, r6
 800fa26:	4639      	mov	r1, r7
 800fa28:	f7f0 fc56 	bl	80002d8 <__aeabi_dsub>
 800fa2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa30:	4606      	mov	r6, r0
 800fa32:	460f      	mov	r7, r1
 800fa34:	f7f1 f898 	bl	8000b68 <__aeabi_dcmpgt>
 800fa38:	2800      	cmp	r0, #0
 800fa3a:	f040 8296 	bne.w	800ff6a <_dtoa_r+0x992>
 800fa3e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800fa42:	4630      	mov	r0, r6
 800fa44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa48:	4639      	mov	r1, r7
 800fa4a:	f7f1 f86f 	bl	8000b2c <__aeabi_dcmplt>
 800fa4e:	2800      	cmp	r0, #0
 800fa50:	f040 8288 	bne.w	800ff64 <_dtoa_r+0x98c>
 800fa54:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800fa58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fa5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	f2c0 8158 	blt.w	800fd14 <_dtoa_r+0x73c>
 800fa64:	f1ba 0f0e 	cmp.w	sl, #14
 800fa68:	f300 8154 	bgt.w	800fd14 <_dtoa_r+0x73c>
 800fa6c:	4b6b      	ldr	r3, [pc, #428]	; (800fc1c <_dtoa_r+0x644>)
 800fa6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fa72:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fa76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	f280 80e3 	bge.w	800fc44 <_dtoa_r+0x66c>
 800fa7e:	9b01      	ldr	r3, [sp, #4]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	f300 80df 	bgt.w	800fc44 <_dtoa_r+0x66c>
 800fa86:	f040 826d 	bne.w	800ff64 <_dtoa_r+0x98c>
 800fa8a:	4b69      	ldr	r3, [pc, #420]	; (800fc30 <_dtoa_r+0x658>)
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	4640      	mov	r0, r8
 800fa90:	4649      	mov	r1, r9
 800fa92:	f7f0 fdd9 	bl	8000648 <__aeabi_dmul>
 800fa96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa9a:	f7f1 f85b 	bl	8000b54 <__aeabi_dcmpge>
 800fa9e:	9e01      	ldr	r6, [sp, #4]
 800faa0:	4637      	mov	r7, r6
 800faa2:	2800      	cmp	r0, #0
 800faa4:	f040 8243 	bne.w	800ff2e <_dtoa_r+0x956>
 800faa8:	9d00      	ldr	r5, [sp, #0]
 800faaa:	2331      	movs	r3, #49	; 0x31
 800faac:	f805 3b01 	strb.w	r3, [r5], #1
 800fab0:	f10a 0a01 	add.w	sl, sl, #1
 800fab4:	e23f      	b.n	800ff36 <_dtoa_r+0x95e>
 800fab6:	07f2      	lsls	r2, r6, #31
 800fab8:	d505      	bpl.n	800fac6 <_dtoa_r+0x4ee>
 800faba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fabe:	f7f0 fdc3 	bl	8000648 <__aeabi_dmul>
 800fac2:	3501      	adds	r5, #1
 800fac4:	2301      	movs	r3, #1
 800fac6:	1076      	asrs	r6, r6, #1
 800fac8:	3708      	adds	r7, #8
 800faca:	e76c      	b.n	800f9a6 <_dtoa_r+0x3ce>
 800facc:	2502      	movs	r5, #2
 800face:	e76f      	b.n	800f9b0 <_dtoa_r+0x3d8>
 800fad0:	9b01      	ldr	r3, [sp, #4]
 800fad2:	f8cd a01c 	str.w	sl, [sp, #28]
 800fad6:	930c      	str	r3, [sp, #48]	; 0x30
 800fad8:	e78d      	b.n	800f9f6 <_dtoa_r+0x41e>
 800fada:	9900      	ldr	r1, [sp, #0]
 800fadc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800fade:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fae0:	4b4e      	ldr	r3, [pc, #312]	; (800fc1c <_dtoa_r+0x644>)
 800fae2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fae6:	4401      	add	r1, r0
 800fae8:	9102      	str	r1, [sp, #8]
 800faea:	9908      	ldr	r1, [sp, #32]
 800faec:	eeb0 8a47 	vmov.f32	s16, s14
 800faf0:	eef0 8a67 	vmov.f32	s17, s15
 800faf4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800faf8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fafc:	2900      	cmp	r1, #0
 800fafe:	d045      	beq.n	800fb8c <_dtoa_r+0x5b4>
 800fb00:	494c      	ldr	r1, [pc, #304]	; (800fc34 <_dtoa_r+0x65c>)
 800fb02:	2000      	movs	r0, #0
 800fb04:	f7f0 feca 	bl	800089c <__aeabi_ddiv>
 800fb08:	ec53 2b18 	vmov	r2, r3, d8
 800fb0c:	f7f0 fbe4 	bl	80002d8 <__aeabi_dsub>
 800fb10:	9d00      	ldr	r5, [sp, #0]
 800fb12:	ec41 0b18 	vmov	d8, r0, r1
 800fb16:	4639      	mov	r1, r7
 800fb18:	4630      	mov	r0, r6
 800fb1a:	f7f1 f845 	bl	8000ba8 <__aeabi_d2iz>
 800fb1e:	900c      	str	r0, [sp, #48]	; 0x30
 800fb20:	f7f0 fd28 	bl	8000574 <__aeabi_i2d>
 800fb24:	4602      	mov	r2, r0
 800fb26:	460b      	mov	r3, r1
 800fb28:	4630      	mov	r0, r6
 800fb2a:	4639      	mov	r1, r7
 800fb2c:	f7f0 fbd4 	bl	80002d8 <__aeabi_dsub>
 800fb30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fb32:	3330      	adds	r3, #48	; 0x30
 800fb34:	f805 3b01 	strb.w	r3, [r5], #1
 800fb38:	ec53 2b18 	vmov	r2, r3, d8
 800fb3c:	4606      	mov	r6, r0
 800fb3e:	460f      	mov	r7, r1
 800fb40:	f7f0 fff4 	bl	8000b2c <__aeabi_dcmplt>
 800fb44:	2800      	cmp	r0, #0
 800fb46:	d165      	bne.n	800fc14 <_dtoa_r+0x63c>
 800fb48:	4632      	mov	r2, r6
 800fb4a:	463b      	mov	r3, r7
 800fb4c:	4935      	ldr	r1, [pc, #212]	; (800fc24 <_dtoa_r+0x64c>)
 800fb4e:	2000      	movs	r0, #0
 800fb50:	f7f0 fbc2 	bl	80002d8 <__aeabi_dsub>
 800fb54:	ec53 2b18 	vmov	r2, r3, d8
 800fb58:	f7f0 ffe8 	bl	8000b2c <__aeabi_dcmplt>
 800fb5c:	2800      	cmp	r0, #0
 800fb5e:	f040 80b9 	bne.w	800fcd4 <_dtoa_r+0x6fc>
 800fb62:	9b02      	ldr	r3, [sp, #8]
 800fb64:	429d      	cmp	r5, r3
 800fb66:	f43f af75 	beq.w	800fa54 <_dtoa_r+0x47c>
 800fb6a:	4b2f      	ldr	r3, [pc, #188]	; (800fc28 <_dtoa_r+0x650>)
 800fb6c:	ec51 0b18 	vmov	r0, r1, d8
 800fb70:	2200      	movs	r2, #0
 800fb72:	f7f0 fd69 	bl	8000648 <__aeabi_dmul>
 800fb76:	4b2c      	ldr	r3, [pc, #176]	; (800fc28 <_dtoa_r+0x650>)
 800fb78:	ec41 0b18 	vmov	d8, r0, r1
 800fb7c:	2200      	movs	r2, #0
 800fb7e:	4630      	mov	r0, r6
 800fb80:	4639      	mov	r1, r7
 800fb82:	f7f0 fd61 	bl	8000648 <__aeabi_dmul>
 800fb86:	4606      	mov	r6, r0
 800fb88:	460f      	mov	r7, r1
 800fb8a:	e7c4      	b.n	800fb16 <_dtoa_r+0x53e>
 800fb8c:	ec51 0b17 	vmov	r0, r1, d7
 800fb90:	f7f0 fd5a 	bl	8000648 <__aeabi_dmul>
 800fb94:	9b02      	ldr	r3, [sp, #8]
 800fb96:	9d00      	ldr	r5, [sp, #0]
 800fb98:	930c      	str	r3, [sp, #48]	; 0x30
 800fb9a:	ec41 0b18 	vmov	d8, r0, r1
 800fb9e:	4639      	mov	r1, r7
 800fba0:	4630      	mov	r0, r6
 800fba2:	f7f1 f801 	bl	8000ba8 <__aeabi_d2iz>
 800fba6:	9011      	str	r0, [sp, #68]	; 0x44
 800fba8:	f7f0 fce4 	bl	8000574 <__aeabi_i2d>
 800fbac:	4602      	mov	r2, r0
 800fbae:	460b      	mov	r3, r1
 800fbb0:	4630      	mov	r0, r6
 800fbb2:	4639      	mov	r1, r7
 800fbb4:	f7f0 fb90 	bl	80002d8 <__aeabi_dsub>
 800fbb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fbba:	3330      	adds	r3, #48	; 0x30
 800fbbc:	f805 3b01 	strb.w	r3, [r5], #1
 800fbc0:	9b02      	ldr	r3, [sp, #8]
 800fbc2:	429d      	cmp	r5, r3
 800fbc4:	4606      	mov	r6, r0
 800fbc6:	460f      	mov	r7, r1
 800fbc8:	f04f 0200 	mov.w	r2, #0
 800fbcc:	d134      	bne.n	800fc38 <_dtoa_r+0x660>
 800fbce:	4b19      	ldr	r3, [pc, #100]	; (800fc34 <_dtoa_r+0x65c>)
 800fbd0:	ec51 0b18 	vmov	r0, r1, d8
 800fbd4:	f7f0 fb82 	bl	80002dc <__adddf3>
 800fbd8:	4602      	mov	r2, r0
 800fbda:	460b      	mov	r3, r1
 800fbdc:	4630      	mov	r0, r6
 800fbde:	4639      	mov	r1, r7
 800fbe0:	f7f0 ffc2 	bl	8000b68 <__aeabi_dcmpgt>
 800fbe4:	2800      	cmp	r0, #0
 800fbe6:	d175      	bne.n	800fcd4 <_dtoa_r+0x6fc>
 800fbe8:	ec53 2b18 	vmov	r2, r3, d8
 800fbec:	4911      	ldr	r1, [pc, #68]	; (800fc34 <_dtoa_r+0x65c>)
 800fbee:	2000      	movs	r0, #0
 800fbf0:	f7f0 fb72 	bl	80002d8 <__aeabi_dsub>
 800fbf4:	4602      	mov	r2, r0
 800fbf6:	460b      	mov	r3, r1
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	4639      	mov	r1, r7
 800fbfc:	f7f0 ff96 	bl	8000b2c <__aeabi_dcmplt>
 800fc00:	2800      	cmp	r0, #0
 800fc02:	f43f af27 	beq.w	800fa54 <_dtoa_r+0x47c>
 800fc06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fc08:	1e6b      	subs	r3, r5, #1
 800fc0a:	930c      	str	r3, [sp, #48]	; 0x30
 800fc0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fc10:	2b30      	cmp	r3, #48	; 0x30
 800fc12:	d0f8      	beq.n	800fc06 <_dtoa_r+0x62e>
 800fc14:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800fc18:	e04a      	b.n	800fcb0 <_dtoa_r+0x6d8>
 800fc1a:	bf00      	nop
 800fc1c:	08013b30 	.word	0x08013b30
 800fc20:	08013b08 	.word	0x08013b08
 800fc24:	3ff00000 	.word	0x3ff00000
 800fc28:	40240000 	.word	0x40240000
 800fc2c:	401c0000 	.word	0x401c0000
 800fc30:	40140000 	.word	0x40140000
 800fc34:	3fe00000 	.word	0x3fe00000
 800fc38:	4baf      	ldr	r3, [pc, #700]	; (800fef8 <_dtoa_r+0x920>)
 800fc3a:	f7f0 fd05 	bl	8000648 <__aeabi_dmul>
 800fc3e:	4606      	mov	r6, r0
 800fc40:	460f      	mov	r7, r1
 800fc42:	e7ac      	b.n	800fb9e <_dtoa_r+0x5c6>
 800fc44:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fc48:	9d00      	ldr	r5, [sp, #0]
 800fc4a:	4642      	mov	r2, r8
 800fc4c:	464b      	mov	r3, r9
 800fc4e:	4630      	mov	r0, r6
 800fc50:	4639      	mov	r1, r7
 800fc52:	f7f0 fe23 	bl	800089c <__aeabi_ddiv>
 800fc56:	f7f0 ffa7 	bl	8000ba8 <__aeabi_d2iz>
 800fc5a:	9002      	str	r0, [sp, #8]
 800fc5c:	f7f0 fc8a 	bl	8000574 <__aeabi_i2d>
 800fc60:	4642      	mov	r2, r8
 800fc62:	464b      	mov	r3, r9
 800fc64:	f7f0 fcf0 	bl	8000648 <__aeabi_dmul>
 800fc68:	4602      	mov	r2, r0
 800fc6a:	460b      	mov	r3, r1
 800fc6c:	4630      	mov	r0, r6
 800fc6e:	4639      	mov	r1, r7
 800fc70:	f7f0 fb32 	bl	80002d8 <__aeabi_dsub>
 800fc74:	9e02      	ldr	r6, [sp, #8]
 800fc76:	9f01      	ldr	r7, [sp, #4]
 800fc78:	3630      	adds	r6, #48	; 0x30
 800fc7a:	f805 6b01 	strb.w	r6, [r5], #1
 800fc7e:	9e00      	ldr	r6, [sp, #0]
 800fc80:	1bae      	subs	r6, r5, r6
 800fc82:	42b7      	cmp	r7, r6
 800fc84:	4602      	mov	r2, r0
 800fc86:	460b      	mov	r3, r1
 800fc88:	d137      	bne.n	800fcfa <_dtoa_r+0x722>
 800fc8a:	f7f0 fb27 	bl	80002dc <__adddf3>
 800fc8e:	4642      	mov	r2, r8
 800fc90:	464b      	mov	r3, r9
 800fc92:	4606      	mov	r6, r0
 800fc94:	460f      	mov	r7, r1
 800fc96:	f7f0 ff67 	bl	8000b68 <__aeabi_dcmpgt>
 800fc9a:	b9c8      	cbnz	r0, 800fcd0 <_dtoa_r+0x6f8>
 800fc9c:	4642      	mov	r2, r8
 800fc9e:	464b      	mov	r3, r9
 800fca0:	4630      	mov	r0, r6
 800fca2:	4639      	mov	r1, r7
 800fca4:	f7f0 ff38 	bl	8000b18 <__aeabi_dcmpeq>
 800fca8:	b110      	cbz	r0, 800fcb0 <_dtoa_r+0x6d8>
 800fcaa:	9b02      	ldr	r3, [sp, #8]
 800fcac:	07d9      	lsls	r1, r3, #31
 800fcae:	d40f      	bmi.n	800fcd0 <_dtoa_r+0x6f8>
 800fcb0:	4620      	mov	r0, r4
 800fcb2:	4659      	mov	r1, fp
 800fcb4:	f001 f868 	bl	8010d88 <_Bfree>
 800fcb8:	2300      	movs	r3, #0
 800fcba:	702b      	strb	r3, [r5, #0]
 800fcbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fcbe:	f10a 0001 	add.w	r0, sl, #1
 800fcc2:	6018      	str	r0, [r3, #0]
 800fcc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	f43f acd8 	beq.w	800f67c <_dtoa_r+0xa4>
 800fccc:	601d      	str	r5, [r3, #0]
 800fcce:	e4d5      	b.n	800f67c <_dtoa_r+0xa4>
 800fcd0:	f8cd a01c 	str.w	sl, [sp, #28]
 800fcd4:	462b      	mov	r3, r5
 800fcd6:	461d      	mov	r5, r3
 800fcd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fcdc:	2a39      	cmp	r2, #57	; 0x39
 800fcde:	d108      	bne.n	800fcf2 <_dtoa_r+0x71a>
 800fce0:	9a00      	ldr	r2, [sp, #0]
 800fce2:	429a      	cmp	r2, r3
 800fce4:	d1f7      	bne.n	800fcd6 <_dtoa_r+0x6fe>
 800fce6:	9a07      	ldr	r2, [sp, #28]
 800fce8:	9900      	ldr	r1, [sp, #0]
 800fcea:	3201      	adds	r2, #1
 800fcec:	9207      	str	r2, [sp, #28]
 800fcee:	2230      	movs	r2, #48	; 0x30
 800fcf0:	700a      	strb	r2, [r1, #0]
 800fcf2:	781a      	ldrb	r2, [r3, #0]
 800fcf4:	3201      	adds	r2, #1
 800fcf6:	701a      	strb	r2, [r3, #0]
 800fcf8:	e78c      	b.n	800fc14 <_dtoa_r+0x63c>
 800fcfa:	4b7f      	ldr	r3, [pc, #508]	; (800fef8 <_dtoa_r+0x920>)
 800fcfc:	2200      	movs	r2, #0
 800fcfe:	f7f0 fca3 	bl	8000648 <__aeabi_dmul>
 800fd02:	2200      	movs	r2, #0
 800fd04:	2300      	movs	r3, #0
 800fd06:	4606      	mov	r6, r0
 800fd08:	460f      	mov	r7, r1
 800fd0a:	f7f0 ff05 	bl	8000b18 <__aeabi_dcmpeq>
 800fd0e:	2800      	cmp	r0, #0
 800fd10:	d09b      	beq.n	800fc4a <_dtoa_r+0x672>
 800fd12:	e7cd      	b.n	800fcb0 <_dtoa_r+0x6d8>
 800fd14:	9a08      	ldr	r2, [sp, #32]
 800fd16:	2a00      	cmp	r2, #0
 800fd18:	f000 80c4 	beq.w	800fea4 <_dtoa_r+0x8cc>
 800fd1c:	9a05      	ldr	r2, [sp, #20]
 800fd1e:	2a01      	cmp	r2, #1
 800fd20:	f300 80a8 	bgt.w	800fe74 <_dtoa_r+0x89c>
 800fd24:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fd26:	2a00      	cmp	r2, #0
 800fd28:	f000 80a0 	beq.w	800fe6c <_dtoa_r+0x894>
 800fd2c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fd30:	9e06      	ldr	r6, [sp, #24]
 800fd32:	4645      	mov	r5, r8
 800fd34:	9a04      	ldr	r2, [sp, #16]
 800fd36:	2101      	movs	r1, #1
 800fd38:	441a      	add	r2, r3
 800fd3a:	4620      	mov	r0, r4
 800fd3c:	4498      	add	r8, r3
 800fd3e:	9204      	str	r2, [sp, #16]
 800fd40:	f001 f928 	bl	8010f94 <__i2b>
 800fd44:	4607      	mov	r7, r0
 800fd46:	2d00      	cmp	r5, #0
 800fd48:	dd0b      	ble.n	800fd62 <_dtoa_r+0x78a>
 800fd4a:	9b04      	ldr	r3, [sp, #16]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	dd08      	ble.n	800fd62 <_dtoa_r+0x78a>
 800fd50:	42ab      	cmp	r3, r5
 800fd52:	9a04      	ldr	r2, [sp, #16]
 800fd54:	bfa8      	it	ge
 800fd56:	462b      	movge	r3, r5
 800fd58:	eba8 0803 	sub.w	r8, r8, r3
 800fd5c:	1aed      	subs	r5, r5, r3
 800fd5e:	1ad3      	subs	r3, r2, r3
 800fd60:	9304      	str	r3, [sp, #16]
 800fd62:	9b06      	ldr	r3, [sp, #24]
 800fd64:	b1fb      	cbz	r3, 800fda6 <_dtoa_r+0x7ce>
 800fd66:	9b08      	ldr	r3, [sp, #32]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	f000 809f 	beq.w	800feac <_dtoa_r+0x8d4>
 800fd6e:	2e00      	cmp	r6, #0
 800fd70:	dd11      	ble.n	800fd96 <_dtoa_r+0x7be>
 800fd72:	4639      	mov	r1, r7
 800fd74:	4632      	mov	r2, r6
 800fd76:	4620      	mov	r0, r4
 800fd78:	f001 f9c8 	bl	801110c <__pow5mult>
 800fd7c:	465a      	mov	r2, fp
 800fd7e:	4601      	mov	r1, r0
 800fd80:	4607      	mov	r7, r0
 800fd82:	4620      	mov	r0, r4
 800fd84:	f001 f91c 	bl	8010fc0 <__multiply>
 800fd88:	4659      	mov	r1, fp
 800fd8a:	9007      	str	r0, [sp, #28]
 800fd8c:	4620      	mov	r0, r4
 800fd8e:	f000 fffb 	bl	8010d88 <_Bfree>
 800fd92:	9b07      	ldr	r3, [sp, #28]
 800fd94:	469b      	mov	fp, r3
 800fd96:	9b06      	ldr	r3, [sp, #24]
 800fd98:	1b9a      	subs	r2, r3, r6
 800fd9a:	d004      	beq.n	800fda6 <_dtoa_r+0x7ce>
 800fd9c:	4659      	mov	r1, fp
 800fd9e:	4620      	mov	r0, r4
 800fda0:	f001 f9b4 	bl	801110c <__pow5mult>
 800fda4:	4683      	mov	fp, r0
 800fda6:	2101      	movs	r1, #1
 800fda8:	4620      	mov	r0, r4
 800fdaa:	f001 f8f3 	bl	8010f94 <__i2b>
 800fdae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	4606      	mov	r6, r0
 800fdb4:	dd7c      	ble.n	800feb0 <_dtoa_r+0x8d8>
 800fdb6:	461a      	mov	r2, r3
 800fdb8:	4601      	mov	r1, r0
 800fdba:	4620      	mov	r0, r4
 800fdbc:	f001 f9a6 	bl	801110c <__pow5mult>
 800fdc0:	9b05      	ldr	r3, [sp, #20]
 800fdc2:	2b01      	cmp	r3, #1
 800fdc4:	4606      	mov	r6, r0
 800fdc6:	dd76      	ble.n	800feb6 <_dtoa_r+0x8de>
 800fdc8:	2300      	movs	r3, #0
 800fdca:	9306      	str	r3, [sp, #24]
 800fdcc:	6933      	ldr	r3, [r6, #16]
 800fdce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fdd2:	6918      	ldr	r0, [r3, #16]
 800fdd4:	f001 f88e 	bl	8010ef4 <__hi0bits>
 800fdd8:	f1c0 0020 	rsb	r0, r0, #32
 800fddc:	9b04      	ldr	r3, [sp, #16]
 800fdde:	4418      	add	r0, r3
 800fde0:	f010 001f 	ands.w	r0, r0, #31
 800fde4:	f000 8086 	beq.w	800fef4 <_dtoa_r+0x91c>
 800fde8:	f1c0 0320 	rsb	r3, r0, #32
 800fdec:	2b04      	cmp	r3, #4
 800fdee:	dd7f      	ble.n	800fef0 <_dtoa_r+0x918>
 800fdf0:	f1c0 001c 	rsb	r0, r0, #28
 800fdf4:	9b04      	ldr	r3, [sp, #16]
 800fdf6:	4403      	add	r3, r0
 800fdf8:	4480      	add	r8, r0
 800fdfa:	4405      	add	r5, r0
 800fdfc:	9304      	str	r3, [sp, #16]
 800fdfe:	f1b8 0f00 	cmp.w	r8, #0
 800fe02:	dd05      	ble.n	800fe10 <_dtoa_r+0x838>
 800fe04:	4659      	mov	r1, fp
 800fe06:	4642      	mov	r2, r8
 800fe08:	4620      	mov	r0, r4
 800fe0a:	f001 f9d9 	bl	80111c0 <__lshift>
 800fe0e:	4683      	mov	fp, r0
 800fe10:	9b04      	ldr	r3, [sp, #16]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	dd05      	ble.n	800fe22 <_dtoa_r+0x84a>
 800fe16:	4631      	mov	r1, r6
 800fe18:	461a      	mov	r2, r3
 800fe1a:	4620      	mov	r0, r4
 800fe1c:	f001 f9d0 	bl	80111c0 <__lshift>
 800fe20:	4606      	mov	r6, r0
 800fe22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d069      	beq.n	800fefc <_dtoa_r+0x924>
 800fe28:	4631      	mov	r1, r6
 800fe2a:	4658      	mov	r0, fp
 800fe2c:	f001 fa34 	bl	8011298 <__mcmp>
 800fe30:	2800      	cmp	r0, #0
 800fe32:	da63      	bge.n	800fefc <_dtoa_r+0x924>
 800fe34:	2300      	movs	r3, #0
 800fe36:	4659      	mov	r1, fp
 800fe38:	220a      	movs	r2, #10
 800fe3a:	4620      	mov	r0, r4
 800fe3c:	f000 ffc6 	bl	8010dcc <__multadd>
 800fe40:	9b08      	ldr	r3, [sp, #32]
 800fe42:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fe46:	4683      	mov	fp, r0
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	f000 818f 	beq.w	801016c <_dtoa_r+0xb94>
 800fe4e:	4639      	mov	r1, r7
 800fe50:	2300      	movs	r3, #0
 800fe52:	220a      	movs	r2, #10
 800fe54:	4620      	mov	r0, r4
 800fe56:	f000 ffb9 	bl	8010dcc <__multadd>
 800fe5a:	f1b9 0f00 	cmp.w	r9, #0
 800fe5e:	4607      	mov	r7, r0
 800fe60:	f300 808e 	bgt.w	800ff80 <_dtoa_r+0x9a8>
 800fe64:	9b05      	ldr	r3, [sp, #20]
 800fe66:	2b02      	cmp	r3, #2
 800fe68:	dc50      	bgt.n	800ff0c <_dtoa_r+0x934>
 800fe6a:	e089      	b.n	800ff80 <_dtoa_r+0x9a8>
 800fe6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fe6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fe72:	e75d      	b.n	800fd30 <_dtoa_r+0x758>
 800fe74:	9b01      	ldr	r3, [sp, #4]
 800fe76:	1e5e      	subs	r6, r3, #1
 800fe78:	9b06      	ldr	r3, [sp, #24]
 800fe7a:	42b3      	cmp	r3, r6
 800fe7c:	bfbf      	itttt	lt
 800fe7e:	9b06      	ldrlt	r3, [sp, #24]
 800fe80:	9606      	strlt	r6, [sp, #24]
 800fe82:	1af2      	sublt	r2, r6, r3
 800fe84:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800fe86:	bfb6      	itet	lt
 800fe88:	189b      	addlt	r3, r3, r2
 800fe8a:	1b9e      	subge	r6, r3, r6
 800fe8c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800fe8e:	9b01      	ldr	r3, [sp, #4]
 800fe90:	bfb8      	it	lt
 800fe92:	2600      	movlt	r6, #0
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	bfb5      	itete	lt
 800fe98:	eba8 0503 	sublt.w	r5, r8, r3
 800fe9c:	9b01      	ldrge	r3, [sp, #4]
 800fe9e:	2300      	movlt	r3, #0
 800fea0:	4645      	movge	r5, r8
 800fea2:	e747      	b.n	800fd34 <_dtoa_r+0x75c>
 800fea4:	9e06      	ldr	r6, [sp, #24]
 800fea6:	9f08      	ldr	r7, [sp, #32]
 800fea8:	4645      	mov	r5, r8
 800feaa:	e74c      	b.n	800fd46 <_dtoa_r+0x76e>
 800feac:	9a06      	ldr	r2, [sp, #24]
 800feae:	e775      	b.n	800fd9c <_dtoa_r+0x7c4>
 800feb0:	9b05      	ldr	r3, [sp, #20]
 800feb2:	2b01      	cmp	r3, #1
 800feb4:	dc18      	bgt.n	800fee8 <_dtoa_r+0x910>
 800feb6:	9b02      	ldr	r3, [sp, #8]
 800feb8:	b9b3      	cbnz	r3, 800fee8 <_dtoa_r+0x910>
 800feba:	9b03      	ldr	r3, [sp, #12]
 800febc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fec0:	b9a3      	cbnz	r3, 800feec <_dtoa_r+0x914>
 800fec2:	9b03      	ldr	r3, [sp, #12]
 800fec4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fec8:	0d1b      	lsrs	r3, r3, #20
 800feca:	051b      	lsls	r3, r3, #20
 800fecc:	b12b      	cbz	r3, 800feda <_dtoa_r+0x902>
 800fece:	9b04      	ldr	r3, [sp, #16]
 800fed0:	3301      	adds	r3, #1
 800fed2:	9304      	str	r3, [sp, #16]
 800fed4:	f108 0801 	add.w	r8, r8, #1
 800fed8:	2301      	movs	r3, #1
 800feda:	9306      	str	r3, [sp, #24]
 800fedc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fede:	2b00      	cmp	r3, #0
 800fee0:	f47f af74 	bne.w	800fdcc <_dtoa_r+0x7f4>
 800fee4:	2001      	movs	r0, #1
 800fee6:	e779      	b.n	800fddc <_dtoa_r+0x804>
 800fee8:	2300      	movs	r3, #0
 800feea:	e7f6      	b.n	800feda <_dtoa_r+0x902>
 800feec:	9b02      	ldr	r3, [sp, #8]
 800feee:	e7f4      	b.n	800feda <_dtoa_r+0x902>
 800fef0:	d085      	beq.n	800fdfe <_dtoa_r+0x826>
 800fef2:	4618      	mov	r0, r3
 800fef4:	301c      	adds	r0, #28
 800fef6:	e77d      	b.n	800fdf4 <_dtoa_r+0x81c>
 800fef8:	40240000 	.word	0x40240000
 800fefc:	9b01      	ldr	r3, [sp, #4]
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	dc38      	bgt.n	800ff74 <_dtoa_r+0x99c>
 800ff02:	9b05      	ldr	r3, [sp, #20]
 800ff04:	2b02      	cmp	r3, #2
 800ff06:	dd35      	ble.n	800ff74 <_dtoa_r+0x99c>
 800ff08:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ff0c:	f1b9 0f00 	cmp.w	r9, #0
 800ff10:	d10d      	bne.n	800ff2e <_dtoa_r+0x956>
 800ff12:	4631      	mov	r1, r6
 800ff14:	464b      	mov	r3, r9
 800ff16:	2205      	movs	r2, #5
 800ff18:	4620      	mov	r0, r4
 800ff1a:	f000 ff57 	bl	8010dcc <__multadd>
 800ff1e:	4601      	mov	r1, r0
 800ff20:	4606      	mov	r6, r0
 800ff22:	4658      	mov	r0, fp
 800ff24:	f001 f9b8 	bl	8011298 <__mcmp>
 800ff28:	2800      	cmp	r0, #0
 800ff2a:	f73f adbd 	bgt.w	800faa8 <_dtoa_r+0x4d0>
 800ff2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff30:	9d00      	ldr	r5, [sp, #0]
 800ff32:	ea6f 0a03 	mvn.w	sl, r3
 800ff36:	f04f 0800 	mov.w	r8, #0
 800ff3a:	4631      	mov	r1, r6
 800ff3c:	4620      	mov	r0, r4
 800ff3e:	f000 ff23 	bl	8010d88 <_Bfree>
 800ff42:	2f00      	cmp	r7, #0
 800ff44:	f43f aeb4 	beq.w	800fcb0 <_dtoa_r+0x6d8>
 800ff48:	f1b8 0f00 	cmp.w	r8, #0
 800ff4c:	d005      	beq.n	800ff5a <_dtoa_r+0x982>
 800ff4e:	45b8      	cmp	r8, r7
 800ff50:	d003      	beq.n	800ff5a <_dtoa_r+0x982>
 800ff52:	4641      	mov	r1, r8
 800ff54:	4620      	mov	r0, r4
 800ff56:	f000 ff17 	bl	8010d88 <_Bfree>
 800ff5a:	4639      	mov	r1, r7
 800ff5c:	4620      	mov	r0, r4
 800ff5e:	f000 ff13 	bl	8010d88 <_Bfree>
 800ff62:	e6a5      	b.n	800fcb0 <_dtoa_r+0x6d8>
 800ff64:	2600      	movs	r6, #0
 800ff66:	4637      	mov	r7, r6
 800ff68:	e7e1      	b.n	800ff2e <_dtoa_r+0x956>
 800ff6a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ff6c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ff70:	4637      	mov	r7, r6
 800ff72:	e599      	b.n	800faa8 <_dtoa_r+0x4d0>
 800ff74:	9b08      	ldr	r3, [sp, #32]
 800ff76:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	f000 80fd 	beq.w	801017a <_dtoa_r+0xba2>
 800ff80:	2d00      	cmp	r5, #0
 800ff82:	dd05      	ble.n	800ff90 <_dtoa_r+0x9b8>
 800ff84:	4639      	mov	r1, r7
 800ff86:	462a      	mov	r2, r5
 800ff88:	4620      	mov	r0, r4
 800ff8a:	f001 f919 	bl	80111c0 <__lshift>
 800ff8e:	4607      	mov	r7, r0
 800ff90:	9b06      	ldr	r3, [sp, #24]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d05c      	beq.n	8010050 <_dtoa_r+0xa78>
 800ff96:	6879      	ldr	r1, [r7, #4]
 800ff98:	4620      	mov	r0, r4
 800ff9a:	f000 feb5 	bl	8010d08 <_Balloc>
 800ff9e:	4605      	mov	r5, r0
 800ffa0:	b928      	cbnz	r0, 800ffae <_dtoa_r+0x9d6>
 800ffa2:	4b80      	ldr	r3, [pc, #512]	; (80101a4 <_dtoa_r+0xbcc>)
 800ffa4:	4602      	mov	r2, r0
 800ffa6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ffaa:	f7ff bb2e 	b.w	800f60a <_dtoa_r+0x32>
 800ffae:	693a      	ldr	r2, [r7, #16]
 800ffb0:	3202      	adds	r2, #2
 800ffb2:	0092      	lsls	r2, r2, #2
 800ffb4:	f107 010c 	add.w	r1, r7, #12
 800ffb8:	300c      	adds	r0, #12
 800ffba:	f7fd fdf3 	bl	800dba4 <memcpy>
 800ffbe:	2201      	movs	r2, #1
 800ffc0:	4629      	mov	r1, r5
 800ffc2:	4620      	mov	r0, r4
 800ffc4:	f001 f8fc 	bl	80111c0 <__lshift>
 800ffc8:	9b00      	ldr	r3, [sp, #0]
 800ffca:	3301      	adds	r3, #1
 800ffcc:	9301      	str	r3, [sp, #4]
 800ffce:	9b00      	ldr	r3, [sp, #0]
 800ffd0:	444b      	add	r3, r9
 800ffd2:	9307      	str	r3, [sp, #28]
 800ffd4:	9b02      	ldr	r3, [sp, #8]
 800ffd6:	f003 0301 	and.w	r3, r3, #1
 800ffda:	46b8      	mov	r8, r7
 800ffdc:	9306      	str	r3, [sp, #24]
 800ffde:	4607      	mov	r7, r0
 800ffe0:	9b01      	ldr	r3, [sp, #4]
 800ffe2:	4631      	mov	r1, r6
 800ffe4:	3b01      	subs	r3, #1
 800ffe6:	4658      	mov	r0, fp
 800ffe8:	9302      	str	r3, [sp, #8]
 800ffea:	f7ff fa69 	bl	800f4c0 <quorem>
 800ffee:	4603      	mov	r3, r0
 800fff0:	3330      	adds	r3, #48	; 0x30
 800fff2:	9004      	str	r0, [sp, #16]
 800fff4:	4641      	mov	r1, r8
 800fff6:	4658      	mov	r0, fp
 800fff8:	9308      	str	r3, [sp, #32]
 800fffa:	f001 f94d 	bl	8011298 <__mcmp>
 800fffe:	463a      	mov	r2, r7
 8010000:	4681      	mov	r9, r0
 8010002:	4631      	mov	r1, r6
 8010004:	4620      	mov	r0, r4
 8010006:	f001 f963 	bl	80112d0 <__mdiff>
 801000a:	68c2      	ldr	r2, [r0, #12]
 801000c:	9b08      	ldr	r3, [sp, #32]
 801000e:	4605      	mov	r5, r0
 8010010:	bb02      	cbnz	r2, 8010054 <_dtoa_r+0xa7c>
 8010012:	4601      	mov	r1, r0
 8010014:	4658      	mov	r0, fp
 8010016:	f001 f93f 	bl	8011298 <__mcmp>
 801001a:	9b08      	ldr	r3, [sp, #32]
 801001c:	4602      	mov	r2, r0
 801001e:	4629      	mov	r1, r5
 8010020:	4620      	mov	r0, r4
 8010022:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8010026:	f000 feaf 	bl	8010d88 <_Bfree>
 801002a:	9b05      	ldr	r3, [sp, #20]
 801002c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801002e:	9d01      	ldr	r5, [sp, #4]
 8010030:	ea43 0102 	orr.w	r1, r3, r2
 8010034:	9b06      	ldr	r3, [sp, #24]
 8010036:	430b      	orrs	r3, r1
 8010038:	9b08      	ldr	r3, [sp, #32]
 801003a:	d10d      	bne.n	8010058 <_dtoa_r+0xa80>
 801003c:	2b39      	cmp	r3, #57	; 0x39
 801003e:	d029      	beq.n	8010094 <_dtoa_r+0xabc>
 8010040:	f1b9 0f00 	cmp.w	r9, #0
 8010044:	dd01      	ble.n	801004a <_dtoa_r+0xa72>
 8010046:	9b04      	ldr	r3, [sp, #16]
 8010048:	3331      	adds	r3, #49	; 0x31
 801004a:	9a02      	ldr	r2, [sp, #8]
 801004c:	7013      	strb	r3, [r2, #0]
 801004e:	e774      	b.n	800ff3a <_dtoa_r+0x962>
 8010050:	4638      	mov	r0, r7
 8010052:	e7b9      	b.n	800ffc8 <_dtoa_r+0x9f0>
 8010054:	2201      	movs	r2, #1
 8010056:	e7e2      	b.n	801001e <_dtoa_r+0xa46>
 8010058:	f1b9 0f00 	cmp.w	r9, #0
 801005c:	db06      	blt.n	801006c <_dtoa_r+0xa94>
 801005e:	9905      	ldr	r1, [sp, #20]
 8010060:	ea41 0909 	orr.w	r9, r1, r9
 8010064:	9906      	ldr	r1, [sp, #24]
 8010066:	ea59 0101 	orrs.w	r1, r9, r1
 801006a:	d120      	bne.n	80100ae <_dtoa_r+0xad6>
 801006c:	2a00      	cmp	r2, #0
 801006e:	ddec      	ble.n	801004a <_dtoa_r+0xa72>
 8010070:	4659      	mov	r1, fp
 8010072:	2201      	movs	r2, #1
 8010074:	4620      	mov	r0, r4
 8010076:	9301      	str	r3, [sp, #4]
 8010078:	f001 f8a2 	bl	80111c0 <__lshift>
 801007c:	4631      	mov	r1, r6
 801007e:	4683      	mov	fp, r0
 8010080:	f001 f90a 	bl	8011298 <__mcmp>
 8010084:	2800      	cmp	r0, #0
 8010086:	9b01      	ldr	r3, [sp, #4]
 8010088:	dc02      	bgt.n	8010090 <_dtoa_r+0xab8>
 801008a:	d1de      	bne.n	801004a <_dtoa_r+0xa72>
 801008c:	07da      	lsls	r2, r3, #31
 801008e:	d5dc      	bpl.n	801004a <_dtoa_r+0xa72>
 8010090:	2b39      	cmp	r3, #57	; 0x39
 8010092:	d1d8      	bne.n	8010046 <_dtoa_r+0xa6e>
 8010094:	9a02      	ldr	r2, [sp, #8]
 8010096:	2339      	movs	r3, #57	; 0x39
 8010098:	7013      	strb	r3, [r2, #0]
 801009a:	462b      	mov	r3, r5
 801009c:	461d      	mov	r5, r3
 801009e:	3b01      	subs	r3, #1
 80100a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80100a4:	2a39      	cmp	r2, #57	; 0x39
 80100a6:	d050      	beq.n	801014a <_dtoa_r+0xb72>
 80100a8:	3201      	adds	r2, #1
 80100aa:	701a      	strb	r2, [r3, #0]
 80100ac:	e745      	b.n	800ff3a <_dtoa_r+0x962>
 80100ae:	2a00      	cmp	r2, #0
 80100b0:	dd03      	ble.n	80100ba <_dtoa_r+0xae2>
 80100b2:	2b39      	cmp	r3, #57	; 0x39
 80100b4:	d0ee      	beq.n	8010094 <_dtoa_r+0xabc>
 80100b6:	3301      	adds	r3, #1
 80100b8:	e7c7      	b.n	801004a <_dtoa_r+0xa72>
 80100ba:	9a01      	ldr	r2, [sp, #4]
 80100bc:	9907      	ldr	r1, [sp, #28]
 80100be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80100c2:	428a      	cmp	r2, r1
 80100c4:	d02a      	beq.n	801011c <_dtoa_r+0xb44>
 80100c6:	4659      	mov	r1, fp
 80100c8:	2300      	movs	r3, #0
 80100ca:	220a      	movs	r2, #10
 80100cc:	4620      	mov	r0, r4
 80100ce:	f000 fe7d 	bl	8010dcc <__multadd>
 80100d2:	45b8      	cmp	r8, r7
 80100d4:	4683      	mov	fp, r0
 80100d6:	f04f 0300 	mov.w	r3, #0
 80100da:	f04f 020a 	mov.w	r2, #10
 80100de:	4641      	mov	r1, r8
 80100e0:	4620      	mov	r0, r4
 80100e2:	d107      	bne.n	80100f4 <_dtoa_r+0xb1c>
 80100e4:	f000 fe72 	bl	8010dcc <__multadd>
 80100e8:	4680      	mov	r8, r0
 80100ea:	4607      	mov	r7, r0
 80100ec:	9b01      	ldr	r3, [sp, #4]
 80100ee:	3301      	adds	r3, #1
 80100f0:	9301      	str	r3, [sp, #4]
 80100f2:	e775      	b.n	800ffe0 <_dtoa_r+0xa08>
 80100f4:	f000 fe6a 	bl	8010dcc <__multadd>
 80100f8:	4639      	mov	r1, r7
 80100fa:	4680      	mov	r8, r0
 80100fc:	2300      	movs	r3, #0
 80100fe:	220a      	movs	r2, #10
 8010100:	4620      	mov	r0, r4
 8010102:	f000 fe63 	bl	8010dcc <__multadd>
 8010106:	4607      	mov	r7, r0
 8010108:	e7f0      	b.n	80100ec <_dtoa_r+0xb14>
 801010a:	f1b9 0f00 	cmp.w	r9, #0
 801010e:	9a00      	ldr	r2, [sp, #0]
 8010110:	bfcc      	ite	gt
 8010112:	464d      	movgt	r5, r9
 8010114:	2501      	movle	r5, #1
 8010116:	4415      	add	r5, r2
 8010118:	f04f 0800 	mov.w	r8, #0
 801011c:	4659      	mov	r1, fp
 801011e:	2201      	movs	r2, #1
 8010120:	4620      	mov	r0, r4
 8010122:	9301      	str	r3, [sp, #4]
 8010124:	f001 f84c 	bl	80111c0 <__lshift>
 8010128:	4631      	mov	r1, r6
 801012a:	4683      	mov	fp, r0
 801012c:	f001 f8b4 	bl	8011298 <__mcmp>
 8010130:	2800      	cmp	r0, #0
 8010132:	dcb2      	bgt.n	801009a <_dtoa_r+0xac2>
 8010134:	d102      	bne.n	801013c <_dtoa_r+0xb64>
 8010136:	9b01      	ldr	r3, [sp, #4]
 8010138:	07db      	lsls	r3, r3, #31
 801013a:	d4ae      	bmi.n	801009a <_dtoa_r+0xac2>
 801013c:	462b      	mov	r3, r5
 801013e:	461d      	mov	r5, r3
 8010140:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010144:	2a30      	cmp	r2, #48	; 0x30
 8010146:	d0fa      	beq.n	801013e <_dtoa_r+0xb66>
 8010148:	e6f7      	b.n	800ff3a <_dtoa_r+0x962>
 801014a:	9a00      	ldr	r2, [sp, #0]
 801014c:	429a      	cmp	r2, r3
 801014e:	d1a5      	bne.n	801009c <_dtoa_r+0xac4>
 8010150:	f10a 0a01 	add.w	sl, sl, #1
 8010154:	2331      	movs	r3, #49	; 0x31
 8010156:	e779      	b.n	801004c <_dtoa_r+0xa74>
 8010158:	4b13      	ldr	r3, [pc, #76]	; (80101a8 <_dtoa_r+0xbd0>)
 801015a:	f7ff baaf 	b.w	800f6bc <_dtoa_r+0xe4>
 801015e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010160:	2b00      	cmp	r3, #0
 8010162:	f47f aa86 	bne.w	800f672 <_dtoa_r+0x9a>
 8010166:	4b11      	ldr	r3, [pc, #68]	; (80101ac <_dtoa_r+0xbd4>)
 8010168:	f7ff baa8 	b.w	800f6bc <_dtoa_r+0xe4>
 801016c:	f1b9 0f00 	cmp.w	r9, #0
 8010170:	dc03      	bgt.n	801017a <_dtoa_r+0xba2>
 8010172:	9b05      	ldr	r3, [sp, #20]
 8010174:	2b02      	cmp	r3, #2
 8010176:	f73f aec9 	bgt.w	800ff0c <_dtoa_r+0x934>
 801017a:	9d00      	ldr	r5, [sp, #0]
 801017c:	4631      	mov	r1, r6
 801017e:	4658      	mov	r0, fp
 8010180:	f7ff f99e 	bl	800f4c0 <quorem>
 8010184:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8010188:	f805 3b01 	strb.w	r3, [r5], #1
 801018c:	9a00      	ldr	r2, [sp, #0]
 801018e:	1aaa      	subs	r2, r5, r2
 8010190:	4591      	cmp	r9, r2
 8010192:	ddba      	ble.n	801010a <_dtoa_r+0xb32>
 8010194:	4659      	mov	r1, fp
 8010196:	2300      	movs	r3, #0
 8010198:	220a      	movs	r2, #10
 801019a:	4620      	mov	r0, r4
 801019c:	f000 fe16 	bl	8010dcc <__multadd>
 80101a0:	4683      	mov	fp, r0
 80101a2:	e7eb      	b.n	801017c <_dtoa_r+0xba4>
 80101a4:	080139b4 	.word	0x080139b4
 80101a8:	080137bc 	.word	0x080137bc
 80101ac:	08013931 	.word	0x08013931

080101b0 <__sflush_r>:
 80101b0:	898a      	ldrh	r2, [r1, #12]
 80101b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101b6:	4605      	mov	r5, r0
 80101b8:	0710      	lsls	r0, r2, #28
 80101ba:	460c      	mov	r4, r1
 80101bc:	d458      	bmi.n	8010270 <__sflush_r+0xc0>
 80101be:	684b      	ldr	r3, [r1, #4]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	dc05      	bgt.n	80101d0 <__sflush_r+0x20>
 80101c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	dc02      	bgt.n	80101d0 <__sflush_r+0x20>
 80101ca:	2000      	movs	r0, #0
 80101cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80101d2:	2e00      	cmp	r6, #0
 80101d4:	d0f9      	beq.n	80101ca <__sflush_r+0x1a>
 80101d6:	2300      	movs	r3, #0
 80101d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80101dc:	682f      	ldr	r7, [r5, #0]
 80101de:	602b      	str	r3, [r5, #0]
 80101e0:	d032      	beq.n	8010248 <__sflush_r+0x98>
 80101e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80101e4:	89a3      	ldrh	r3, [r4, #12]
 80101e6:	075a      	lsls	r2, r3, #29
 80101e8:	d505      	bpl.n	80101f6 <__sflush_r+0x46>
 80101ea:	6863      	ldr	r3, [r4, #4]
 80101ec:	1ac0      	subs	r0, r0, r3
 80101ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80101f0:	b10b      	cbz	r3, 80101f6 <__sflush_r+0x46>
 80101f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80101f4:	1ac0      	subs	r0, r0, r3
 80101f6:	2300      	movs	r3, #0
 80101f8:	4602      	mov	r2, r0
 80101fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80101fc:	6a21      	ldr	r1, [r4, #32]
 80101fe:	4628      	mov	r0, r5
 8010200:	47b0      	blx	r6
 8010202:	1c43      	adds	r3, r0, #1
 8010204:	89a3      	ldrh	r3, [r4, #12]
 8010206:	d106      	bne.n	8010216 <__sflush_r+0x66>
 8010208:	6829      	ldr	r1, [r5, #0]
 801020a:	291d      	cmp	r1, #29
 801020c:	d82c      	bhi.n	8010268 <__sflush_r+0xb8>
 801020e:	4a2a      	ldr	r2, [pc, #168]	; (80102b8 <__sflush_r+0x108>)
 8010210:	40ca      	lsrs	r2, r1
 8010212:	07d6      	lsls	r6, r2, #31
 8010214:	d528      	bpl.n	8010268 <__sflush_r+0xb8>
 8010216:	2200      	movs	r2, #0
 8010218:	6062      	str	r2, [r4, #4]
 801021a:	04d9      	lsls	r1, r3, #19
 801021c:	6922      	ldr	r2, [r4, #16]
 801021e:	6022      	str	r2, [r4, #0]
 8010220:	d504      	bpl.n	801022c <__sflush_r+0x7c>
 8010222:	1c42      	adds	r2, r0, #1
 8010224:	d101      	bne.n	801022a <__sflush_r+0x7a>
 8010226:	682b      	ldr	r3, [r5, #0]
 8010228:	b903      	cbnz	r3, 801022c <__sflush_r+0x7c>
 801022a:	6560      	str	r0, [r4, #84]	; 0x54
 801022c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801022e:	602f      	str	r7, [r5, #0]
 8010230:	2900      	cmp	r1, #0
 8010232:	d0ca      	beq.n	80101ca <__sflush_r+0x1a>
 8010234:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010238:	4299      	cmp	r1, r3
 801023a:	d002      	beq.n	8010242 <__sflush_r+0x92>
 801023c:	4628      	mov	r0, r5
 801023e:	f001 fa2d 	bl	801169c <_free_r>
 8010242:	2000      	movs	r0, #0
 8010244:	6360      	str	r0, [r4, #52]	; 0x34
 8010246:	e7c1      	b.n	80101cc <__sflush_r+0x1c>
 8010248:	6a21      	ldr	r1, [r4, #32]
 801024a:	2301      	movs	r3, #1
 801024c:	4628      	mov	r0, r5
 801024e:	47b0      	blx	r6
 8010250:	1c41      	adds	r1, r0, #1
 8010252:	d1c7      	bne.n	80101e4 <__sflush_r+0x34>
 8010254:	682b      	ldr	r3, [r5, #0]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d0c4      	beq.n	80101e4 <__sflush_r+0x34>
 801025a:	2b1d      	cmp	r3, #29
 801025c:	d001      	beq.n	8010262 <__sflush_r+0xb2>
 801025e:	2b16      	cmp	r3, #22
 8010260:	d101      	bne.n	8010266 <__sflush_r+0xb6>
 8010262:	602f      	str	r7, [r5, #0]
 8010264:	e7b1      	b.n	80101ca <__sflush_r+0x1a>
 8010266:	89a3      	ldrh	r3, [r4, #12]
 8010268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801026c:	81a3      	strh	r3, [r4, #12]
 801026e:	e7ad      	b.n	80101cc <__sflush_r+0x1c>
 8010270:	690f      	ldr	r7, [r1, #16]
 8010272:	2f00      	cmp	r7, #0
 8010274:	d0a9      	beq.n	80101ca <__sflush_r+0x1a>
 8010276:	0793      	lsls	r3, r2, #30
 8010278:	680e      	ldr	r6, [r1, #0]
 801027a:	bf08      	it	eq
 801027c:	694b      	ldreq	r3, [r1, #20]
 801027e:	600f      	str	r7, [r1, #0]
 8010280:	bf18      	it	ne
 8010282:	2300      	movne	r3, #0
 8010284:	eba6 0807 	sub.w	r8, r6, r7
 8010288:	608b      	str	r3, [r1, #8]
 801028a:	f1b8 0f00 	cmp.w	r8, #0
 801028e:	dd9c      	ble.n	80101ca <__sflush_r+0x1a>
 8010290:	6a21      	ldr	r1, [r4, #32]
 8010292:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010294:	4643      	mov	r3, r8
 8010296:	463a      	mov	r2, r7
 8010298:	4628      	mov	r0, r5
 801029a:	47b0      	blx	r6
 801029c:	2800      	cmp	r0, #0
 801029e:	dc06      	bgt.n	80102ae <__sflush_r+0xfe>
 80102a0:	89a3      	ldrh	r3, [r4, #12]
 80102a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80102a6:	81a3      	strh	r3, [r4, #12]
 80102a8:	f04f 30ff 	mov.w	r0, #4294967295
 80102ac:	e78e      	b.n	80101cc <__sflush_r+0x1c>
 80102ae:	4407      	add	r7, r0
 80102b0:	eba8 0800 	sub.w	r8, r8, r0
 80102b4:	e7e9      	b.n	801028a <__sflush_r+0xda>
 80102b6:	bf00      	nop
 80102b8:	20400001 	.word	0x20400001

080102bc <_fflush_r>:
 80102bc:	b538      	push	{r3, r4, r5, lr}
 80102be:	690b      	ldr	r3, [r1, #16]
 80102c0:	4605      	mov	r5, r0
 80102c2:	460c      	mov	r4, r1
 80102c4:	b913      	cbnz	r3, 80102cc <_fflush_r+0x10>
 80102c6:	2500      	movs	r5, #0
 80102c8:	4628      	mov	r0, r5
 80102ca:	bd38      	pop	{r3, r4, r5, pc}
 80102cc:	b118      	cbz	r0, 80102d6 <_fflush_r+0x1a>
 80102ce:	6983      	ldr	r3, [r0, #24]
 80102d0:	b90b      	cbnz	r3, 80102d6 <_fflush_r+0x1a>
 80102d2:	f000 f887 	bl	80103e4 <__sinit>
 80102d6:	4b14      	ldr	r3, [pc, #80]	; (8010328 <_fflush_r+0x6c>)
 80102d8:	429c      	cmp	r4, r3
 80102da:	d11b      	bne.n	8010314 <_fflush_r+0x58>
 80102dc:	686c      	ldr	r4, [r5, #4]
 80102de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d0ef      	beq.n	80102c6 <_fflush_r+0xa>
 80102e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80102e8:	07d0      	lsls	r0, r2, #31
 80102ea:	d404      	bmi.n	80102f6 <_fflush_r+0x3a>
 80102ec:	0599      	lsls	r1, r3, #22
 80102ee:	d402      	bmi.n	80102f6 <_fflush_r+0x3a>
 80102f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80102f2:	f000 fc88 	bl	8010c06 <__retarget_lock_acquire_recursive>
 80102f6:	4628      	mov	r0, r5
 80102f8:	4621      	mov	r1, r4
 80102fa:	f7ff ff59 	bl	80101b0 <__sflush_r>
 80102fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010300:	07da      	lsls	r2, r3, #31
 8010302:	4605      	mov	r5, r0
 8010304:	d4e0      	bmi.n	80102c8 <_fflush_r+0xc>
 8010306:	89a3      	ldrh	r3, [r4, #12]
 8010308:	059b      	lsls	r3, r3, #22
 801030a:	d4dd      	bmi.n	80102c8 <_fflush_r+0xc>
 801030c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801030e:	f000 fc7b 	bl	8010c08 <__retarget_lock_release_recursive>
 8010312:	e7d9      	b.n	80102c8 <_fflush_r+0xc>
 8010314:	4b05      	ldr	r3, [pc, #20]	; (801032c <_fflush_r+0x70>)
 8010316:	429c      	cmp	r4, r3
 8010318:	d101      	bne.n	801031e <_fflush_r+0x62>
 801031a:	68ac      	ldr	r4, [r5, #8]
 801031c:	e7df      	b.n	80102de <_fflush_r+0x22>
 801031e:	4b04      	ldr	r3, [pc, #16]	; (8010330 <_fflush_r+0x74>)
 8010320:	429c      	cmp	r4, r3
 8010322:	bf08      	it	eq
 8010324:	68ec      	ldreq	r4, [r5, #12]
 8010326:	e7da      	b.n	80102de <_fflush_r+0x22>
 8010328:	080139e8 	.word	0x080139e8
 801032c:	08013a08 	.word	0x08013a08
 8010330:	080139c8 	.word	0x080139c8

08010334 <std>:
 8010334:	2300      	movs	r3, #0
 8010336:	b510      	push	{r4, lr}
 8010338:	4604      	mov	r4, r0
 801033a:	e9c0 3300 	strd	r3, r3, [r0]
 801033e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010342:	6083      	str	r3, [r0, #8]
 8010344:	8181      	strh	r1, [r0, #12]
 8010346:	6643      	str	r3, [r0, #100]	; 0x64
 8010348:	81c2      	strh	r2, [r0, #14]
 801034a:	6183      	str	r3, [r0, #24]
 801034c:	4619      	mov	r1, r3
 801034e:	2208      	movs	r2, #8
 8010350:	305c      	adds	r0, #92	; 0x5c
 8010352:	f7fd fc35 	bl	800dbc0 <memset>
 8010356:	4b05      	ldr	r3, [pc, #20]	; (801036c <std+0x38>)
 8010358:	6263      	str	r3, [r4, #36]	; 0x24
 801035a:	4b05      	ldr	r3, [pc, #20]	; (8010370 <std+0x3c>)
 801035c:	62a3      	str	r3, [r4, #40]	; 0x28
 801035e:	4b05      	ldr	r3, [pc, #20]	; (8010374 <std+0x40>)
 8010360:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010362:	4b05      	ldr	r3, [pc, #20]	; (8010378 <std+0x44>)
 8010364:	6224      	str	r4, [r4, #32]
 8010366:	6323      	str	r3, [r4, #48]	; 0x30
 8010368:	bd10      	pop	{r4, pc}
 801036a:	bf00      	nop
 801036c:	08011ad9 	.word	0x08011ad9
 8010370:	08011afb 	.word	0x08011afb
 8010374:	08011b33 	.word	0x08011b33
 8010378:	08011b57 	.word	0x08011b57

0801037c <_cleanup_r>:
 801037c:	4901      	ldr	r1, [pc, #4]	; (8010384 <_cleanup_r+0x8>)
 801037e:	f000 b8af 	b.w	80104e0 <_fwalk_reent>
 8010382:	bf00      	nop
 8010384:	080102bd 	.word	0x080102bd

08010388 <__sfmoreglue>:
 8010388:	b570      	push	{r4, r5, r6, lr}
 801038a:	1e4a      	subs	r2, r1, #1
 801038c:	2568      	movs	r5, #104	; 0x68
 801038e:	4355      	muls	r5, r2
 8010390:	460e      	mov	r6, r1
 8010392:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010396:	f001 f9d1 	bl	801173c <_malloc_r>
 801039a:	4604      	mov	r4, r0
 801039c:	b140      	cbz	r0, 80103b0 <__sfmoreglue+0x28>
 801039e:	2100      	movs	r1, #0
 80103a0:	e9c0 1600 	strd	r1, r6, [r0]
 80103a4:	300c      	adds	r0, #12
 80103a6:	60a0      	str	r0, [r4, #8]
 80103a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80103ac:	f7fd fc08 	bl	800dbc0 <memset>
 80103b0:	4620      	mov	r0, r4
 80103b2:	bd70      	pop	{r4, r5, r6, pc}

080103b4 <__sfp_lock_acquire>:
 80103b4:	4801      	ldr	r0, [pc, #4]	; (80103bc <__sfp_lock_acquire+0x8>)
 80103b6:	f000 bc26 	b.w	8010c06 <__retarget_lock_acquire_recursive>
 80103ba:	bf00      	nop
 80103bc:	2000a218 	.word	0x2000a218

080103c0 <__sfp_lock_release>:
 80103c0:	4801      	ldr	r0, [pc, #4]	; (80103c8 <__sfp_lock_release+0x8>)
 80103c2:	f000 bc21 	b.w	8010c08 <__retarget_lock_release_recursive>
 80103c6:	bf00      	nop
 80103c8:	2000a218 	.word	0x2000a218

080103cc <__sinit_lock_acquire>:
 80103cc:	4801      	ldr	r0, [pc, #4]	; (80103d4 <__sinit_lock_acquire+0x8>)
 80103ce:	f000 bc1a 	b.w	8010c06 <__retarget_lock_acquire_recursive>
 80103d2:	bf00      	nop
 80103d4:	2000a213 	.word	0x2000a213

080103d8 <__sinit_lock_release>:
 80103d8:	4801      	ldr	r0, [pc, #4]	; (80103e0 <__sinit_lock_release+0x8>)
 80103da:	f000 bc15 	b.w	8010c08 <__retarget_lock_release_recursive>
 80103de:	bf00      	nop
 80103e0:	2000a213 	.word	0x2000a213

080103e4 <__sinit>:
 80103e4:	b510      	push	{r4, lr}
 80103e6:	4604      	mov	r4, r0
 80103e8:	f7ff fff0 	bl	80103cc <__sinit_lock_acquire>
 80103ec:	69a3      	ldr	r3, [r4, #24]
 80103ee:	b11b      	cbz	r3, 80103f8 <__sinit+0x14>
 80103f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103f4:	f7ff bff0 	b.w	80103d8 <__sinit_lock_release>
 80103f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80103fc:	6523      	str	r3, [r4, #80]	; 0x50
 80103fe:	4b13      	ldr	r3, [pc, #76]	; (801044c <__sinit+0x68>)
 8010400:	4a13      	ldr	r2, [pc, #76]	; (8010450 <__sinit+0x6c>)
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	62a2      	str	r2, [r4, #40]	; 0x28
 8010406:	42a3      	cmp	r3, r4
 8010408:	bf04      	itt	eq
 801040a:	2301      	moveq	r3, #1
 801040c:	61a3      	streq	r3, [r4, #24]
 801040e:	4620      	mov	r0, r4
 8010410:	f000 f820 	bl	8010454 <__sfp>
 8010414:	6060      	str	r0, [r4, #4]
 8010416:	4620      	mov	r0, r4
 8010418:	f000 f81c 	bl	8010454 <__sfp>
 801041c:	60a0      	str	r0, [r4, #8]
 801041e:	4620      	mov	r0, r4
 8010420:	f000 f818 	bl	8010454 <__sfp>
 8010424:	2200      	movs	r2, #0
 8010426:	60e0      	str	r0, [r4, #12]
 8010428:	2104      	movs	r1, #4
 801042a:	6860      	ldr	r0, [r4, #4]
 801042c:	f7ff ff82 	bl	8010334 <std>
 8010430:	68a0      	ldr	r0, [r4, #8]
 8010432:	2201      	movs	r2, #1
 8010434:	2109      	movs	r1, #9
 8010436:	f7ff ff7d 	bl	8010334 <std>
 801043a:	68e0      	ldr	r0, [r4, #12]
 801043c:	2202      	movs	r2, #2
 801043e:	2112      	movs	r1, #18
 8010440:	f7ff ff78 	bl	8010334 <std>
 8010444:	2301      	movs	r3, #1
 8010446:	61a3      	str	r3, [r4, #24]
 8010448:	e7d2      	b.n	80103f0 <__sinit+0xc>
 801044a:	bf00      	nop
 801044c:	080137a8 	.word	0x080137a8
 8010450:	0801037d 	.word	0x0801037d

08010454 <__sfp>:
 8010454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010456:	4607      	mov	r7, r0
 8010458:	f7ff ffac 	bl	80103b4 <__sfp_lock_acquire>
 801045c:	4b1e      	ldr	r3, [pc, #120]	; (80104d8 <__sfp+0x84>)
 801045e:	681e      	ldr	r6, [r3, #0]
 8010460:	69b3      	ldr	r3, [r6, #24]
 8010462:	b913      	cbnz	r3, 801046a <__sfp+0x16>
 8010464:	4630      	mov	r0, r6
 8010466:	f7ff ffbd 	bl	80103e4 <__sinit>
 801046a:	3648      	adds	r6, #72	; 0x48
 801046c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010470:	3b01      	subs	r3, #1
 8010472:	d503      	bpl.n	801047c <__sfp+0x28>
 8010474:	6833      	ldr	r3, [r6, #0]
 8010476:	b30b      	cbz	r3, 80104bc <__sfp+0x68>
 8010478:	6836      	ldr	r6, [r6, #0]
 801047a:	e7f7      	b.n	801046c <__sfp+0x18>
 801047c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010480:	b9d5      	cbnz	r5, 80104b8 <__sfp+0x64>
 8010482:	4b16      	ldr	r3, [pc, #88]	; (80104dc <__sfp+0x88>)
 8010484:	60e3      	str	r3, [r4, #12]
 8010486:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801048a:	6665      	str	r5, [r4, #100]	; 0x64
 801048c:	f000 fbba 	bl	8010c04 <__retarget_lock_init_recursive>
 8010490:	f7ff ff96 	bl	80103c0 <__sfp_lock_release>
 8010494:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010498:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801049c:	6025      	str	r5, [r4, #0]
 801049e:	61a5      	str	r5, [r4, #24]
 80104a0:	2208      	movs	r2, #8
 80104a2:	4629      	mov	r1, r5
 80104a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80104a8:	f7fd fb8a 	bl	800dbc0 <memset>
 80104ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80104b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80104b4:	4620      	mov	r0, r4
 80104b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80104b8:	3468      	adds	r4, #104	; 0x68
 80104ba:	e7d9      	b.n	8010470 <__sfp+0x1c>
 80104bc:	2104      	movs	r1, #4
 80104be:	4638      	mov	r0, r7
 80104c0:	f7ff ff62 	bl	8010388 <__sfmoreglue>
 80104c4:	4604      	mov	r4, r0
 80104c6:	6030      	str	r0, [r6, #0]
 80104c8:	2800      	cmp	r0, #0
 80104ca:	d1d5      	bne.n	8010478 <__sfp+0x24>
 80104cc:	f7ff ff78 	bl	80103c0 <__sfp_lock_release>
 80104d0:	230c      	movs	r3, #12
 80104d2:	603b      	str	r3, [r7, #0]
 80104d4:	e7ee      	b.n	80104b4 <__sfp+0x60>
 80104d6:	bf00      	nop
 80104d8:	080137a8 	.word	0x080137a8
 80104dc:	ffff0001 	.word	0xffff0001

080104e0 <_fwalk_reent>:
 80104e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104e4:	4606      	mov	r6, r0
 80104e6:	4688      	mov	r8, r1
 80104e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80104ec:	2700      	movs	r7, #0
 80104ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80104f2:	f1b9 0901 	subs.w	r9, r9, #1
 80104f6:	d505      	bpl.n	8010504 <_fwalk_reent+0x24>
 80104f8:	6824      	ldr	r4, [r4, #0]
 80104fa:	2c00      	cmp	r4, #0
 80104fc:	d1f7      	bne.n	80104ee <_fwalk_reent+0xe>
 80104fe:	4638      	mov	r0, r7
 8010500:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010504:	89ab      	ldrh	r3, [r5, #12]
 8010506:	2b01      	cmp	r3, #1
 8010508:	d907      	bls.n	801051a <_fwalk_reent+0x3a>
 801050a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801050e:	3301      	adds	r3, #1
 8010510:	d003      	beq.n	801051a <_fwalk_reent+0x3a>
 8010512:	4629      	mov	r1, r5
 8010514:	4630      	mov	r0, r6
 8010516:	47c0      	blx	r8
 8010518:	4307      	orrs	r7, r0
 801051a:	3568      	adds	r5, #104	; 0x68
 801051c:	e7e9      	b.n	80104f2 <_fwalk_reent+0x12>

0801051e <rshift>:
 801051e:	6903      	ldr	r3, [r0, #16]
 8010520:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010524:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010528:	ea4f 1261 	mov.w	r2, r1, asr #5
 801052c:	f100 0414 	add.w	r4, r0, #20
 8010530:	dd45      	ble.n	80105be <rshift+0xa0>
 8010532:	f011 011f 	ands.w	r1, r1, #31
 8010536:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801053a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801053e:	d10c      	bne.n	801055a <rshift+0x3c>
 8010540:	f100 0710 	add.w	r7, r0, #16
 8010544:	4629      	mov	r1, r5
 8010546:	42b1      	cmp	r1, r6
 8010548:	d334      	bcc.n	80105b4 <rshift+0x96>
 801054a:	1a9b      	subs	r3, r3, r2
 801054c:	009b      	lsls	r3, r3, #2
 801054e:	1eea      	subs	r2, r5, #3
 8010550:	4296      	cmp	r6, r2
 8010552:	bf38      	it	cc
 8010554:	2300      	movcc	r3, #0
 8010556:	4423      	add	r3, r4
 8010558:	e015      	b.n	8010586 <rshift+0x68>
 801055a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801055e:	f1c1 0820 	rsb	r8, r1, #32
 8010562:	40cf      	lsrs	r7, r1
 8010564:	f105 0e04 	add.w	lr, r5, #4
 8010568:	46a1      	mov	r9, r4
 801056a:	4576      	cmp	r6, lr
 801056c:	46f4      	mov	ip, lr
 801056e:	d815      	bhi.n	801059c <rshift+0x7e>
 8010570:	1a9b      	subs	r3, r3, r2
 8010572:	009a      	lsls	r2, r3, #2
 8010574:	3a04      	subs	r2, #4
 8010576:	3501      	adds	r5, #1
 8010578:	42ae      	cmp	r6, r5
 801057a:	bf38      	it	cc
 801057c:	2200      	movcc	r2, #0
 801057e:	18a3      	adds	r3, r4, r2
 8010580:	50a7      	str	r7, [r4, r2]
 8010582:	b107      	cbz	r7, 8010586 <rshift+0x68>
 8010584:	3304      	adds	r3, #4
 8010586:	1b1a      	subs	r2, r3, r4
 8010588:	42a3      	cmp	r3, r4
 801058a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801058e:	bf08      	it	eq
 8010590:	2300      	moveq	r3, #0
 8010592:	6102      	str	r2, [r0, #16]
 8010594:	bf08      	it	eq
 8010596:	6143      	streq	r3, [r0, #20]
 8010598:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801059c:	f8dc c000 	ldr.w	ip, [ip]
 80105a0:	fa0c fc08 	lsl.w	ip, ip, r8
 80105a4:	ea4c 0707 	orr.w	r7, ip, r7
 80105a8:	f849 7b04 	str.w	r7, [r9], #4
 80105ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 80105b0:	40cf      	lsrs	r7, r1
 80105b2:	e7da      	b.n	801056a <rshift+0x4c>
 80105b4:	f851 cb04 	ldr.w	ip, [r1], #4
 80105b8:	f847 cf04 	str.w	ip, [r7, #4]!
 80105bc:	e7c3      	b.n	8010546 <rshift+0x28>
 80105be:	4623      	mov	r3, r4
 80105c0:	e7e1      	b.n	8010586 <rshift+0x68>

080105c2 <__hexdig_fun>:
 80105c2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80105c6:	2b09      	cmp	r3, #9
 80105c8:	d802      	bhi.n	80105d0 <__hexdig_fun+0xe>
 80105ca:	3820      	subs	r0, #32
 80105cc:	b2c0      	uxtb	r0, r0
 80105ce:	4770      	bx	lr
 80105d0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80105d4:	2b05      	cmp	r3, #5
 80105d6:	d801      	bhi.n	80105dc <__hexdig_fun+0x1a>
 80105d8:	3847      	subs	r0, #71	; 0x47
 80105da:	e7f7      	b.n	80105cc <__hexdig_fun+0xa>
 80105dc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80105e0:	2b05      	cmp	r3, #5
 80105e2:	d801      	bhi.n	80105e8 <__hexdig_fun+0x26>
 80105e4:	3827      	subs	r0, #39	; 0x27
 80105e6:	e7f1      	b.n	80105cc <__hexdig_fun+0xa>
 80105e8:	2000      	movs	r0, #0
 80105ea:	4770      	bx	lr

080105ec <__gethex>:
 80105ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105f0:	ed2d 8b02 	vpush	{d8}
 80105f4:	b089      	sub	sp, #36	; 0x24
 80105f6:	ee08 0a10 	vmov	s16, r0
 80105fa:	9304      	str	r3, [sp, #16]
 80105fc:	4bbc      	ldr	r3, [pc, #752]	; (80108f0 <__gethex+0x304>)
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	9301      	str	r3, [sp, #4]
 8010602:	4618      	mov	r0, r3
 8010604:	468b      	mov	fp, r1
 8010606:	4690      	mov	r8, r2
 8010608:	f7ef fe0a 	bl	8000220 <strlen>
 801060c:	9b01      	ldr	r3, [sp, #4]
 801060e:	f8db 2000 	ldr.w	r2, [fp]
 8010612:	4403      	add	r3, r0
 8010614:	4682      	mov	sl, r0
 8010616:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801061a:	9305      	str	r3, [sp, #20]
 801061c:	1c93      	adds	r3, r2, #2
 801061e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010622:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010626:	32fe      	adds	r2, #254	; 0xfe
 8010628:	18d1      	adds	r1, r2, r3
 801062a:	461f      	mov	r7, r3
 801062c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010630:	9100      	str	r1, [sp, #0]
 8010632:	2830      	cmp	r0, #48	; 0x30
 8010634:	d0f8      	beq.n	8010628 <__gethex+0x3c>
 8010636:	f7ff ffc4 	bl	80105c2 <__hexdig_fun>
 801063a:	4604      	mov	r4, r0
 801063c:	2800      	cmp	r0, #0
 801063e:	d13a      	bne.n	80106b6 <__gethex+0xca>
 8010640:	9901      	ldr	r1, [sp, #4]
 8010642:	4652      	mov	r2, sl
 8010644:	4638      	mov	r0, r7
 8010646:	f001 fa8a 	bl	8011b5e <strncmp>
 801064a:	4605      	mov	r5, r0
 801064c:	2800      	cmp	r0, #0
 801064e:	d168      	bne.n	8010722 <__gethex+0x136>
 8010650:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010654:	eb07 060a 	add.w	r6, r7, sl
 8010658:	f7ff ffb3 	bl	80105c2 <__hexdig_fun>
 801065c:	2800      	cmp	r0, #0
 801065e:	d062      	beq.n	8010726 <__gethex+0x13a>
 8010660:	4633      	mov	r3, r6
 8010662:	7818      	ldrb	r0, [r3, #0]
 8010664:	2830      	cmp	r0, #48	; 0x30
 8010666:	461f      	mov	r7, r3
 8010668:	f103 0301 	add.w	r3, r3, #1
 801066c:	d0f9      	beq.n	8010662 <__gethex+0x76>
 801066e:	f7ff ffa8 	bl	80105c2 <__hexdig_fun>
 8010672:	2301      	movs	r3, #1
 8010674:	fab0 f480 	clz	r4, r0
 8010678:	0964      	lsrs	r4, r4, #5
 801067a:	4635      	mov	r5, r6
 801067c:	9300      	str	r3, [sp, #0]
 801067e:	463a      	mov	r2, r7
 8010680:	4616      	mov	r6, r2
 8010682:	3201      	adds	r2, #1
 8010684:	7830      	ldrb	r0, [r6, #0]
 8010686:	f7ff ff9c 	bl	80105c2 <__hexdig_fun>
 801068a:	2800      	cmp	r0, #0
 801068c:	d1f8      	bne.n	8010680 <__gethex+0x94>
 801068e:	9901      	ldr	r1, [sp, #4]
 8010690:	4652      	mov	r2, sl
 8010692:	4630      	mov	r0, r6
 8010694:	f001 fa63 	bl	8011b5e <strncmp>
 8010698:	b980      	cbnz	r0, 80106bc <__gethex+0xd0>
 801069a:	b94d      	cbnz	r5, 80106b0 <__gethex+0xc4>
 801069c:	eb06 050a 	add.w	r5, r6, sl
 80106a0:	462a      	mov	r2, r5
 80106a2:	4616      	mov	r6, r2
 80106a4:	3201      	adds	r2, #1
 80106a6:	7830      	ldrb	r0, [r6, #0]
 80106a8:	f7ff ff8b 	bl	80105c2 <__hexdig_fun>
 80106ac:	2800      	cmp	r0, #0
 80106ae:	d1f8      	bne.n	80106a2 <__gethex+0xb6>
 80106b0:	1bad      	subs	r5, r5, r6
 80106b2:	00ad      	lsls	r5, r5, #2
 80106b4:	e004      	b.n	80106c0 <__gethex+0xd4>
 80106b6:	2400      	movs	r4, #0
 80106b8:	4625      	mov	r5, r4
 80106ba:	e7e0      	b.n	801067e <__gethex+0x92>
 80106bc:	2d00      	cmp	r5, #0
 80106be:	d1f7      	bne.n	80106b0 <__gethex+0xc4>
 80106c0:	7833      	ldrb	r3, [r6, #0]
 80106c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80106c6:	2b50      	cmp	r3, #80	; 0x50
 80106c8:	d13b      	bne.n	8010742 <__gethex+0x156>
 80106ca:	7873      	ldrb	r3, [r6, #1]
 80106cc:	2b2b      	cmp	r3, #43	; 0x2b
 80106ce:	d02c      	beq.n	801072a <__gethex+0x13e>
 80106d0:	2b2d      	cmp	r3, #45	; 0x2d
 80106d2:	d02e      	beq.n	8010732 <__gethex+0x146>
 80106d4:	1c71      	adds	r1, r6, #1
 80106d6:	f04f 0900 	mov.w	r9, #0
 80106da:	7808      	ldrb	r0, [r1, #0]
 80106dc:	f7ff ff71 	bl	80105c2 <__hexdig_fun>
 80106e0:	1e43      	subs	r3, r0, #1
 80106e2:	b2db      	uxtb	r3, r3
 80106e4:	2b18      	cmp	r3, #24
 80106e6:	d82c      	bhi.n	8010742 <__gethex+0x156>
 80106e8:	f1a0 0210 	sub.w	r2, r0, #16
 80106ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80106f0:	f7ff ff67 	bl	80105c2 <__hexdig_fun>
 80106f4:	1e43      	subs	r3, r0, #1
 80106f6:	b2db      	uxtb	r3, r3
 80106f8:	2b18      	cmp	r3, #24
 80106fa:	d91d      	bls.n	8010738 <__gethex+0x14c>
 80106fc:	f1b9 0f00 	cmp.w	r9, #0
 8010700:	d000      	beq.n	8010704 <__gethex+0x118>
 8010702:	4252      	negs	r2, r2
 8010704:	4415      	add	r5, r2
 8010706:	f8cb 1000 	str.w	r1, [fp]
 801070a:	b1e4      	cbz	r4, 8010746 <__gethex+0x15a>
 801070c:	9b00      	ldr	r3, [sp, #0]
 801070e:	2b00      	cmp	r3, #0
 8010710:	bf14      	ite	ne
 8010712:	2700      	movne	r7, #0
 8010714:	2706      	moveq	r7, #6
 8010716:	4638      	mov	r0, r7
 8010718:	b009      	add	sp, #36	; 0x24
 801071a:	ecbd 8b02 	vpop	{d8}
 801071e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010722:	463e      	mov	r6, r7
 8010724:	4625      	mov	r5, r4
 8010726:	2401      	movs	r4, #1
 8010728:	e7ca      	b.n	80106c0 <__gethex+0xd4>
 801072a:	f04f 0900 	mov.w	r9, #0
 801072e:	1cb1      	adds	r1, r6, #2
 8010730:	e7d3      	b.n	80106da <__gethex+0xee>
 8010732:	f04f 0901 	mov.w	r9, #1
 8010736:	e7fa      	b.n	801072e <__gethex+0x142>
 8010738:	230a      	movs	r3, #10
 801073a:	fb03 0202 	mla	r2, r3, r2, r0
 801073e:	3a10      	subs	r2, #16
 8010740:	e7d4      	b.n	80106ec <__gethex+0x100>
 8010742:	4631      	mov	r1, r6
 8010744:	e7df      	b.n	8010706 <__gethex+0x11a>
 8010746:	1bf3      	subs	r3, r6, r7
 8010748:	3b01      	subs	r3, #1
 801074a:	4621      	mov	r1, r4
 801074c:	2b07      	cmp	r3, #7
 801074e:	dc0b      	bgt.n	8010768 <__gethex+0x17c>
 8010750:	ee18 0a10 	vmov	r0, s16
 8010754:	f000 fad8 	bl	8010d08 <_Balloc>
 8010758:	4604      	mov	r4, r0
 801075a:	b940      	cbnz	r0, 801076e <__gethex+0x182>
 801075c:	4b65      	ldr	r3, [pc, #404]	; (80108f4 <__gethex+0x308>)
 801075e:	4602      	mov	r2, r0
 8010760:	21de      	movs	r1, #222	; 0xde
 8010762:	4865      	ldr	r0, [pc, #404]	; (80108f8 <__gethex+0x30c>)
 8010764:	f001 fa2c 	bl	8011bc0 <__assert_func>
 8010768:	3101      	adds	r1, #1
 801076a:	105b      	asrs	r3, r3, #1
 801076c:	e7ee      	b.n	801074c <__gethex+0x160>
 801076e:	f100 0914 	add.w	r9, r0, #20
 8010772:	f04f 0b00 	mov.w	fp, #0
 8010776:	f1ca 0301 	rsb	r3, sl, #1
 801077a:	f8cd 9008 	str.w	r9, [sp, #8]
 801077e:	f8cd b000 	str.w	fp, [sp]
 8010782:	9306      	str	r3, [sp, #24]
 8010784:	42b7      	cmp	r7, r6
 8010786:	d340      	bcc.n	801080a <__gethex+0x21e>
 8010788:	9802      	ldr	r0, [sp, #8]
 801078a:	9b00      	ldr	r3, [sp, #0]
 801078c:	f840 3b04 	str.w	r3, [r0], #4
 8010790:	eba0 0009 	sub.w	r0, r0, r9
 8010794:	1080      	asrs	r0, r0, #2
 8010796:	0146      	lsls	r6, r0, #5
 8010798:	6120      	str	r0, [r4, #16]
 801079a:	4618      	mov	r0, r3
 801079c:	f000 fbaa 	bl	8010ef4 <__hi0bits>
 80107a0:	1a30      	subs	r0, r6, r0
 80107a2:	f8d8 6000 	ldr.w	r6, [r8]
 80107a6:	42b0      	cmp	r0, r6
 80107a8:	dd63      	ble.n	8010872 <__gethex+0x286>
 80107aa:	1b87      	subs	r7, r0, r6
 80107ac:	4639      	mov	r1, r7
 80107ae:	4620      	mov	r0, r4
 80107b0:	f000 ff44 	bl	801163c <__any_on>
 80107b4:	4682      	mov	sl, r0
 80107b6:	b1a8      	cbz	r0, 80107e4 <__gethex+0x1f8>
 80107b8:	1e7b      	subs	r3, r7, #1
 80107ba:	1159      	asrs	r1, r3, #5
 80107bc:	f003 021f 	and.w	r2, r3, #31
 80107c0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80107c4:	f04f 0a01 	mov.w	sl, #1
 80107c8:	fa0a f202 	lsl.w	r2, sl, r2
 80107cc:	420a      	tst	r2, r1
 80107ce:	d009      	beq.n	80107e4 <__gethex+0x1f8>
 80107d0:	4553      	cmp	r3, sl
 80107d2:	dd05      	ble.n	80107e0 <__gethex+0x1f4>
 80107d4:	1eb9      	subs	r1, r7, #2
 80107d6:	4620      	mov	r0, r4
 80107d8:	f000 ff30 	bl	801163c <__any_on>
 80107dc:	2800      	cmp	r0, #0
 80107de:	d145      	bne.n	801086c <__gethex+0x280>
 80107e0:	f04f 0a02 	mov.w	sl, #2
 80107e4:	4639      	mov	r1, r7
 80107e6:	4620      	mov	r0, r4
 80107e8:	f7ff fe99 	bl	801051e <rshift>
 80107ec:	443d      	add	r5, r7
 80107ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80107f2:	42ab      	cmp	r3, r5
 80107f4:	da4c      	bge.n	8010890 <__gethex+0x2a4>
 80107f6:	ee18 0a10 	vmov	r0, s16
 80107fa:	4621      	mov	r1, r4
 80107fc:	f000 fac4 	bl	8010d88 <_Bfree>
 8010800:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010802:	2300      	movs	r3, #0
 8010804:	6013      	str	r3, [r2, #0]
 8010806:	27a3      	movs	r7, #163	; 0xa3
 8010808:	e785      	b.n	8010716 <__gethex+0x12a>
 801080a:	1e73      	subs	r3, r6, #1
 801080c:	9a05      	ldr	r2, [sp, #20]
 801080e:	9303      	str	r3, [sp, #12]
 8010810:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010814:	4293      	cmp	r3, r2
 8010816:	d019      	beq.n	801084c <__gethex+0x260>
 8010818:	f1bb 0f20 	cmp.w	fp, #32
 801081c:	d107      	bne.n	801082e <__gethex+0x242>
 801081e:	9b02      	ldr	r3, [sp, #8]
 8010820:	9a00      	ldr	r2, [sp, #0]
 8010822:	f843 2b04 	str.w	r2, [r3], #4
 8010826:	9302      	str	r3, [sp, #8]
 8010828:	2300      	movs	r3, #0
 801082a:	9300      	str	r3, [sp, #0]
 801082c:	469b      	mov	fp, r3
 801082e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010832:	f7ff fec6 	bl	80105c2 <__hexdig_fun>
 8010836:	9b00      	ldr	r3, [sp, #0]
 8010838:	f000 000f 	and.w	r0, r0, #15
 801083c:	fa00 f00b 	lsl.w	r0, r0, fp
 8010840:	4303      	orrs	r3, r0
 8010842:	9300      	str	r3, [sp, #0]
 8010844:	f10b 0b04 	add.w	fp, fp, #4
 8010848:	9b03      	ldr	r3, [sp, #12]
 801084a:	e00d      	b.n	8010868 <__gethex+0x27c>
 801084c:	9b03      	ldr	r3, [sp, #12]
 801084e:	9a06      	ldr	r2, [sp, #24]
 8010850:	4413      	add	r3, r2
 8010852:	42bb      	cmp	r3, r7
 8010854:	d3e0      	bcc.n	8010818 <__gethex+0x22c>
 8010856:	4618      	mov	r0, r3
 8010858:	9901      	ldr	r1, [sp, #4]
 801085a:	9307      	str	r3, [sp, #28]
 801085c:	4652      	mov	r2, sl
 801085e:	f001 f97e 	bl	8011b5e <strncmp>
 8010862:	9b07      	ldr	r3, [sp, #28]
 8010864:	2800      	cmp	r0, #0
 8010866:	d1d7      	bne.n	8010818 <__gethex+0x22c>
 8010868:	461e      	mov	r6, r3
 801086a:	e78b      	b.n	8010784 <__gethex+0x198>
 801086c:	f04f 0a03 	mov.w	sl, #3
 8010870:	e7b8      	b.n	80107e4 <__gethex+0x1f8>
 8010872:	da0a      	bge.n	801088a <__gethex+0x29e>
 8010874:	1a37      	subs	r7, r6, r0
 8010876:	4621      	mov	r1, r4
 8010878:	ee18 0a10 	vmov	r0, s16
 801087c:	463a      	mov	r2, r7
 801087e:	f000 fc9f 	bl	80111c0 <__lshift>
 8010882:	1bed      	subs	r5, r5, r7
 8010884:	4604      	mov	r4, r0
 8010886:	f100 0914 	add.w	r9, r0, #20
 801088a:	f04f 0a00 	mov.w	sl, #0
 801088e:	e7ae      	b.n	80107ee <__gethex+0x202>
 8010890:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010894:	42a8      	cmp	r0, r5
 8010896:	dd72      	ble.n	801097e <__gethex+0x392>
 8010898:	1b45      	subs	r5, r0, r5
 801089a:	42ae      	cmp	r6, r5
 801089c:	dc36      	bgt.n	801090c <__gethex+0x320>
 801089e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80108a2:	2b02      	cmp	r3, #2
 80108a4:	d02a      	beq.n	80108fc <__gethex+0x310>
 80108a6:	2b03      	cmp	r3, #3
 80108a8:	d02c      	beq.n	8010904 <__gethex+0x318>
 80108aa:	2b01      	cmp	r3, #1
 80108ac:	d115      	bne.n	80108da <__gethex+0x2ee>
 80108ae:	42ae      	cmp	r6, r5
 80108b0:	d113      	bne.n	80108da <__gethex+0x2ee>
 80108b2:	2e01      	cmp	r6, #1
 80108b4:	d10b      	bne.n	80108ce <__gethex+0x2e2>
 80108b6:	9a04      	ldr	r2, [sp, #16]
 80108b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80108bc:	6013      	str	r3, [r2, #0]
 80108be:	2301      	movs	r3, #1
 80108c0:	6123      	str	r3, [r4, #16]
 80108c2:	f8c9 3000 	str.w	r3, [r9]
 80108c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80108c8:	2762      	movs	r7, #98	; 0x62
 80108ca:	601c      	str	r4, [r3, #0]
 80108cc:	e723      	b.n	8010716 <__gethex+0x12a>
 80108ce:	1e71      	subs	r1, r6, #1
 80108d0:	4620      	mov	r0, r4
 80108d2:	f000 feb3 	bl	801163c <__any_on>
 80108d6:	2800      	cmp	r0, #0
 80108d8:	d1ed      	bne.n	80108b6 <__gethex+0x2ca>
 80108da:	ee18 0a10 	vmov	r0, s16
 80108de:	4621      	mov	r1, r4
 80108e0:	f000 fa52 	bl	8010d88 <_Bfree>
 80108e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80108e6:	2300      	movs	r3, #0
 80108e8:	6013      	str	r3, [r2, #0]
 80108ea:	2750      	movs	r7, #80	; 0x50
 80108ec:	e713      	b.n	8010716 <__gethex+0x12a>
 80108ee:	bf00      	nop
 80108f0:	08013a94 	.word	0x08013a94
 80108f4:	080139b4 	.word	0x080139b4
 80108f8:	08013a28 	.word	0x08013a28
 80108fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d1eb      	bne.n	80108da <__gethex+0x2ee>
 8010902:	e7d8      	b.n	80108b6 <__gethex+0x2ca>
 8010904:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010906:	2b00      	cmp	r3, #0
 8010908:	d1d5      	bne.n	80108b6 <__gethex+0x2ca>
 801090a:	e7e6      	b.n	80108da <__gethex+0x2ee>
 801090c:	1e6f      	subs	r7, r5, #1
 801090e:	f1ba 0f00 	cmp.w	sl, #0
 8010912:	d131      	bne.n	8010978 <__gethex+0x38c>
 8010914:	b127      	cbz	r7, 8010920 <__gethex+0x334>
 8010916:	4639      	mov	r1, r7
 8010918:	4620      	mov	r0, r4
 801091a:	f000 fe8f 	bl	801163c <__any_on>
 801091e:	4682      	mov	sl, r0
 8010920:	117b      	asrs	r3, r7, #5
 8010922:	2101      	movs	r1, #1
 8010924:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010928:	f007 071f 	and.w	r7, r7, #31
 801092c:	fa01 f707 	lsl.w	r7, r1, r7
 8010930:	421f      	tst	r7, r3
 8010932:	4629      	mov	r1, r5
 8010934:	4620      	mov	r0, r4
 8010936:	bf18      	it	ne
 8010938:	f04a 0a02 	orrne.w	sl, sl, #2
 801093c:	1b76      	subs	r6, r6, r5
 801093e:	f7ff fdee 	bl	801051e <rshift>
 8010942:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010946:	2702      	movs	r7, #2
 8010948:	f1ba 0f00 	cmp.w	sl, #0
 801094c:	d048      	beq.n	80109e0 <__gethex+0x3f4>
 801094e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010952:	2b02      	cmp	r3, #2
 8010954:	d015      	beq.n	8010982 <__gethex+0x396>
 8010956:	2b03      	cmp	r3, #3
 8010958:	d017      	beq.n	801098a <__gethex+0x39e>
 801095a:	2b01      	cmp	r3, #1
 801095c:	d109      	bne.n	8010972 <__gethex+0x386>
 801095e:	f01a 0f02 	tst.w	sl, #2
 8010962:	d006      	beq.n	8010972 <__gethex+0x386>
 8010964:	f8d9 0000 	ldr.w	r0, [r9]
 8010968:	ea4a 0a00 	orr.w	sl, sl, r0
 801096c:	f01a 0f01 	tst.w	sl, #1
 8010970:	d10e      	bne.n	8010990 <__gethex+0x3a4>
 8010972:	f047 0710 	orr.w	r7, r7, #16
 8010976:	e033      	b.n	80109e0 <__gethex+0x3f4>
 8010978:	f04f 0a01 	mov.w	sl, #1
 801097c:	e7d0      	b.n	8010920 <__gethex+0x334>
 801097e:	2701      	movs	r7, #1
 8010980:	e7e2      	b.n	8010948 <__gethex+0x35c>
 8010982:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010984:	f1c3 0301 	rsb	r3, r3, #1
 8010988:	9315      	str	r3, [sp, #84]	; 0x54
 801098a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801098c:	2b00      	cmp	r3, #0
 801098e:	d0f0      	beq.n	8010972 <__gethex+0x386>
 8010990:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010994:	f104 0314 	add.w	r3, r4, #20
 8010998:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801099c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80109a0:	f04f 0c00 	mov.w	ip, #0
 80109a4:	4618      	mov	r0, r3
 80109a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80109aa:	f1b2 3fff 	cmp.w	r2, #4294967295
 80109ae:	d01c      	beq.n	80109ea <__gethex+0x3fe>
 80109b0:	3201      	adds	r2, #1
 80109b2:	6002      	str	r2, [r0, #0]
 80109b4:	2f02      	cmp	r7, #2
 80109b6:	f104 0314 	add.w	r3, r4, #20
 80109ba:	d13f      	bne.n	8010a3c <__gethex+0x450>
 80109bc:	f8d8 2000 	ldr.w	r2, [r8]
 80109c0:	3a01      	subs	r2, #1
 80109c2:	42b2      	cmp	r2, r6
 80109c4:	d10a      	bne.n	80109dc <__gethex+0x3f0>
 80109c6:	1171      	asrs	r1, r6, #5
 80109c8:	2201      	movs	r2, #1
 80109ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80109ce:	f006 061f 	and.w	r6, r6, #31
 80109d2:	fa02 f606 	lsl.w	r6, r2, r6
 80109d6:	421e      	tst	r6, r3
 80109d8:	bf18      	it	ne
 80109da:	4617      	movne	r7, r2
 80109dc:	f047 0720 	orr.w	r7, r7, #32
 80109e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80109e2:	601c      	str	r4, [r3, #0]
 80109e4:	9b04      	ldr	r3, [sp, #16]
 80109e6:	601d      	str	r5, [r3, #0]
 80109e8:	e695      	b.n	8010716 <__gethex+0x12a>
 80109ea:	4299      	cmp	r1, r3
 80109ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80109f0:	d8d8      	bhi.n	80109a4 <__gethex+0x3b8>
 80109f2:	68a3      	ldr	r3, [r4, #8]
 80109f4:	459b      	cmp	fp, r3
 80109f6:	db19      	blt.n	8010a2c <__gethex+0x440>
 80109f8:	6861      	ldr	r1, [r4, #4]
 80109fa:	ee18 0a10 	vmov	r0, s16
 80109fe:	3101      	adds	r1, #1
 8010a00:	f000 f982 	bl	8010d08 <_Balloc>
 8010a04:	4681      	mov	r9, r0
 8010a06:	b918      	cbnz	r0, 8010a10 <__gethex+0x424>
 8010a08:	4b1a      	ldr	r3, [pc, #104]	; (8010a74 <__gethex+0x488>)
 8010a0a:	4602      	mov	r2, r0
 8010a0c:	2184      	movs	r1, #132	; 0x84
 8010a0e:	e6a8      	b.n	8010762 <__gethex+0x176>
 8010a10:	6922      	ldr	r2, [r4, #16]
 8010a12:	3202      	adds	r2, #2
 8010a14:	f104 010c 	add.w	r1, r4, #12
 8010a18:	0092      	lsls	r2, r2, #2
 8010a1a:	300c      	adds	r0, #12
 8010a1c:	f7fd f8c2 	bl	800dba4 <memcpy>
 8010a20:	4621      	mov	r1, r4
 8010a22:	ee18 0a10 	vmov	r0, s16
 8010a26:	f000 f9af 	bl	8010d88 <_Bfree>
 8010a2a:	464c      	mov	r4, r9
 8010a2c:	6923      	ldr	r3, [r4, #16]
 8010a2e:	1c5a      	adds	r2, r3, #1
 8010a30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010a34:	6122      	str	r2, [r4, #16]
 8010a36:	2201      	movs	r2, #1
 8010a38:	615a      	str	r2, [r3, #20]
 8010a3a:	e7bb      	b.n	80109b4 <__gethex+0x3c8>
 8010a3c:	6922      	ldr	r2, [r4, #16]
 8010a3e:	455a      	cmp	r2, fp
 8010a40:	dd0b      	ble.n	8010a5a <__gethex+0x46e>
 8010a42:	2101      	movs	r1, #1
 8010a44:	4620      	mov	r0, r4
 8010a46:	f7ff fd6a 	bl	801051e <rshift>
 8010a4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010a4e:	3501      	adds	r5, #1
 8010a50:	42ab      	cmp	r3, r5
 8010a52:	f6ff aed0 	blt.w	80107f6 <__gethex+0x20a>
 8010a56:	2701      	movs	r7, #1
 8010a58:	e7c0      	b.n	80109dc <__gethex+0x3f0>
 8010a5a:	f016 061f 	ands.w	r6, r6, #31
 8010a5e:	d0fa      	beq.n	8010a56 <__gethex+0x46a>
 8010a60:	449a      	add	sl, r3
 8010a62:	f1c6 0620 	rsb	r6, r6, #32
 8010a66:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010a6a:	f000 fa43 	bl	8010ef4 <__hi0bits>
 8010a6e:	42b0      	cmp	r0, r6
 8010a70:	dbe7      	blt.n	8010a42 <__gethex+0x456>
 8010a72:	e7f0      	b.n	8010a56 <__gethex+0x46a>
 8010a74:	080139b4 	.word	0x080139b4

08010a78 <L_shift>:
 8010a78:	f1c2 0208 	rsb	r2, r2, #8
 8010a7c:	0092      	lsls	r2, r2, #2
 8010a7e:	b570      	push	{r4, r5, r6, lr}
 8010a80:	f1c2 0620 	rsb	r6, r2, #32
 8010a84:	6843      	ldr	r3, [r0, #4]
 8010a86:	6804      	ldr	r4, [r0, #0]
 8010a88:	fa03 f506 	lsl.w	r5, r3, r6
 8010a8c:	432c      	orrs	r4, r5
 8010a8e:	40d3      	lsrs	r3, r2
 8010a90:	6004      	str	r4, [r0, #0]
 8010a92:	f840 3f04 	str.w	r3, [r0, #4]!
 8010a96:	4288      	cmp	r0, r1
 8010a98:	d3f4      	bcc.n	8010a84 <L_shift+0xc>
 8010a9a:	bd70      	pop	{r4, r5, r6, pc}

08010a9c <__match>:
 8010a9c:	b530      	push	{r4, r5, lr}
 8010a9e:	6803      	ldr	r3, [r0, #0]
 8010aa0:	3301      	adds	r3, #1
 8010aa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010aa6:	b914      	cbnz	r4, 8010aae <__match+0x12>
 8010aa8:	6003      	str	r3, [r0, #0]
 8010aaa:	2001      	movs	r0, #1
 8010aac:	bd30      	pop	{r4, r5, pc}
 8010aae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010ab2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010ab6:	2d19      	cmp	r5, #25
 8010ab8:	bf98      	it	ls
 8010aba:	3220      	addls	r2, #32
 8010abc:	42a2      	cmp	r2, r4
 8010abe:	d0f0      	beq.n	8010aa2 <__match+0x6>
 8010ac0:	2000      	movs	r0, #0
 8010ac2:	e7f3      	b.n	8010aac <__match+0x10>

08010ac4 <__hexnan>:
 8010ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ac8:	680b      	ldr	r3, [r1, #0]
 8010aca:	6801      	ldr	r1, [r0, #0]
 8010acc:	115e      	asrs	r6, r3, #5
 8010ace:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010ad2:	f013 031f 	ands.w	r3, r3, #31
 8010ad6:	b087      	sub	sp, #28
 8010ad8:	bf18      	it	ne
 8010ada:	3604      	addne	r6, #4
 8010adc:	2500      	movs	r5, #0
 8010ade:	1f37      	subs	r7, r6, #4
 8010ae0:	4682      	mov	sl, r0
 8010ae2:	4690      	mov	r8, r2
 8010ae4:	9301      	str	r3, [sp, #4]
 8010ae6:	f846 5c04 	str.w	r5, [r6, #-4]
 8010aea:	46b9      	mov	r9, r7
 8010aec:	463c      	mov	r4, r7
 8010aee:	9502      	str	r5, [sp, #8]
 8010af0:	46ab      	mov	fp, r5
 8010af2:	784a      	ldrb	r2, [r1, #1]
 8010af4:	1c4b      	adds	r3, r1, #1
 8010af6:	9303      	str	r3, [sp, #12]
 8010af8:	b342      	cbz	r2, 8010b4c <__hexnan+0x88>
 8010afa:	4610      	mov	r0, r2
 8010afc:	9105      	str	r1, [sp, #20]
 8010afe:	9204      	str	r2, [sp, #16]
 8010b00:	f7ff fd5f 	bl	80105c2 <__hexdig_fun>
 8010b04:	2800      	cmp	r0, #0
 8010b06:	d14f      	bne.n	8010ba8 <__hexnan+0xe4>
 8010b08:	9a04      	ldr	r2, [sp, #16]
 8010b0a:	9905      	ldr	r1, [sp, #20]
 8010b0c:	2a20      	cmp	r2, #32
 8010b0e:	d818      	bhi.n	8010b42 <__hexnan+0x7e>
 8010b10:	9b02      	ldr	r3, [sp, #8]
 8010b12:	459b      	cmp	fp, r3
 8010b14:	dd13      	ble.n	8010b3e <__hexnan+0x7a>
 8010b16:	454c      	cmp	r4, r9
 8010b18:	d206      	bcs.n	8010b28 <__hexnan+0x64>
 8010b1a:	2d07      	cmp	r5, #7
 8010b1c:	dc04      	bgt.n	8010b28 <__hexnan+0x64>
 8010b1e:	462a      	mov	r2, r5
 8010b20:	4649      	mov	r1, r9
 8010b22:	4620      	mov	r0, r4
 8010b24:	f7ff ffa8 	bl	8010a78 <L_shift>
 8010b28:	4544      	cmp	r4, r8
 8010b2a:	d950      	bls.n	8010bce <__hexnan+0x10a>
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	f1a4 0904 	sub.w	r9, r4, #4
 8010b32:	f844 3c04 	str.w	r3, [r4, #-4]
 8010b36:	f8cd b008 	str.w	fp, [sp, #8]
 8010b3a:	464c      	mov	r4, r9
 8010b3c:	461d      	mov	r5, r3
 8010b3e:	9903      	ldr	r1, [sp, #12]
 8010b40:	e7d7      	b.n	8010af2 <__hexnan+0x2e>
 8010b42:	2a29      	cmp	r2, #41	; 0x29
 8010b44:	d156      	bne.n	8010bf4 <__hexnan+0x130>
 8010b46:	3102      	adds	r1, #2
 8010b48:	f8ca 1000 	str.w	r1, [sl]
 8010b4c:	f1bb 0f00 	cmp.w	fp, #0
 8010b50:	d050      	beq.n	8010bf4 <__hexnan+0x130>
 8010b52:	454c      	cmp	r4, r9
 8010b54:	d206      	bcs.n	8010b64 <__hexnan+0xa0>
 8010b56:	2d07      	cmp	r5, #7
 8010b58:	dc04      	bgt.n	8010b64 <__hexnan+0xa0>
 8010b5a:	462a      	mov	r2, r5
 8010b5c:	4649      	mov	r1, r9
 8010b5e:	4620      	mov	r0, r4
 8010b60:	f7ff ff8a 	bl	8010a78 <L_shift>
 8010b64:	4544      	cmp	r4, r8
 8010b66:	d934      	bls.n	8010bd2 <__hexnan+0x10e>
 8010b68:	f1a8 0204 	sub.w	r2, r8, #4
 8010b6c:	4623      	mov	r3, r4
 8010b6e:	f853 1b04 	ldr.w	r1, [r3], #4
 8010b72:	f842 1f04 	str.w	r1, [r2, #4]!
 8010b76:	429f      	cmp	r7, r3
 8010b78:	d2f9      	bcs.n	8010b6e <__hexnan+0xaa>
 8010b7a:	1b3b      	subs	r3, r7, r4
 8010b7c:	f023 0303 	bic.w	r3, r3, #3
 8010b80:	3304      	adds	r3, #4
 8010b82:	3401      	adds	r4, #1
 8010b84:	3e03      	subs	r6, #3
 8010b86:	42b4      	cmp	r4, r6
 8010b88:	bf88      	it	hi
 8010b8a:	2304      	movhi	r3, #4
 8010b8c:	4443      	add	r3, r8
 8010b8e:	2200      	movs	r2, #0
 8010b90:	f843 2b04 	str.w	r2, [r3], #4
 8010b94:	429f      	cmp	r7, r3
 8010b96:	d2fb      	bcs.n	8010b90 <__hexnan+0xcc>
 8010b98:	683b      	ldr	r3, [r7, #0]
 8010b9a:	b91b      	cbnz	r3, 8010ba4 <__hexnan+0xe0>
 8010b9c:	4547      	cmp	r7, r8
 8010b9e:	d127      	bne.n	8010bf0 <__hexnan+0x12c>
 8010ba0:	2301      	movs	r3, #1
 8010ba2:	603b      	str	r3, [r7, #0]
 8010ba4:	2005      	movs	r0, #5
 8010ba6:	e026      	b.n	8010bf6 <__hexnan+0x132>
 8010ba8:	3501      	adds	r5, #1
 8010baa:	2d08      	cmp	r5, #8
 8010bac:	f10b 0b01 	add.w	fp, fp, #1
 8010bb0:	dd06      	ble.n	8010bc0 <__hexnan+0xfc>
 8010bb2:	4544      	cmp	r4, r8
 8010bb4:	d9c3      	bls.n	8010b3e <__hexnan+0x7a>
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	f844 3c04 	str.w	r3, [r4, #-4]
 8010bbc:	2501      	movs	r5, #1
 8010bbe:	3c04      	subs	r4, #4
 8010bc0:	6822      	ldr	r2, [r4, #0]
 8010bc2:	f000 000f 	and.w	r0, r0, #15
 8010bc6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010bca:	6022      	str	r2, [r4, #0]
 8010bcc:	e7b7      	b.n	8010b3e <__hexnan+0x7a>
 8010bce:	2508      	movs	r5, #8
 8010bd0:	e7b5      	b.n	8010b3e <__hexnan+0x7a>
 8010bd2:	9b01      	ldr	r3, [sp, #4]
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d0df      	beq.n	8010b98 <__hexnan+0xd4>
 8010bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8010bdc:	f1c3 0320 	rsb	r3, r3, #32
 8010be0:	fa22 f303 	lsr.w	r3, r2, r3
 8010be4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010be8:	401a      	ands	r2, r3
 8010bea:	f846 2c04 	str.w	r2, [r6, #-4]
 8010bee:	e7d3      	b.n	8010b98 <__hexnan+0xd4>
 8010bf0:	3f04      	subs	r7, #4
 8010bf2:	e7d1      	b.n	8010b98 <__hexnan+0xd4>
 8010bf4:	2004      	movs	r0, #4
 8010bf6:	b007      	add	sp, #28
 8010bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010bfc <_localeconv_r>:
 8010bfc:	4800      	ldr	r0, [pc, #0]	; (8010c00 <_localeconv_r+0x4>)
 8010bfe:	4770      	bx	lr
 8010c00:	20000184 	.word	0x20000184

08010c04 <__retarget_lock_init_recursive>:
 8010c04:	4770      	bx	lr

08010c06 <__retarget_lock_acquire_recursive>:
 8010c06:	4770      	bx	lr

08010c08 <__retarget_lock_release_recursive>:
 8010c08:	4770      	bx	lr

08010c0a <__swhatbuf_r>:
 8010c0a:	b570      	push	{r4, r5, r6, lr}
 8010c0c:	460e      	mov	r6, r1
 8010c0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c12:	2900      	cmp	r1, #0
 8010c14:	b096      	sub	sp, #88	; 0x58
 8010c16:	4614      	mov	r4, r2
 8010c18:	461d      	mov	r5, r3
 8010c1a:	da07      	bge.n	8010c2c <__swhatbuf_r+0x22>
 8010c1c:	2300      	movs	r3, #0
 8010c1e:	602b      	str	r3, [r5, #0]
 8010c20:	89b3      	ldrh	r3, [r6, #12]
 8010c22:	061a      	lsls	r2, r3, #24
 8010c24:	d410      	bmi.n	8010c48 <__swhatbuf_r+0x3e>
 8010c26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010c2a:	e00e      	b.n	8010c4a <__swhatbuf_r+0x40>
 8010c2c:	466a      	mov	r2, sp
 8010c2e:	f001 f807 	bl	8011c40 <_fstat_r>
 8010c32:	2800      	cmp	r0, #0
 8010c34:	dbf2      	blt.n	8010c1c <__swhatbuf_r+0x12>
 8010c36:	9a01      	ldr	r2, [sp, #4]
 8010c38:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010c3c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010c40:	425a      	negs	r2, r3
 8010c42:	415a      	adcs	r2, r3
 8010c44:	602a      	str	r2, [r5, #0]
 8010c46:	e7ee      	b.n	8010c26 <__swhatbuf_r+0x1c>
 8010c48:	2340      	movs	r3, #64	; 0x40
 8010c4a:	2000      	movs	r0, #0
 8010c4c:	6023      	str	r3, [r4, #0]
 8010c4e:	b016      	add	sp, #88	; 0x58
 8010c50:	bd70      	pop	{r4, r5, r6, pc}
	...

08010c54 <__smakebuf_r>:
 8010c54:	898b      	ldrh	r3, [r1, #12]
 8010c56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010c58:	079d      	lsls	r5, r3, #30
 8010c5a:	4606      	mov	r6, r0
 8010c5c:	460c      	mov	r4, r1
 8010c5e:	d507      	bpl.n	8010c70 <__smakebuf_r+0x1c>
 8010c60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010c64:	6023      	str	r3, [r4, #0]
 8010c66:	6123      	str	r3, [r4, #16]
 8010c68:	2301      	movs	r3, #1
 8010c6a:	6163      	str	r3, [r4, #20]
 8010c6c:	b002      	add	sp, #8
 8010c6e:	bd70      	pop	{r4, r5, r6, pc}
 8010c70:	ab01      	add	r3, sp, #4
 8010c72:	466a      	mov	r2, sp
 8010c74:	f7ff ffc9 	bl	8010c0a <__swhatbuf_r>
 8010c78:	9900      	ldr	r1, [sp, #0]
 8010c7a:	4605      	mov	r5, r0
 8010c7c:	4630      	mov	r0, r6
 8010c7e:	f000 fd5d 	bl	801173c <_malloc_r>
 8010c82:	b948      	cbnz	r0, 8010c98 <__smakebuf_r+0x44>
 8010c84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c88:	059a      	lsls	r2, r3, #22
 8010c8a:	d4ef      	bmi.n	8010c6c <__smakebuf_r+0x18>
 8010c8c:	f023 0303 	bic.w	r3, r3, #3
 8010c90:	f043 0302 	orr.w	r3, r3, #2
 8010c94:	81a3      	strh	r3, [r4, #12]
 8010c96:	e7e3      	b.n	8010c60 <__smakebuf_r+0xc>
 8010c98:	4b0d      	ldr	r3, [pc, #52]	; (8010cd0 <__smakebuf_r+0x7c>)
 8010c9a:	62b3      	str	r3, [r6, #40]	; 0x28
 8010c9c:	89a3      	ldrh	r3, [r4, #12]
 8010c9e:	6020      	str	r0, [r4, #0]
 8010ca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ca4:	81a3      	strh	r3, [r4, #12]
 8010ca6:	9b00      	ldr	r3, [sp, #0]
 8010ca8:	6163      	str	r3, [r4, #20]
 8010caa:	9b01      	ldr	r3, [sp, #4]
 8010cac:	6120      	str	r0, [r4, #16]
 8010cae:	b15b      	cbz	r3, 8010cc8 <__smakebuf_r+0x74>
 8010cb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010cb4:	4630      	mov	r0, r6
 8010cb6:	f000 ffd5 	bl	8011c64 <_isatty_r>
 8010cba:	b128      	cbz	r0, 8010cc8 <__smakebuf_r+0x74>
 8010cbc:	89a3      	ldrh	r3, [r4, #12]
 8010cbe:	f023 0303 	bic.w	r3, r3, #3
 8010cc2:	f043 0301 	orr.w	r3, r3, #1
 8010cc6:	81a3      	strh	r3, [r4, #12]
 8010cc8:	89a0      	ldrh	r0, [r4, #12]
 8010cca:	4305      	orrs	r5, r0
 8010ccc:	81a5      	strh	r5, [r4, #12]
 8010cce:	e7cd      	b.n	8010c6c <__smakebuf_r+0x18>
 8010cd0:	0801037d 	.word	0x0801037d

08010cd4 <malloc>:
 8010cd4:	4b02      	ldr	r3, [pc, #8]	; (8010ce0 <malloc+0xc>)
 8010cd6:	4601      	mov	r1, r0
 8010cd8:	6818      	ldr	r0, [r3, #0]
 8010cda:	f000 bd2f 	b.w	801173c <_malloc_r>
 8010cde:	bf00      	nop
 8010ce0:	2000002c 	.word	0x2000002c

08010ce4 <__ascii_mbtowc>:
 8010ce4:	b082      	sub	sp, #8
 8010ce6:	b901      	cbnz	r1, 8010cea <__ascii_mbtowc+0x6>
 8010ce8:	a901      	add	r1, sp, #4
 8010cea:	b142      	cbz	r2, 8010cfe <__ascii_mbtowc+0x1a>
 8010cec:	b14b      	cbz	r3, 8010d02 <__ascii_mbtowc+0x1e>
 8010cee:	7813      	ldrb	r3, [r2, #0]
 8010cf0:	600b      	str	r3, [r1, #0]
 8010cf2:	7812      	ldrb	r2, [r2, #0]
 8010cf4:	1e10      	subs	r0, r2, #0
 8010cf6:	bf18      	it	ne
 8010cf8:	2001      	movne	r0, #1
 8010cfa:	b002      	add	sp, #8
 8010cfc:	4770      	bx	lr
 8010cfe:	4610      	mov	r0, r2
 8010d00:	e7fb      	b.n	8010cfa <__ascii_mbtowc+0x16>
 8010d02:	f06f 0001 	mvn.w	r0, #1
 8010d06:	e7f8      	b.n	8010cfa <__ascii_mbtowc+0x16>

08010d08 <_Balloc>:
 8010d08:	b570      	push	{r4, r5, r6, lr}
 8010d0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010d0c:	4604      	mov	r4, r0
 8010d0e:	460d      	mov	r5, r1
 8010d10:	b976      	cbnz	r6, 8010d30 <_Balloc+0x28>
 8010d12:	2010      	movs	r0, #16
 8010d14:	f7ff ffde 	bl	8010cd4 <malloc>
 8010d18:	4602      	mov	r2, r0
 8010d1a:	6260      	str	r0, [r4, #36]	; 0x24
 8010d1c:	b920      	cbnz	r0, 8010d28 <_Balloc+0x20>
 8010d1e:	4b18      	ldr	r3, [pc, #96]	; (8010d80 <_Balloc+0x78>)
 8010d20:	4818      	ldr	r0, [pc, #96]	; (8010d84 <_Balloc+0x7c>)
 8010d22:	2166      	movs	r1, #102	; 0x66
 8010d24:	f000 ff4c 	bl	8011bc0 <__assert_func>
 8010d28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010d2c:	6006      	str	r6, [r0, #0]
 8010d2e:	60c6      	str	r6, [r0, #12]
 8010d30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010d32:	68f3      	ldr	r3, [r6, #12]
 8010d34:	b183      	cbz	r3, 8010d58 <_Balloc+0x50>
 8010d36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d38:	68db      	ldr	r3, [r3, #12]
 8010d3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010d3e:	b9b8      	cbnz	r0, 8010d70 <_Balloc+0x68>
 8010d40:	2101      	movs	r1, #1
 8010d42:	fa01 f605 	lsl.w	r6, r1, r5
 8010d46:	1d72      	adds	r2, r6, #5
 8010d48:	0092      	lsls	r2, r2, #2
 8010d4a:	4620      	mov	r0, r4
 8010d4c:	f000 fc97 	bl	801167e <_calloc_r>
 8010d50:	b160      	cbz	r0, 8010d6c <_Balloc+0x64>
 8010d52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010d56:	e00e      	b.n	8010d76 <_Balloc+0x6e>
 8010d58:	2221      	movs	r2, #33	; 0x21
 8010d5a:	2104      	movs	r1, #4
 8010d5c:	4620      	mov	r0, r4
 8010d5e:	f000 fc8e 	bl	801167e <_calloc_r>
 8010d62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d64:	60f0      	str	r0, [r6, #12]
 8010d66:	68db      	ldr	r3, [r3, #12]
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d1e4      	bne.n	8010d36 <_Balloc+0x2e>
 8010d6c:	2000      	movs	r0, #0
 8010d6e:	bd70      	pop	{r4, r5, r6, pc}
 8010d70:	6802      	ldr	r2, [r0, #0]
 8010d72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010d76:	2300      	movs	r3, #0
 8010d78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010d7c:	e7f7      	b.n	8010d6e <_Balloc+0x66>
 8010d7e:	bf00      	nop
 8010d80:	0801393e 	.word	0x0801393e
 8010d84:	08013aa8 	.word	0x08013aa8

08010d88 <_Bfree>:
 8010d88:	b570      	push	{r4, r5, r6, lr}
 8010d8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010d8c:	4605      	mov	r5, r0
 8010d8e:	460c      	mov	r4, r1
 8010d90:	b976      	cbnz	r6, 8010db0 <_Bfree+0x28>
 8010d92:	2010      	movs	r0, #16
 8010d94:	f7ff ff9e 	bl	8010cd4 <malloc>
 8010d98:	4602      	mov	r2, r0
 8010d9a:	6268      	str	r0, [r5, #36]	; 0x24
 8010d9c:	b920      	cbnz	r0, 8010da8 <_Bfree+0x20>
 8010d9e:	4b09      	ldr	r3, [pc, #36]	; (8010dc4 <_Bfree+0x3c>)
 8010da0:	4809      	ldr	r0, [pc, #36]	; (8010dc8 <_Bfree+0x40>)
 8010da2:	218a      	movs	r1, #138	; 0x8a
 8010da4:	f000 ff0c 	bl	8011bc0 <__assert_func>
 8010da8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010dac:	6006      	str	r6, [r0, #0]
 8010dae:	60c6      	str	r6, [r0, #12]
 8010db0:	b13c      	cbz	r4, 8010dc2 <_Bfree+0x3a>
 8010db2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010db4:	6862      	ldr	r2, [r4, #4]
 8010db6:	68db      	ldr	r3, [r3, #12]
 8010db8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010dbc:	6021      	str	r1, [r4, #0]
 8010dbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010dc2:	bd70      	pop	{r4, r5, r6, pc}
 8010dc4:	0801393e 	.word	0x0801393e
 8010dc8:	08013aa8 	.word	0x08013aa8

08010dcc <__multadd>:
 8010dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010dd0:	690e      	ldr	r6, [r1, #16]
 8010dd2:	4607      	mov	r7, r0
 8010dd4:	4698      	mov	r8, r3
 8010dd6:	460c      	mov	r4, r1
 8010dd8:	f101 0014 	add.w	r0, r1, #20
 8010ddc:	2300      	movs	r3, #0
 8010dde:	6805      	ldr	r5, [r0, #0]
 8010de0:	b2a9      	uxth	r1, r5
 8010de2:	fb02 8101 	mla	r1, r2, r1, r8
 8010de6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8010dea:	0c2d      	lsrs	r5, r5, #16
 8010dec:	fb02 c505 	mla	r5, r2, r5, ip
 8010df0:	b289      	uxth	r1, r1
 8010df2:	3301      	adds	r3, #1
 8010df4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8010df8:	429e      	cmp	r6, r3
 8010dfa:	f840 1b04 	str.w	r1, [r0], #4
 8010dfe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8010e02:	dcec      	bgt.n	8010dde <__multadd+0x12>
 8010e04:	f1b8 0f00 	cmp.w	r8, #0
 8010e08:	d022      	beq.n	8010e50 <__multadd+0x84>
 8010e0a:	68a3      	ldr	r3, [r4, #8]
 8010e0c:	42b3      	cmp	r3, r6
 8010e0e:	dc19      	bgt.n	8010e44 <__multadd+0x78>
 8010e10:	6861      	ldr	r1, [r4, #4]
 8010e12:	4638      	mov	r0, r7
 8010e14:	3101      	adds	r1, #1
 8010e16:	f7ff ff77 	bl	8010d08 <_Balloc>
 8010e1a:	4605      	mov	r5, r0
 8010e1c:	b928      	cbnz	r0, 8010e2a <__multadd+0x5e>
 8010e1e:	4602      	mov	r2, r0
 8010e20:	4b0d      	ldr	r3, [pc, #52]	; (8010e58 <__multadd+0x8c>)
 8010e22:	480e      	ldr	r0, [pc, #56]	; (8010e5c <__multadd+0x90>)
 8010e24:	21b5      	movs	r1, #181	; 0xb5
 8010e26:	f000 fecb 	bl	8011bc0 <__assert_func>
 8010e2a:	6922      	ldr	r2, [r4, #16]
 8010e2c:	3202      	adds	r2, #2
 8010e2e:	f104 010c 	add.w	r1, r4, #12
 8010e32:	0092      	lsls	r2, r2, #2
 8010e34:	300c      	adds	r0, #12
 8010e36:	f7fc feb5 	bl	800dba4 <memcpy>
 8010e3a:	4621      	mov	r1, r4
 8010e3c:	4638      	mov	r0, r7
 8010e3e:	f7ff ffa3 	bl	8010d88 <_Bfree>
 8010e42:	462c      	mov	r4, r5
 8010e44:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8010e48:	3601      	adds	r6, #1
 8010e4a:	f8c3 8014 	str.w	r8, [r3, #20]
 8010e4e:	6126      	str	r6, [r4, #16]
 8010e50:	4620      	mov	r0, r4
 8010e52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e56:	bf00      	nop
 8010e58:	080139b4 	.word	0x080139b4
 8010e5c:	08013aa8 	.word	0x08013aa8

08010e60 <__s2b>:
 8010e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e64:	460c      	mov	r4, r1
 8010e66:	4615      	mov	r5, r2
 8010e68:	461f      	mov	r7, r3
 8010e6a:	2209      	movs	r2, #9
 8010e6c:	3308      	adds	r3, #8
 8010e6e:	4606      	mov	r6, r0
 8010e70:	fb93 f3f2 	sdiv	r3, r3, r2
 8010e74:	2100      	movs	r1, #0
 8010e76:	2201      	movs	r2, #1
 8010e78:	429a      	cmp	r2, r3
 8010e7a:	db09      	blt.n	8010e90 <__s2b+0x30>
 8010e7c:	4630      	mov	r0, r6
 8010e7e:	f7ff ff43 	bl	8010d08 <_Balloc>
 8010e82:	b940      	cbnz	r0, 8010e96 <__s2b+0x36>
 8010e84:	4602      	mov	r2, r0
 8010e86:	4b19      	ldr	r3, [pc, #100]	; (8010eec <__s2b+0x8c>)
 8010e88:	4819      	ldr	r0, [pc, #100]	; (8010ef0 <__s2b+0x90>)
 8010e8a:	21ce      	movs	r1, #206	; 0xce
 8010e8c:	f000 fe98 	bl	8011bc0 <__assert_func>
 8010e90:	0052      	lsls	r2, r2, #1
 8010e92:	3101      	adds	r1, #1
 8010e94:	e7f0      	b.n	8010e78 <__s2b+0x18>
 8010e96:	9b08      	ldr	r3, [sp, #32]
 8010e98:	6143      	str	r3, [r0, #20]
 8010e9a:	2d09      	cmp	r5, #9
 8010e9c:	f04f 0301 	mov.w	r3, #1
 8010ea0:	6103      	str	r3, [r0, #16]
 8010ea2:	dd16      	ble.n	8010ed2 <__s2b+0x72>
 8010ea4:	f104 0909 	add.w	r9, r4, #9
 8010ea8:	46c8      	mov	r8, r9
 8010eaa:	442c      	add	r4, r5
 8010eac:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010eb0:	4601      	mov	r1, r0
 8010eb2:	3b30      	subs	r3, #48	; 0x30
 8010eb4:	220a      	movs	r2, #10
 8010eb6:	4630      	mov	r0, r6
 8010eb8:	f7ff ff88 	bl	8010dcc <__multadd>
 8010ebc:	45a0      	cmp	r8, r4
 8010ebe:	d1f5      	bne.n	8010eac <__s2b+0x4c>
 8010ec0:	f1a5 0408 	sub.w	r4, r5, #8
 8010ec4:	444c      	add	r4, r9
 8010ec6:	1b2d      	subs	r5, r5, r4
 8010ec8:	1963      	adds	r3, r4, r5
 8010eca:	42bb      	cmp	r3, r7
 8010ecc:	db04      	blt.n	8010ed8 <__s2b+0x78>
 8010ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010ed2:	340a      	adds	r4, #10
 8010ed4:	2509      	movs	r5, #9
 8010ed6:	e7f6      	b.n	8010ec6 <__s2b+0x66>
 8010ed8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010edc:	4601      	mov	r1, r0
 8010ede:	3b30      	subs	r3, #48	; 0x30
 8010ee0:	220a      	movs	r2, #10
 8010ee2:	4630      	mov	r0, r6
 8010ee4:	f7ff ff72 	bl	8010dcc <__multadd>
 8010ee8:	e7ee      	b.n	8010ec8 <__s2b+0x68>
 8010eea:	bf00      	nop
 8010eec:	080139b4 	.word	0x080139b4
 8010ef0:	08013aa8 	.word	0x08013aa8

08010ef4 <__hi0bits>:
 8010ef4:	0c03      	lsrs	r3, r0, #16
 8010ef6:	041b      	lsls	r3, r3, #16
 8010ef8:	b9d3      	cbnz	r3, 8010f30 <__hi0bits+0x3c>
 8010efa:	0400      	lsls	r0, r0, #16
 8010efc:	2310      	movs	r3, #16
 8010efe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010f02:	bf04      	itt	eq
 8010f04:	0200      	lsleq	r0, r0, #8
 8010f06:	3308      	addeq	r3, #8
 8010f08:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010f0c:	bf04      	itt	eq
 8010f0e:	0100      	lsleq	r0, r0, #4
 8010f10:	3304      	addeq	r3, #4
 8010f12:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010f16:	bf04      	itt	eq
 8010f18:	0080      	lsleq	r0, r0, #2
 8010f1a:	3302      	addeq	r3, #2
 8010f1c:	2800      	cmp	r0, #0
 8010f1e:	db05      	blt.n	8010f2c <__hi0bits+0x38>
 8010f20:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010f24:	f103 0301 	add.w	r3, r3, #1
 8010f28:	bf08      	it	eq
 8010f2a:	2320      	moveq	r3, #32
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	4770      	bx	lr
 8010f30:	2300      	movs	r3, #0
 8010f32:	e7e4      	b.n	8010efe <__hi0bits+0xa>

08010f34 <__lo0bits>:
 8010f34:	6803      	ldr	r3, [r0, #0]
 8010f36:	f013 0207 	ands.w	r2, r3, #7
 8010f3a:	4601      	mov	r1, r0
 8010f3c:	d00b      	beq.n	8010f56 <__lo0bits+0x22>
 8010f3e:	07da      	lsls	r2, r3, #31
 8010f40:	d424      	bmi.n	8010f8c <__lo0bits+0x58>
 8010f42:	0798      	lsls	r0, r3, #30
 8010f44:	bf49      	itett	mi
 8010f46:	085b      	lsrmi	r3, r3, #1
 8010f48:	089b      	lsrpl	r3, r3, #2
 8010f4a:	2001      	movmi	r0, #1
 8010f4c:	600b      	strmi	r3, [r1, #0]
 8010f4e:	bf5c      	itt	pl
 8010f50:	600b      	strpl	r3, [r1, #0]
 8010f52:	2002      	movpl	r0, #2
 8010f54:	4770      	bx	lr
 8010f56:	b298      	uxth	r0, r3
 8010f58:	b9b0      	cbnz	r0, 8010f88 <__lo0bits+0x54>
 8010f5a:	0c1b      	lsrs	r3, r3, #16
 8010f5c:	2010      	movs	r0, #16
 8010f5e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010f62:	bf04      	itt	eq
 8010f64:	0a1b      	lsreq	r3, r3, #8
 8010f66:	3008      	addeq	r0, #8
 8010f68:	071a      	lsls	r2, r3, #28
 8010f6a:	bf04      	itt	eq
 8010f6c:	091b      	lsreq	r3, r3, #4
 8010f6e:	3004      	addeq	r0, #4
 8010f70:	079a      	lsls	r2, r3, #30
 8010f72:	bf04      	itt	eq
 8010f74:	089b      	lsreq	r3, r3, #2
 8010f76:	3002      	addeq	r0, #2
 8010f78:	07da      	lsls	r2, r3, #31
 8010f7a:	d403      	bmi.n	8010f84 <__lo0bits+0x50>
 8010f7c:	085b      	lsrs	r3, r3, #1
 8010f7e:	f100 0001 	add.w	r0, r0, #1
 8010f82:	d005      	beq.n	8010f90 <__lo0bits+0x5c>
 8010f84:	600b      	str	r3, [r1, #0]
 8010f86:	4770      	bx	lr
 8010f88:	4610      	mov	r0, r2
 8010f8a:	e7e8      	b.n	8010f5e <__lo0bits+0x2a>
 8010f8c:	2000      	movs	r0, #0
 8010f8e:	4770      	bx	lr
 8010f90:	2020      	movs	r0, #32
 8010f92:	4770      	bx	lr

08010f94 <__i2b>:
 8010f94:	b510      	push	{r4, lr}
 8010f96:	460c      	mov	r4, r1
 8010f98:	2101      	movs	r1, #1
 8010f9a:	f7ff feb5 	bl	8010d08 <_Balloc>
 8010f9e:	4602      	mov	r2, r0
 8010fa0:	b928      	cbnz	r0, 8010fae <__i2b+0x1a>
 8010fa2:	4b05      	ldr	r3, [pc, #20]	; (8010fb8 <__i2b+0x24>)
 8010fa4:	4805      	ldr	r0, [pc, #20]	; (8010fbc <__i2b+0x28>)
 8010fa6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010faa:	f000 fe09 	bl	8011bc0 <__assert_func>
 8010fae:	2301      	movs	r3, #1
 8010fb0:	6144      	str	r4, [r0, #20]
 8010fb2:	6103      	str	r3, [r0, #16]
 8010fb4:	bd10      	pop	{r4, pc}
 8010fb6:	bf00      	nop
 8010fb8:	080139b4 	.word	0x080139b4
 8010fbc:	08013aa8 	.word	0x08013aa8

08010fc0 <__multiply>:
 8010fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fc4:	4614      	mov	r4, r2
 8010fc6:	690a      	ldr	r2, [r1, #16]
 8010fc8:	6923      	ldr	r3, [r4, #16]
 8010fca:	429a      	cmp	r2, r3
 8010fcc:	bfb8      	it	lt
 8010fce:	460b      	movlt	r3, r1
 8010fd0:	460d      	mov	r5, r1
 8010fd2:	bfbc      	itt	lt
 8010fd4:	4625      	movlt	r5, r4
 8010fd6:	461c      	movlt	r4, r3
 8010fd8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8010fdc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010fe0:	68ab      	ldr	r3, [r5, #8]
 8010fe2:	6869      	ldr	r1, [r5, #4]
 8010fe4:	eb0a 0709 	add.w	r7, sl, r9
 8010fe8:	42bb      	cmp	r3, r7
 8010fea:	b085      	sub	sp, #20
 8010fec:	bfb8      	it	lt
 8010fee:	3101      	addlt	r1, #1
 8010ff0:	f7ff fe8a 	bl	8010d08 <_Balloc>
 8010ff4:	b930      	cbnz	r0, 8011004 <__multiply+0x44>
 8010ff6:	4602      	mov	r2, r0
 8010ff8:	4b42      	ldr	r3, [pc, #264]	; (8011104 <__multiply+0x144>)
 8010ffa:	4843      	ldr	r0, [pc, #268]	; (8011108 <__multiply+0x148>)
 8010ffc:	f240 115d 	movw	r1, #349	; 0x15d
 8011000:	f000 fdde 	bl	8011bc0 <__assert_func>
 8011004:	f100 0614 	add.w	r6, r0, #20
 8011008:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801100c:	4633      	mov	r3, r6
 801100e:	2200      	movs	r2, #0
 8011010:	4543      	cmp	r3, r8
 8011012:	d31e      	bcc.n	8011052 <__multiply+0x92>
 8011014:	f105 0c14 	add.w	ip, r5, #20
 8011018:	f104 0314 	add.w	r3, r4, #20
 801101c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8011020:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8011024:	9202      	str	r2, [sp, #8]
 8011026:	ebac 0205 	sub.w	r2, ip, r5
 801102a:	3a15      	subs	r2, #21
 801102c:	f022 0203 	bic.w	r2, r2, #3
 8011030:	3204      	adds	r2, #4
 8011032:	f105 0115 	add.w	r1, r5, #21
 8011036:	458c      	cmp	ip, r1
 8011038:	bf38      	it	cc
 801103a:	2204      	movcc	r2, #4
 801103c:	9201      	str	r2, [sp, #4]
 801103e:	9a02      	ldr	r2, [sp, #8]
 8011040:	9303      	str	r3, [sp, #12]
 8011042:	429a      	cmp	r2, r3
 8011044:	d808      	bhi.n	8011058 <__multiply+0x98>
 8011046:	2f00      	cmp	r7, #0
 8011048:	dc55      	bgt.n	80110f6 <__multiply+0x136>
 801104a:	6107      	str	r7, [r0, #16]
 801104c:	b005      	add	sp, #20
 801104e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011052:	f843 2b04 	str.w	r2, [r3], #4
 8011056:	e7db      	b.n	8011010 <__multiply+0x50>
 8011058:	f8b3 a000 	ldrh.w	sl, [r3]
 801105c:	f1ba 0f00 	cmp.w	sl, #0
 8011060:	d020      	beq.n	80110a4 <__multiply+0xe4>
 8011062:	f105 0e14 	add.w	lr, r5, #20
 8011066:	46b1      	mov	r9, r6
 8011068:	2200      	movs	r2, #0
 801106a:	f85e 4b04 	ldr.w	r4, [lr], #4
 801106e:	f8d9 b000 	ldr.w	fp, [r9]
 8011072:	b2a1      	uxth	r1, r4
 8011074:	fa1f fb8b 	uxth.w	fp, fp
 8011078:	fb0a b101 	mla	r1, sl, r1, fp
 801107c:	4411      	add	r1, r2
 801107e:	f8d9 2000 	ldr.w	r2, [r9]
 8011082:	0c24      	lsrs	r4, r4, #16
 8011084:	0c12      	lsrs	r2, r2, #16
 8011086:	fb0a 2404 	mla	r4, sl, r4, r2
 801108a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801108e:	b289      	uxth	r1, r1
 8011090:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8011094:	45f4      	cmp	ip, lr
 8011096:	f849 1b04 	str.w	r1, [r9], #4
 801109a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801109e:	d8e4      	bhi.n	801106a <__multiply+0xaa>
 80110a0:	9901      	ldr	r1, [sp, #4]
 80110a2:	5072      	str	r2, [r6, r1]
 80110a4:	9a03      	ldr	r2, [sp, #12]
 80110a6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80110aa:	3304      	adds	r3, #4
 80110ac:	f1b9 0f00 	cmp.w	r9, #0
 80110b0:	d01f      	beq.n	80110f2 <__multiply+0x132>
 80110b2:	6834      	ldr	r4, [r6, #0]
 80110b4:	f105 0114 	add.w	r1, r5, #20
 80110b8:	46b6      	mov	lr, r6
 80110ba:	f04f 0a00 	mov.w	sl, #0
 80110be:	880a      	ldrh	r2, [r1, #0]
 80110c0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80110c4:	fb09 b202 	mla	r2, r9, r2, fp
 80110c8:	4492      	add	sl, r2
 80110ca:	b2a4      	uxth	r4, r4
 80110cc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80110d0:	f84e 4b04 	str.w	r4, [lr], #4
 80110d4:	f851 4b04 	ldr.w	r4, [r1], #4
 80110d8:	f8be 2000 	ldrh.w	r2, [lr]
 80110dc:	0c24      	lsrs	r4, r4, #16
 80110de:	fb09 2404 	mla	r4, r9, r4, r2
 80110e2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80110e6:	458c      	cmp	ip, r1
 80110e8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80110ec:	d8e7      	bhi.n	80110be <__multiply+0xfe>
 80110ee:	9a01      	ldr	r2, [sp, #4]
 80110f0:	50b4      	str	r4, [r6, r2]
 80110f2:	3604      	adds	r6, #4
 80110f4:	e7a3      	b.n	801103e <__multiply+0x7e>
 80110f6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	d1a5      	bne.n	801104a <__multiply+0x8a>
 80110fe:	3f01      	subs	r7, #1
 8011100:	e7a1      	b.n	8011046 <__multiply+0x86>
 8011102:	bf00      	nop
 8011104:	080139b4 	.word	0x080139b4
 8011108:	08013aa8 	.word	0x08013aa8

0801110c <__pow5mult>:
 801110c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011110:	4615      	mov	r5, r2
 8011112:	f012 0203 	ands.w	r2, r2, #3
 8011116:	4606      	mov	r6, r0
 8011118:	460f      	mov	r7, r1
 801111a:	d007      	beq.n	801112c <__pow5mult+0x20>
 801111c:	4c25      	ldr	r4, [pc, #148]	; (80111b4 <__pow5mult+0xa8>)
 801111e:	3a01      	subs	r2, #1
 8011120:	2300      	movs	r3, #0
 8011122:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011126:	f7ff fe51 	bl	8010dcc <__multadd>
 801112a:	4607      	mov	r7, r0
 801112c:	10ad      	asrs	r5, r5, #2
 801112e:	d03d      	beq.n	80111ac <__pow5mult+0xa0>
 8011130:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011132:	b97c      	cbnz	r4, 8011154 <__pow5mult+0x48>
 8011134:	2010      	movs	r0, #16
 8011136:	f7ff fdcd 	bl	8010cd4 <malloc>
 801113a:	4602      	mov	r2, r0
 801113c:	6270      	str	r0, [r6, #36]	; 0x24
 801113e:	b928      	cbnz	r0, 801114c <__pow5mult+0x40>
 8011140:	4b1d      	ldr	r3, [pc, #116]	; (80111b8 <__pow5mult+0xac>)
 8011142:	481e      	ldr	r0, [pc, #120]	; (80111bc <__pow5mult+0xb0>)
 8011144:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011148:	f000 fd3a 	bl	8011bc0 <__assert_func>
 801114c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011150:	6004      	str	r4, [r0, #0]
 8011152:	60c4      	str	r4, [r0, #12]
 8011154:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011158:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801115c:	b94c      	cbnz	r4, 8011172 <__pow5mult+0x66>
 801115e:	f240 2171 	movw	r1, #625	; 0x271
 8011162:	4630      	mov	r0, r6
 8011164:	f7ff ff16 	bl	8010f94 <__i2b>
 8011168:	2300      	movs	r3, #0
 801116a:	f8c8 0008 	str.w	r0, [r8, #8]
 801116e:	4604      	mov	r4, r0
 8011170:	6003      	str	r3, [r0, #0]
 8011172:	f04f 0900 	mov.w	r9, #0
 8011176:	07eb      	lsls	r3, r5, #31
 8011178:	d50a      	bpl.n	8011190 <__pow5mult+0x84>
 801117a:	4639      	mov	r1, r7
 801117c:	4622      	mov	r2, r4
 801117e:	4630      	mov	r0, r6
 8011180:	f7ff ff1e 	bl	8010fc0 <__multiply>
 8011184:	4639      	mov	r1, r7
 8011186:	4680      	mov	r8, r0
 8011188:	4630      	mov	r0, r6
 801118a:	f7ff fdfd 	bl	8010d88 <_Bfree>
 801118e:	4647      	mov	r7, r8
 8011190:	106d      	asrs	r5, r5, #1
 8011192:	d00b      	beq.n	80111ac <__pow5mult+0xa0>
 8011194:	6820      	ldr	r0, [r4, #0]
 8011196:	b938      	cbnz	r0, 80111a8 <__pow5mult+0x9c>
 8011198:	4622      	mov	r2, r4
 801119a:	4621      	mov	r1, r4
 801119c:	4630      	mov	r0, r6
 801119e:	f7ff ff0f 	bl	8010fc0 <__multiply>
 80111a2:	6020      	str	r0, [r4, #0]
 80111a4:	f8c0 9000 	str.w	r9, [r0]
 80111a8:	4604      	mov	r4, r0
 80111aa:	e7e4      	b.n	8011176 <__pow5mult+0x6a>
 80111ac:	4638      	mov	r0, r7
 80111ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80111b2:	bf00      	nop
 80111b4:	08013bf8 	.word	0x08013bf8
 80111b8:	0801393e 	.word	0x0801393e
 80111bc:	08013aa8 	.word	0x08013aa8

080111c0 <__lshift>:
 80111c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80111c4:	460c      	mov	r4, r1
 80111c6:	6849      	ldr	r1, [r1, #4]
 80111c8:	6923      	ldr	r3, [r4, #16]
 80111ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80111ce:	68a3      	ldr	r3, [r4, #8]
 80111d0:	4607      	mov	r7, r0
 80111d2:	4691      	mov	r9, r2
 80111d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80111d8:	f108 0601 	add.w	r6, r8, #1
 80111dc:	42b3      	cmp	r3, r6
 80111de:	db0b      	blt.n	80111f8 <__lshift+0x38>
 80111e0:	4638      	mov	r0, r7
 80111e2:	f7ff fd91 	bl	8010d08 <_Balloc>
 80111e6:	4605      	mov	r5, r0
 80111e8:	b948      	cbnz	r0, 80111fe <__lshift+0x3e>
 80111ea:	4602      	mov	r2, r0
 80111ec:	4b28      	ldr	r3, [pc, #160]	; (8011290 <__lshift+0xd0>)
 80111ee:	4829      	ldr	r0, [pc, #164]	; (8011294 <__lshift+0xd4>)
 80111f0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80111f4:	f000 fce4 	bl	8011bc0 <__assert_func>
 80111f8:	3101      	adds	r1, #1
 80111fa:	005b      	lsls	r3, r3, #1
 80111fc:	e7ee      	b.n	80111dc <__lshift+0x1c>
 80111fe:	2300      	movs	r3, #0
 8011200:	f100 0114 	add.w	r1, r0, #20
 8011204:	f100 0210 	add.w	r2, r0, #16
 8011208:	4618      	mov	r0, r3
 801120a:	4553      	cmp	r3, sl
 801120c:	db33      	blt.n	8011276 <__lshift+0xb6>
 801120e:	6920      	ldr	r0, [r4, #16]
 8011210:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011214:	f104 0314 	add.w	r3, r4, #20
 8011218:	f019 091f 	ands.w	r9, r9, #31
 801121c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011220:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011224:	d02b      	beq.n	801127e <__lshift+0xbe>
 8011226:	f1c9 0e20 	rsb	lr, r9, #32
 801122a:	468a      	mov	sl, r1
 801122c:	2200      	movs	r2, #0
 801122e:	6818      	ldr	r0, [r3, #0]
 8011230:	fa00 f009 	lsl.w	r0, r0, r9
 8011234:	4302      	orrs	r2, r0
 8011236:	f84a 2b04 	str.w	r2, [sl], #4
 801123a:	f853 2b04 	ldr.w	r2, [r3], #4
 801123e:	459c      	cmp	ip, r3
 8011240:	fa22 f20e 	lsr.w	r2, r2, lr
 8011244:	d8f3      	bhi.n	801122e <__lshift+0x6e>
 8011246:	ebac 0304 	sub.w	r3, ip, r4
 801124a:	3b15      	subs	r3, #21
 801124c:	f023 0303 	bic.w	r3, r3, #3
 8011250:	3304      	adds	r3, #4
 8011252:	f104 0015 	add.w	r0, r4, #21
 8011256:	4584      	cmp	ip, r0
 8011258:	bf38      	it	cc
 801125a:	2304      	movcc	r3, #4
 801125c:	50ca      	str	r2, [r1, r3]
 801125e:	b10a      	cbz	r2, 8011264 <__lshift+0xa4>
 8011260:	f108 0602 	add.w	r6, r8, #2
 8011264:	3e01      	subs	r6, #1
 8011266:	4638      	mov	r0, r7
 8011268:	612e      	str	r6, [r5, #16]
 801126a:	4621      	mov	r1, r4
 801126c:	f7ff fd8c 	bl	8010d88 <_Bfree>
 8011270:	4628      	mov	r0, r5
 8011272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011276:	f842 0f04 	str.w	r0, [r2, #4]!
 801127a:	3301      	adds	r3, #1
 801127c:	e7c5      	b.n	801120a <__lshift+0x4a>
 801127e:	3904      	subs	r1, #4
 8011280:	f853 2b04 	ldr.w	r2, [r3], #4
 8011284:	f841 2f04 	str.w	r2, [r1, #4]!
 8011288:	459c      	cmp	ip, r3
 801128a:	d8f9      	bhi.n	8011280 <__lshift+0xc0>
 801128c:	e7ea      	b.n	8011264 <__lshift+0xa4>
 801128e:	bf00      	nop
 8011290:	080139b4 	.word	0x080139b4
 8011294:	08013aa8 	.word	0x08013aa8

08011298 <__mcmp>:
 8011298:	b530      	push	{r4, r5, lr}
 801129a:	6902      	ldr	r2, [r0, #16]
 801129c:	690c      	ldr	r4, [r1, #16]
 801129e:	1b12      	subs	r2, r2, r4
 80112a0:	d10e      	bne.n	80112c0 <__mcmp+0x28>
 80112a2:	f100 0314 	add.w	r3, r0, #20
 80112a6:	3114      	adds	r1, #20
 80112a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80112ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80112b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80112b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80112b8:	42a5      	cmp	r5, r4
 80112ba:	d003      	beq.n	80112c4 <__mcmp+0x2c>
 80112bc:	d305      	bcc.n	80112ca <__mcmp+0x32>
 80112be:	2201      	movs	r2, #1
 80112c0:	4610      	mov	r0, r2
 80112c2:	bd30      	pop	{r4, r5, pc}
 80112c4:	4283      	cmp	r3, r0
 80112c6:	d3f3      	bcc.n	80112b0 <__mcmp+0x18>
 80112c8:	e7fa      	b.n	80112c0 <__mcmp+0x28>
 80112ca:	f04f 32ff 	mov.w	r2, #4294967295
 80112ce:	e7f7      	b.n	80112c0 <__mcmp+0x28>

080112d0 <__mdiff>:
 80112d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112d4:	460c      	mov	r4, r1
 80112d6:	4606      	mov	r6, r0
 80112d8:	4611      	mov	r1, r2
 80112da:	4620      	mov	r0, r4
 80112dc:	4617      	mov	r7, r2
 80112de:	f7ff ffdb 	bl	8011298 <__mcmp>
 80112e2:	1e05      	subs	r5, r0, #0
 80112e4:	d110      	bne.n	8011308 <__mdiff+0x38>
 80112e6:	4629      	mov	r1, r5
 80112e8:	4630      	mov	r0, r6
 80112ea:	f7ff fd0d 	bl	8010d08 <_Balloc>
 80112ee:	b930      	cbnz	r0, 80112fe <__mdiff+0x2e>
 80112f0:	4b39      	ldr	r3, [pc, #228]	; (80113d8 <__mdiff+0x108>)
 80112f2:	4602      	mov	r2, r0
 80112f4:	f240 2132 	movw	r1, #562	; 0x232
 80112f8:	4838      	ldr	r0, [pc, #224]	; (80113dc <__mdiff+0x10c>)
 80112fa:	f000 fc61 	bl	8011bc0 <__assert_func>
 80112fe:	2301      	movs	r3, #1
 8011300:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011304:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011308:	bfa4      	itt	ge
 801130a:	463b      	movge	r3, r7
 801130c:	4627      	movge	r7, r4
 801130e:	4630      	mov	r0, r6
 8011310:	6879      	ldr	r1, [r7, #4]
 8011312:	bfa6      	itte	ge
 8011314:	461c      	movge	r4, r3
 8011316:	2500      	movge	r5, #0
 8011318:	2501      	movlt	r5, #1
 801131a:	f7ff fcf5 	bl	8010d08 <_Balloc>
 801131e:	b920      	cbnz	r0, 801132a <__mdiff+0x5a>
 8011320:	4b2d      	ldr	r3, [pc, #180]	; (80113d8 <__mdiff+0x108>)
 8011322:	4602      	mov	r2, r0
 8011324:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011328:	e7e6      	b.n	80112f8 <__mdiff+0x28>
 801132a:	693e      	ldr	r6, [r7, #16]
 801132c:	60c5      	str	r5, [r0, #12]
 801132e:	6925      	ldr	r5, [r4, #16]
 8011330:	f107 0114 	add.w	r1, r7, #20
 8011334:	f104 0914 	add.w	r9, r4, #20
 8011338:	f100 0e14 	add.w	lr, r0, #20
 801133c:	f107 0210 	add.w	r2, r7, #16
 8011340:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8011344:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8011348:	46f2      	mov	sl, lr
 801134a:	2700      	movs	r7, #0
 801134c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011350:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011354:	fa1f f883 	uxth.w	r8, r3
 8011358:	fa17 f78b 	uxtah	r7, r7, fp
 801135c:	0c1b      	lsrs	r3, r3, #16
 801135e:	eba7 0808 	sub.w	r8, r7, r8
 8011362:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011366:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801136a:	fa1f f888 	uxth.w	r8, r8
 801136e:	141f      	asrs	r7, r3, #16
 8011370:	454d      	cmp	r5, r9
 8011372:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011376:	f84a 3b04 	str.w	r3, [sl], #4
 801137a:	d8e7      	bhi.n	801134c <__mdiff+0x7c>
 801137c:	1b2b      	subs	r3, r5, r4
 801137e:	3b15      	subs	r3, #21
 8011380:	f023 0303 	bic.w	r3, r3, #3
 8011384:	3304      	adds	r3, #4
 8011386:	3415      	adds	r4, #21
 8011388:	42a5      	cmp	r5, r4
 801138a:	bf38      	it	cc
 801138c:	2304      	movcc	r3, #4
 801138e:	4419      	add	r1, r3
 8011390:	4473      	add	r3, lr
 8011392:	469e      	mov	lr, r3
 8011394:	460d      	mov	r5, r1
 8011396:	4565      	cmp	r5, ip
 8011398:	d30e      	bcc.n	80113b8 <__mdiff+0xe8>
 801139a:	f10c 0203 	add.w	r2, ip, #3
 801139e:	1a52      	subs	r2, r2, r1
 80113a0:	f022 0203 	bic.w	r2, r2, #3
 80113a4:	3903      	subs	r1, #3
 80113a6:	458c      	cmp	ip, r1
 80113a8:	bf38      	it	cc
 80113aa:	2200      	movcc	r2, #0
 80113ac:	441a      	add	r2, r3
 80113ae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80113b2:	b17b      	cbz	r3, 80113d4 <__mdiff+0x104>
 80113b4:	6106      	str	r6, [r0, #16]
 80113b6:	e7a5      	b.n	8011304 <__mdiff+0x34>
 80113b8:	f855 8b04 	ldr.w	r8, [r5], #4
 80113bc:	fa17 f488 	uxtah	r4, r7, r8
 80113c0:	1422      	asrs	r2, r4, #16
 80113c2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80113c6:	b2a4      	uxth	r4, r4
 80113c8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80113cc:	f84e 4b04 	str.w	r4, [lr], #4
 80113d0:	1417      	asrs	r7, r2, #16
 80113d2:	e7e0      	b.n	8011396 <__mdiff+0xc6>
 80113d4:	3e01      	subs	r6, #1
 80113d6:	e7ea      	b.n	80113ae <__mdiff+0xde>
 80113d8:	080139b4 	.word	0x080139b4
 80113dc:	08013aa8 	.word	0x08013aa8

080113e0 <__ulp>:
 80113e0:	b082      	sub	sp, #8
 80113e2:	ed8d 0b00 	vstr	d0, [sp]
 80113e6:	9b01      	ldr	r3, [sp, #4]
 80113e8:	4912      	ldr	r1, [pc, #72]	; (8011434 <__ulp+0x54>)
 80113ea:	4019      	ands	r1, r3
 80113ec:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80113f0:	2900      	cmp	r1, #0
 80113f2:	dd05      	ble.n	8011400 <__ulp+0x20>
 80113f4:	2200      	movs	r2, #0
 80113f6:	460b      	mov	r3, r1
 80113f8:	ec43 2b10 	vmov	d0, r2, r3
 80113fc:	b002      	add	sp, #8
 80113fe:	4770      	bx	lr
 8011400:	4249      	negs	r1, r1
 8011402:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8011406:	ea4f 5021 	mov.w	r0, r1, asr #20
 801140a:	f04f 0200 	mov.w	r2, #0
 801140e:	f04f 0300 	mov.w	r3, #0
 8011412:	da04      	bge.n	801141e <__ulp+0x3e>
 8011414:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011418:	fa41 f300 	asr.w	r3, r1, r0
 801141c:	e7ec      	b.n	80113f8 <__ulp+0x18>
 801141e:	f1a0 0114 	sub.w	r1, r0, #20
 8011422:	291e      	cmp	r1, #30
 8011424:	bfda      	itte	le
 8011426:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801142a:	fa20 f101 	lsrle.w	r1, r0, r1
 801142e:	2101      	movgt	r1, #1
 8011430:	460a      	mov	r2, r1
 8011432:	e7e1      	b.n	80113f8 <__ulp+0x18>
 8011434:	7ff00000 	.word	0x7ff00000

08011438 <__b2d>:
 8011438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801143a:	6905      	ldr	r5, [r0, #16]
 801143c:	f100 0714 	add.w	r7, r0, #20
 8011440:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011444:	1f2e      	subs	r6, r5, #4
 8011446:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801144a:	4620      	mov	r0, r4
 801144c:	f7ff fd52 	bl	8010ef4 <__hi0bits>
 8011450:	f1c0 0320 	rsb	r3, r0, #32
 8011454:	280a      	cmp	r0, #10
 8011456:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80114d4 <__b2d+0x9c>
 801145a:	600b      	str	r3, [r1, #0]
 801145c:	dc14      	bgt.n	8011488 <__b2d+0x50>
 801145e:	f1c0 0e0b 	rsb	lr, r0, #11
 8011462:	fa24 f10e 	lsr.w	r1, r4, lr
 8011466:	42b7      	cmp	r7, r6
 8011468:	ea41 030c 	orr.w	r3, r1, ip
 801146c:	bf34      	ite	cc
 801146e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011472:	2100      	movcs	r1, #0
 8011474:	3015      	adds	r0, #21
 8011476:	fa04 f000 	lsl.w	r0, r4, r0
 801147a:	fa21 f10e 	lsr.w	r1, r1, lr
 801147e:	ea40 0201 	orr.w	r2, r0, r1
 8011482:	ec43 2b10 	vmov	d0, r2, r3
 8011486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011488:	42b7      	cmp	r7, r6
 801148a:	bf3a      	itte	cc
 801148c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011490:	f1a5 0608 	subcc.w	r6, r5, #8
 8011494:	2100      	movcs	r1, #0
 8011496:	380b      	subs	r0, #11
 8011498:	d017      	beq.n	80114ca <__b2d+0x92>
 801149a:	f1c0 0c20 	rsb	ip, r0, #32
 801149e:	fa04 f500 	lsl.w	r5, r4, r0
 80114a2:	42be      	cmp	r6, r7
 80114a4:	fa21 f40c 	lsr.w	r4, r1, ip
 80114a8:	ea45 0504 	orr.w	r5, r5, r4
 80114ac:	bf8c      	ite	hi
 80114ae:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80114b2:	2400      	movls	r4, #0
 80114b4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80114b8:	fa01 f000 	lsl.w	r0, r1, r0
 80114bc:	fa24 f40c 	lsr.w	r4, r4, ip
 80114c0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80114c4:	ea40 0204 	orr.w	r2, r0, r4
 80114c8:	e7db      	b.n	8011482 <__b2d+0x4a>
 80114ca:	ea44 030c 	orr.w	r3, r4, ip
 80114ce:	460a      	mov	r2, r1
 80114d0:	e7d7      	b.n	8011482 <__b2d+0x4a>
 80114d2:	bf00      	nop
 80114d4:	3ff00000 	.word	0x3ff00000

080114d8 <__d2b>:
 80114d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80114dc:	4689      	mov	r9, r1
 80114de:	2101      	movs	r1, #1
 80114e0:	ec57 6b10 	vmov	r6, r7, d0
 80114e4:	4690      	mov	r8, r2
 80114e6:	f7ff fc0f 	bl	8010d08 <_Balloc>
 80114ea:	4604      	mov	r4, r0
 80114ec:	b930      	cbnz	r0, 80114fc <__d2b+0x24>
 80114ee:	4602      	mov	r2, r0
 80114f0:	4b25      	ldr	r3, [pc, #148]	; (8011588 <__d2b+0xb0>)
 80114f2:	4826      	ldr	r0, [pc, #152]	; (801158c <__d2b+0xb4>)
 80114f4:	f240 310a 	movw	r1, #778	; 0x30a
 80114f8:	f000 fb62 	bl	8011bc0 <__assert_func>
 80114fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011500:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011504:	bb35      	cbnz	r5, 8011554 <__d2b+0x7c>
 8011506:	2e00      	cmp	r6, #0
 8011508:	9301      	str	r3, [sp, #4]
 801150a:	d028      	beq.n	801155e <__d2b+0x86>
 801150c:	4668      	mov	r0, sp
 801150e:	9600      	str	r6, [sp, #0]
 8011510:	f7ff fd10 	bl	8010f34 <__lo0bits>
 8011514:	9900      	ldr	r1, [sp, #0]
 8011516:	b300      	cbz	r0, 801155a <__d2b+0x82>
 8011518:	9a01      	ldr	r2, [sp, #4]
 801151a:	f1c0 0320 	rsb	r3, r0, #32
 801151e:	fa02 f303 	lsl.w	r3, r2, r3
 8011522:	430b      	orrs	r3, r1
 8011524:	40c2      	lsrs	r2, r0
 8011526:	6163      	str	r3, [r4, #20]
 8011528:	9201      	str	r2, [sp, #4]
 801152a:	9b01      	ldr	r3, [sp, #4]
 801152c:	61a3      	str	r3, [r4, #24]
 801152e:	2b00      	cmp	r3, #0
 8011530:	bf14      	ite	ne
 8011532:	2202      	movne	r2, #2
 8011534:	2201      	moveq	r2, #1
 8011536:	6122      	str	r2, [r4, #16]
 8011538:	b1d5      	cbz	r5, 8011570 <__d2b+0x98>
 801153a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801153e:	4405      	add	r5, r0
 8011540:	f8c9 5000 	str.w	r5, [r9]
 8011544:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011548:	f8c8 0000 	str.w	r0, [r8]
 801154c:	4620      	mov	r0, r4
 801154e:	b003      	add	sp, #12
 8011550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011558:	e7d5      	b.n	8011506 <__d2b+0x2e>
 801155a:	6161      	str	r1, [r4, #20]
 801155c:	e7e5      	b.n	801152a <__d2b+0x52>
 801155e:	a801      	add	r0, sp, #4
 8011560:	f7ff fce8 	bl	8010f34 <__lo0bits>
 8011564:	9b01      	ldr	r3, [sp, #4]
 8011566:	6163      	str	r3, [r4, #20]
 8011568:	2201      	movs	r2, #1
 801156a:	6122      	str	r2, [r4, #16]
 801156c:	3020      	adds	r0, #32
 801156e:	e7e3      	b.n	8011538 <__d2b+0x60>
 8011570:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011574:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011578:	f8c9 0000 	str.w	r0, [r9]
 801157c:	6918      	ldr	r0, [r3, #16]
 801157e:	f7ff fcb9 	bl	8010ef4 <__hi0bits>
 8011582:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011586:	e7df      	b.n	8011548 <__d2b+0x70>
 8011588:	080139b4 	.word	0x080139b4
 801158c:	08013aa8 	.word	0x08013aa8

08011590 <__ratio>:
 8011590:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011594:	4688      	mov	r8, r1
 8011596:	4669      	mov	r1, sp
 8011598:	4681      	mov	r9, r0
 801159a:	f7ff ff4d 	bl	8011438 <__b2d>
 801159e:	a901      	add	r1, sp, #4
 80115a0:	4640      	mov	r0, r8
 80115a2:	ec55 4b10 	vmov	r4, r5, d0
 80115a6:	f7ff ff47 	bl	8011438 <__b2d>
 80115aa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80115ae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80115b2:	eba3 0c02 	sub.w	ip, r3, r2
 80115b6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80115ba:	1a9b      	subs	r3, r3, r2
 80115bc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80115c0:	ec51 0b10 	vmov	r0, r1, d0
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	bfd6      	itet	le
 80115c8:	460a      	movle	r2, r1
 80115ca:	462a      	movgt	r2, r5
 80115cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80115d0:	468b      	mov	fp, r1
 80115d2:	462f      	mov	r7, r5
 80115d4:	bfd4      	ite	le
 80115d6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80115da:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80115de:	4620      	mov	r0, r4
 80115e0:	ee10 2a10 	vmov	r2, s0
 80115e4:	465b      	mov	r3, fp
 80115e6:	4639      	mov	r1, r7
 80115e8:	f7ef f958 	bl	800089c <__aeabi_ddiv>
 80115ec:	ec41 0b10 	vmov	d0, r0, r1
 80115f0:	b003      	add	sp, #12
 80115f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080115f6 <__copybits>:
 80115f6:	3901      	subs	r1, #1
 80115f8:	b570      	push	{r4, r5, r6, lr}
 80115fa:	1149      	asrs	r1, r1, #5
 80115fc:	6914      	ldr	r4, [r2, #16]
 80115fe:	3101      	adds	r1, #1
 8011600:	f102 0314 	add.w	r3, r2, #20
 8011604:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011608:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801160c:	1f05      	subs	r5, r0, #4
 801160e:	42a3      	cmp	r3, r4
 8011610:	d30c      	bcc.n	801162c <__copybits+0x36>
 8011612:	1aa3      	subs	r3, r4, r2
 8011614:	3b11      	subs	r3, #17
 8011616:	f023 0303 	bic.w	r3, r3, #3
 801161a:	3211      	adds	r2, #17
 801161c:	42a2      	cmp	r2, r4
 801161e:	bf88      	it	hi
 8011620:	2300      	movhi	r3, #0
 8011622:	4418      	add	r0, r3
 8011624:	2300      	movs	r3, #0
 8011626:	4288      	cmp	r0, r1
 8011628:	d305      	bcc.n	8011636 <__copybits+0x40>
 801162a:	bd70      	pop	{r4, r5, r6, pc}
 801162c:	f853 6b04 	ldr.w	r6, [r3], #4
 8011630:	f845 6f04 	str.w	r6, [r5, #4]!
 8011634:	e7eb      	b.n	801160e <__copybits+0x18>
 8011636:	f840 3b04 	str.w	r3, [r0], #4
 801163a:	e7f4      	b.n	8011626 <__copybits+0x30>

0801163c <__any_on>:
 801163c:	f100 0214 	add.w	r2, r0, #20
 8011640:	6900      	ldr	r0, [r0, #16]
 8011642:	114b      	asrs	r3, r1, #5
 8011644:	4298      	cmp	r0, r3
 8011646:	b510      	push	{r4, lr}
 8011648:	db11      	blt.n	801166e <__any_on+0x32>
 801164a:	dd0a      	ble.n	8011662 <__any_on+0x26>
 801164c:	f011 011f 	ands.w	r1, r1, #31
 8011650:	d007      	beq.n	8011662 <__any_on+0x26>
 8011652:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011656:	fa24 f001 	lsr.w	r0, r4, r1
 801165a:	fa00 f101 	lsl.w	r1, r0, r1
 801165e:	428c      	cmp	r4, r1
 8011660:	d10b      	bne.n	801167a <__any_on+0x3e>
 8011662:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011666:	4293      	cmp	r3, r2
 8011668:	d803      	bhi.n	8011672 <__any_on+0x36>
 801166a:	2000      	movs	r0, #0
 801166c:	bd10      	pop	{r4, pc}
 801166e:	4603      	mov	r3, r0
 8011670:	e7f7      	b.n	8011662 <__any_on+0x26>
 8011672:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011676:	2900      	cmp	r1, #0
 8011678:	d0f5      	beq.n	8011666 <__any_on+0x2a>
 801167a:	2001      	movs	r0, #1
 801167c:	e7f6      	b.n	801166c <__any_on+0x30>

0801167e <_calloc_r>:
 801167e:	b513      	push	{r0, r1, r4, lr}
 8011680:	434a      	muls	r2, r1
 8011682:	4611      	mov	r1, r2
 8011684:	9201      	str	r2, [sp, #4]
 8011686:	f000 f859 	bl	801173c <_malloc_r>
 801168a:	4604      	mov	r4, r0
 801168c:	b118      	cbz	r0, 8011696 <_calloc_r+0x18>
 801168e:	9a01      	ldr	r2, [sp, #4]
 8011690:	2100      	movs	r1, #0
 8011692:	f7fc fa95 	bl	800dbc0 <memset>
 8011696:	4620      	mov	r0, r4
 8011698:	b002      	add	sp, #8
 801169a:	bd10      	pop	{r4, pc}

0801169c <_free_r>:
 801169c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801169e:	2900      	cmp	r1, #0
 80116a0:	d048      	beq.n	8011734 <_free_r+0x98>
 80116a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80116a6:	9001      	str	r0, [sp, #4]
 80116a8:	2b00      	cmp	r3, #0
 80116aa:	f1a1 0404 	sub.w	r4, r1, #4
 80116ae:	bfb8      	it	lt
 80116b0:	18e4      	addlt	r4, r4, r3
 80116b2:	f000 faf9 	bl	8011ca8 <__malloc_lock>
 80116b6:	4a20      	ldr	r2, [pc, #128]	; (8011738 <_free_r+0x9c>)
 80116b8:	9801      	ldr	r0, [sp, #4]
 80116ba:	6813      	ldr	r3, [r2, #0]
 80116bc:	4615      	mov	r5, r2
 80116be:	b933      	cbnz	r3, 80116ce <_free_r+0x32>
 80116c0:	6063      	str	r3, [r4, #4]
 80116c2:	6014      	str	r4, [r2, #0]
 80116c4:	b003      	add	sp, #12
 80116c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80116ca:	f000 baf3 	b.w	8011cb4 <__malloc_unlock>
 80116ce:	42a3      	cmp	r3, r4
 80116d0:	d90b      	bls.n	80116ea <_free_r+0x4e>
 80116d2:	6821      	ldr	r1, [r4, #0]
 80116d4:	1862      	adds	r2, r4, r1
 80116d6:	4293      	cmp	r3, r2
 80116d8:	bf04      	itt	eq
 80116da:	681a      	ldreq	r2, [r3, #0]
 80116dc:	685b      	ldreq	r3, [r3, #4]
 80116de:	6063      	str	r3, [r4, #4]
 80116e0:	bf04      	itt	eq
 80116e2:	1852      	addeq	r2, r2, r1
 80116e4:	6022      	streq	r2, [r4, #0]
 80116e6:	602c      	str	r4, [r5, #0]
 80116e8:	e7ec      	b.n	80116c4 <_free_r+0x28>
 80116ea:	461a      	mov	r2, r3
 80116ec:	685b      	ldr	r3, [r3, #4]
 80116ee:	b10b      	cbz	r3, 80116f4 <_free_r+0x58>
 80116f0:	42a3      	cmp	r3, r4
 80116f2:	d9fa      	bls.n	80116ea <_free_r+0x4e>
 80116f4:	6811      	ldr	r1, [r2, #0]
 80116f6:	1855      	adds	r5, r2, r1
 80116f8:	42a5      	cmp	r5, r4
 80116fa:	d10b      	bne.n	8011714 <_free_r+0x78>
 80116fc:	6824      	ldr	r4, [r4, #0]
 80116fe:	4421      	add	r1, r4
 8011700:	1854      	adds	r4, r2, r1
 8011702:	42a3      	cmp	r3, r4
 8011704:	6011      	str	r1, [r2, #0]
 8011706:	d1dd      	bne.n	80116c4 <_free_r+0x28>
 8011708:	681c      	ldr	r4, [r3, #0]
 801170a:	685b      	ldr	r3, [r3, #4]
 801170c:	6053      	str	r3, [r2, #4]
 801170e:	4421      	add	r1, r4
 8011710:	6011      	str	r1, [r2, #0]
 8011712:	e7d7      	b.n	80116c4 <_free_r+0x28>
 8011714:	d902      	bls.n	801171c <_free_r+0x80>
 8011716:	230c      	movs	r3, #12
 8011718:	6003      	str	r3, [r0, #0]
 801171a:	e7d3      	b.n	80116c4 <_free_r+0x28>
 801171c:	6825      	ldr	r5, [r4, #0]
 801171e:	1961      	adds	r1, r4, r5
 8011720:	428b      	cmp	r3, r1
 8011722:	bf04      	itt	eq
 8011724:	6819      	ldreq	r1, [r3, #0]
 8011726:	685b      	ldreq	r3, [r3, #4]
 8011728:	6063      	str	r3, [r4, #4]
 801172a:	bf04      	itt	eq
 801172c:	1949      	addeq	r1, r1, r5
 801172e:	6021      	streq	r1, [r4, #0]
 8011730:	6054      	str	r4, [r2, #4]
 8011732:	e7c7      	b.n	80116c4 <_free_r+0x28>
 8011734:	b003      	add	sp, #12
 8011736:	bd30      	pop	{r4, r5, pc}
 8011738:	20000eb4 	.word	0x20000eb4

0801173c <_malloc_r>:
 801173c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801173e:	1ccd      	adds	r5, r1, #3
 8011740:	f025 0503 	bic.w	r5, r5, #3
 8011744:	3508      	adds	r5, #8
 8011746:	2d0c      	cmp	r5, #12
 8011748:	bf38      	it	cc
 801174a:	250c      	movcc	r5, #12
 801174c:	2d00      	cmp	r5, #0
 801174e:	4606      	mov	r6, r0
 8011750:	db01      	blt.n	8011756 <_malloc_r+0x1a>
 8011752:	42a9      	cmp	r1, r5
 8011754:	d903      	bls.n	801175e <_malloc_r+0x22>
 8011756:	230c      	movs	r3, #12
 8011758:	6033      	str	r3, [r6, #0]
 801175a:	2000      	movs	r0, #0
 801175c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801175e:	f000 faa3 	bl	8011ca8 <__malloc_lock>
 8011762:	4921      	ldr	r1, [pc, #132]	; (80117e8 <_malloc_r+0xac>)
 8011764:	680a      	ldr	r2, [r1, #0]
 8011766:	4614      	mov	r4, r2
 8011768:	b99c      	cbnz	r4, 8011792 <_malloc_r+0x56>
 801176a:	4f20      	ldr	r7, [pc, #128]	; (80117ec <_malloc_r+0xb0>)
 801176c:	683b      	ldr	r3, [r7, #0]
 801176e:	b923      	cbnz	r3, 801177a <_malloc_r+0x3e>
 8011770:	4621      	mov	r1, r4
 8011772:	4630      	mov	r0, r6
 8011774:	f000 f9a0 	bl	8011ab8 <_sbrk_r>
 8011778:	6038      	str	r0, [r7, #0]
 801177a:	4629      	mov	r1, r5
 801177c:	4630      	mov	r0, r6
 801177e:	f000 f99b 	bl	8011ab8 <_sbrk_r>
 8011782:	1c43      	adds	r3, r0, #1
 8011784:	d123      	bne.n	80117ce <_malloc_r+0x92>
 8011786:	230c      	movs	r3, #12
 8011788:	6033      	str	r3, [r6, #0]
 801178a:	4630      	mov	r0, r6
 801178c:	f000 fa92 	bl	8011cb4 <__malloc_unlock>
 8011790:	e7e3      	b.n	801175a <_malloc_r+0x1e>
 8011792:	6823      	ldr	r3, [r4, #0]
 8011794:	1b5b      	subs	r3, r3, r5
 8011796:	d417      	bmi.n	80117c8 <_malloc_r+0x8c>
 8011798:	2b0b      	cmp	r3, #11
 801179a:	d903      	bls.n	80117a4 <_malloc_r+0x68>
 801179c:	6023      	str	r3, [r4, #0]
 801179e:	441c      	add	r4, r3
 80117a0:	6025      	str	r5, [r4, #0]
 80117a2:	e004      	b.n	80117ae <_malloc_r+0x72>
 80117a4:	6863      	ldr	r3, [r4, #4]
 80117a6:	42a2      	cmp	r2, r4
 80117a8:	bf0c      	ite	eq
 80117aa:	600b      	streq	r3, [r1, #0]
 80117ac:	6053      	strne	r3, [r2, #4]
 80117ae:	4630      	mov	r0, r6
 80117b0:	f000 fa80 	bl	8011cb4 <__malloc_unlock>
 80117b4:	f104 000b 	add.w	r0, r4, #11
 80117b8:	1d23      	adds	r3, r4, #4
 80117ba:	f020 0007 	bic.w	r0, r0, #7
 80117be:	1ac2      	subs	r2, r0, r3
 80117c0:	d0cc      	beq.n	801175c <_malloc_r+0x20>
 80117c2:	1a1b      	subs	r3, r3, r0
 80117c4:	50a3      	str	r3, [r4, r2]
 80117c6:	e7c9      	b.n	801175c <_malloc_r+0x20>
 80117c8:	4622      	mov	r2, r4
 80117ca:	6864      	ldr	r4, [r4, #4]
 80117cc:	e7cc      	b.n	8011768 <_malloc_r+0x2c>
 80117ce:	1cc4      	adds	r4, r0, #3
 80117d0:	f024 0403 	bic.w	r4, r4, #3
 80117d4:	42a0      	cmp	r0, r4
 80117d6:	d0e3      	beq.n	80117a0 <_malloc_r+0x64>
 80117d8:	1a21      	subs	r1, r4, r0
 80117da:	4630      	mov	r0, r6
 80117dc:	f000 f96c 	bl	8011ab8 <_sbrk_r>
 80117e0:	3001      	adds	r0, #1
 80117e2:	d1dd      	bne.n	80117a0 <_malloc_r+0x64>
 80117e4:	e7cf      	b.n	8011786 <_malloc_r+0x4a>
 80117e6:	bf00      	nop
 80117e8:	20000eb4 	.word	0x20000eb4
 80117ec:	20000eb8 	.word	0x20000eb8

080117f0 <__sfputc_r>:
 80117f0:	6893      	ldr	r3, [r2, #8]
 80117f2:	3b01      	subs	r3, #1
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	b410      	push	{r4}
 80117f8:	6093      	str	r3, [r2, #8]
 80117fa:	da08      	bge.n	801180e <__sfputc_r+0x1e>
 80117fc:	6994      	ldr	r4, [r2, #24]
 80117fe:	42a3      	cmp	r3, r4
 8011800:	db01      	blt.n	8011806 <__sfputc_r+0x16>
 8011802:	290a      	cmp	r1, #10
 8011804:	d103      	bne.n	801180e <__sfputc_r+0x1e>
 8011806:	f85d 4b04 	ldr.w	r4, [sp], #4
 801180a:	f7fd bd99 	b.w	800f340 <__swbuf_r>
 801180e:	6813      	ldr	r3, [r2, #0]
 8011810:	1c58      	adds	r0, r3, #1
 8011812:	6010      	str	r0, [r2, #0]
 8011814:	7019      	strb	r1, [r3, #0]
 8011816:	4608      	mov	r0, r1
 8011818:	f85d 4b04 	ldr.w	r4, [sp], #4
 801181c:	4770      	bx	lr

0801181e <__sfputs_r>:
 801181e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011820:	4606      	mov	r6, r0
 8011822:	460f      	mov	r7, r1
 8011824:	4614      	mov	r4, r2
 8011826:	18d5      	adds	r5, r2, r3
 8011828:	42ac      	cmp	r4, r5
 801182a:	d101      	bne.n	8011830 <__sfputs_r+0x12>
 801182c:	2000      	movs	r0, #0
 801182e:	e007      	b.n	8011840 <__sfputs_r+0x22>
 8011830:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011834:	463a      	mov	r2, r7
 8011836:	4630      	mov	r0, r6
 8011838:	f7ff ffda 	bl	80117f0 <__sfputc_r>
 801183c:	1c43      	adds	r3, r0, #1
 801183e:	d1f3      	bne.n	8011828 <__sfputs_r+0xa>
 8011840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011844 <_vfiprintf_r>:
 8011844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011848:	460d      	mov	r5, r1
 801184a:	b09d      	sub	sp, #116	; 0x74
 801184c:	4614      	mov	r4, r2
 801184e:	4698      	mov	r8, r3
 8011850:	4606      	mov	r6, r0
 8011852:	b118      	cbz	r0, 801185c <_vfiprintf_r+0x18>
 8011854:	6983      	ldr	r3, [r0, #24]
 8011856:	b90b      	cbnz	r3, 801185c <_vfiprintf_r+0x18>
 8011858:	f7fe fdc4 	bl	80103e4 <__sinit>
 801185c:	4b89      	ldr	r3, [pc, #548]	; (8011a84 <_vfiprintf_r+0x240>)
 801185e:	429d      	cmp	r5, r3
 8011860:	d11b      	bne.n	801189a <_vfiprintf_r+0x56>
 8011862:	6875      	ldr	r5, [r6, #4]
 8011864:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011866:	07d9      	lsls	r1, r3, #31
 8011868:	d405      	bmi.n	8011876 <_vfiprintf_r+0x32>
 801186a:	89ab      	ldrh	r3, [r5, #12]
 801186c:	059a      	lsls	r2, r3, #22
 801186e:	d402      	bmi.n	8011876 <_vfiprintf_r+0x32>
 8011870:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011872:	f7ff f9c8 	bl	8010c06 <__retarget_lock_acquire_recursive>
 8011876:	89ab      	ldrh	r3, [r5, #12]
 8011878:	071b      	lsls	r3, r3, #28
 801187a:	d501      	bpl.n	8011880 <_vfiprintf_r+0x3c>
 801187c:	692b      	ldr	r3, [r5, #16]
 801187e:	b9eb      	cbnz	r3, 80118bc <_vfiprintf_r+0x78>
 8011880:	4629      	mov	r1, r5
 8011882:	4630      	mov	r0, r6
 8011884:	f7fd fdae 	bl	800f3e4 <__swsetup_r>
 8011888:	b1c0      	cbz	r0, 80118bc <_vfiprintf_r+0x78>
 801188a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801188c:	07dc      	lsls	r4, r3, #31
 801188e:	d50e      	bpl.n	80118ae <_vfiprintf_r+0x6a>
 8011890:	f04f 30ff 	mov.w	r0, #4294967295
 8011894:	b01d      	add	sp, #116	; 0x74
 8011896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801189a:	4b7b      	ldr	r3, [pc, #492]	; (8011a88 <_vfiprintf_r+0x244>)
 801189c:	429d      	cmp	r5, r3
 801189e:	d101      	bne.n	80118a4 <_vfiprintf_r+0x60>
 80118a0:	68b5      	ldr	r5, [r6, #8]
 80118a2:	e7df      	b.n	8011864 <_vfiprintf_r+0x20>
 80118a4:	4b79      	ldr	r3, [pc, #484]	; (8011a8c <_vfiprintf_r+0x248>)
 80118a6:	429d      	cmp	r5, r3
 80118a8:	bf08      	it	eq
 80118aa:	68f5      	ldreq	r5, [r6, #12]
 80118ac:	e7da      	b.n	8011864 <_vfiprintf_r+0x20>
 80118ae:	89ab      	ldrh	r3, [r5, #12]
 80118b0:	0598      	lsls	r0, r3, #22
 80118b2:	d4ed      	bmi.n	8011890 <_vfiprintf_r+0x4c>
 80118b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80118b6:	f7ff f9a7 	bl	8010c08 <__retarget_lock_release_recursive>
 80118ba:	e7e9      	b.n	8011890 <_vfiprintf_r+0x4c>
 80118bc:	2300      	movs	r3, #0
 80118be:	9309      	str	r3, [sp, #36]	; 0x24
 80118c0:	2320      	movs	r3, #32
 80118c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80118c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80118ca:	2330      	movs	r3, #48	; 0x30
 80118cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011a90 <_vfiprintf_r+0x24c>
 80118d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80118d4:	f04f 0901 	mov.w	r9, #1
 80118d8:	4623      	mov	r3, r4
 80118da:	469a      	mov	sl, r3
 80118dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80118e0:	b10a      	cbz	r2, 80118e6 <_vfiprintf_r+0xa2>
 80118e2:	2a25      	cmp	r2, #37	; 0x25
 80118e4:	d1f9      	bne.n	80118da <_vfiprintf_r+0x96>
 80118e6:	ebba 0b04 	subs.w	fp, sl, r4
 80118ea:	d00b      	beq.n	8011904 <_vfiprintf_r+0xc0>
 80118ec:	465b      	mov	r3, fp
 80118ee:	4622      	mov	r2, r4
 80118f0:	4629      	mov	r1, r5
 80118f2:	4630      	mov	r0, r6
 80118f4:	f7ff ff93 	bl	801181e <__sfputs_r>
 80118f8:	3001      	adds	r0, #1
 80118fa:	f000 80aa 	beq.w	8011a52 <_vfiprintf_r+0x20e>
 80118fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011900:	445a      	add	r2, fp
 8011902:	9209      	str	r2, [sp, #36]	; 0x24
 8011904:	f89a 3000 	ldrb.w	r3, [sl]
 8011908:	2b00      	cmp	r3, #0
 801190a:	f000 80a2 	beq.w	8011a52 <_vfiprintf_r+0x20e>
 801190e:	2300      	movs	r3, #0
 8011910:	f04f 32ff 	mov.w	r2, #4294967295
 8011914:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011918:	f10a 0a01 	add.w	sl, sl, #1
 801191c:	9304      	str	r3, [sp, #16]
 801191e:	9307      	str	r3, [sp, #28]
 8011920:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011924:	931a      	str	r3, [sp, #104]	; 0x68
 8011926:	4654      	mov	r4, sl
 8011928:	2205      	movs	r2, #5
 801192a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801192e:	4858      	ldr	r0, [pc, #352]	; (8011a90 <_vfiprintf_r+0x24c>)
 8011930:	f7ee fc7e 	bl	8000230 <memchr>
 8011934:	9a04      	ldr	r2, [sp, #16]
 8011936:	b9d8      	cbnz	r0, 8011970 <_vfiprintf_r+0x12c>
 8011938:	06d1      	lsls	r1, r2, #27
 801193a:	bf44      	itt	mi
 801193c:	2320      	movmi	r3, #32
 801193e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011942:	0713      	lsls	r3, r2, #28
 8011944:	bf44      	itt	mi
 8011946:	232b      	movmi	r3, #43	; 0x2b
 8011948:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801194c:	f89a 3000 	ldrb.w	r3, [sl]
 8011950:	2b2a      	cmp	r3, #42	; 0x2a
 8011952:	d015      	beq.n	8011980 <_vfiprintf_r+0x13c>
 8011954:	9a07      	ldr	r2, [sp, #28]
 8011956:	4654      	mov	r4, sl
 8011958:	2000      	movs	r0, #0
 801195a:	f04f 0c0a 	mov.w	ip, #10
 801195e:	4621      	mov	r1, r4
 8011960:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011964:	3b30      	subs	r3, #48	; 0x30
 8011966:	2b09      	cmp	r3, #9
 8011968:	d94e      	bls.n	8011a08 <_vfiprintf_r+0x1c4>
 801196a:	b1b0      	cbz	r0, 801199a <_vfiprintf_r+0x156>
 801196c:	9207      	str	r2, [sp, #28]
 801196e:	e014      	b.n	801199a <_vfiprintf_r+0x156>
 8011970:	eba0 0308 	sub.w	r3, r0, r8
 8011974:	fa09 f303 	lsl.w	r3, r9, r3
 8011978:	4313      	orrs	r3, r2
 801197a:	9304      	str	r3, [sp, #16]
 801197c:	46a2      	mov	sl, r4
 801197e:	e7d2      	b.n	8011926 <_vfiprintf_r+0xe2>
 8011980:	9b03      	ldr	r3, [sp, #12]
 8011982:	1d19      	adds	r1, r3, #4
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	9103      	str	r1, [sp, #12]
 8011988:	2b00      	cmp	r3, #0
 801198a:	bfbb      	ittet	lt
 801198c:	425b      	neglt	r3, r3
 801198e:	f042 0202 	orrlt.w	r2, r2, #2
 8011992:	9307      	strge	r3, [sp, #28]
 8011994:	9307      	strlt	r3, [sp, #28]
 8011996:	bfb8      	it	lt
 8011998:	9204      	strlt	r2, [sp, #16]
 801199a:	7823      	ldrb	r3, [r4, #0]
 801199c:	2b2e      	cmp	r3, #46	; 0x2e
 801199e:	d10c      	bne.n	80119ba <_vfiprintf_r+0x176>
 80119a0:	7863      	ldrb	r3, [r4, #1]
 80119a2:	2b2a      	cmp	r3, #42	; 0x2a
 80119a4:	d135      	bne.n	8011a12 <_vfiprintf_r+0x1ce>
 80119a6:	9b03      	ldr	r3, [sp, #12]
 80119a8:	1d1a      	adds	r2, r3, #4
 80119aa:	681b      	ldr	r3, [r3, #0]
 80119ac:	9203      	str	r2, [sp, #12]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	bfb8      	it	lt
 80119b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80119b6:	3402      	adds	r4, #2
 80119b8:	9305      	str	r3, [sp, #20]
 80119ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011aa0 <_vfiprintf_r+0x25c>
 80119be:	7821      	ldrb	r1, [r4, #0]
 80119c0:	2203      	movs	r2, #3
 80119c2:	4650      	mov	r0, sl
 80119c4:	f7ee fc34 	bl	8000230 <memchr>
 80119c8:	b140      	cbz	r0, 80119dc <_vfiprintf_r+0x198>
 80119ca:	2340      	movs	r3, #64	; 0x40
 80119cc:	eba0 000a 	sub.w	r0, r0, sl
 80119d0:	fa03 f000 	lsl.w	r0, r3, r0
 80119d4:	9b04      	ldr	r3, [sp, #16]
 80119d6:	4303      	orrs	r3, r0
 80119d8:	3401      	adds	r4, #1
 80119da:	9304      	str	r3, [sp, #16]
 80119dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119e0:	482c      	ldr	r0, [pc, #176]	; (8011a94 <_vfiprintf_r+0x250>)
 80119e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80119e6:	2206      	movs	r2, #6
 80119e8:	f7ee fc22 	bl	8000230 <memchr>
 80119ec:	2800      	cmp	r0, #0
 80119ee:	d03f      	beq.n	8011a70 <_vfiprintf_r+0x22c>
 80119f0:	4b29      	ldr	r3, [pc, #164]	; (8011a98 <_vfiprintf_r+0x254>)
 80119f2:	bb1b      	cbnz	r3, 8011a3c <_vfiprintf_r+0x1f8>
 80119f4:	9b03      	ldr	r3, [sp, #12]
 80119f6:	3307      	adds	r3, #7
 80119f8:	f023 0307 	bic.w	r3, r3, #7
 80119fc:	3308      	adds	r3, #8
 80119fe:	9303      	str	r3, [sp, #12]
 8011a00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a02:	443b      	add	r3, r7
 8011a04:	9309      	str	r3, [sp, #36]	; 0x24
 8011a06:	e767      	b.n	80118d8 <_vfiprintf_r+0x94>
 8011a08:	fb0c 3202 	mla	r2, ip, r2, r3
 8011a0c:	460c      	mov	r4, r1
 8011a0e:	2001      	movs	r0, #1
 8011a10:	e7a5      	b.n	801195e <_vfiprintf_r+0x11a>
 8011a12:	2300      	movs	r3, #0
 8011a14:	3401      	adds	r4, #1
 8011a16:	9305      	str	r3, [sp, #20]
 8011a18:	4619      	mov	r1, r3
 8011a1a:	f04f 0c0a 	mov.w	ip, #10
 8011a1e:	4620      	mov	r0, r4
 8011a20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a24:	3a30      	subs	r2, #48	; 0x30
 8011a26:	2a09      	cmp	r2, #9
 8011a28:	d903      	bls.n	8011a32 <_vfiprintf_r+0x1ee>
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d0c5      	beq.n	80119ba <_vfiprintf_r+0x176>
 8011a2e:	9105      	str	r1, [sp, #20]
 8011a30:	e7c3      	b.n	80119ba <_vfiprintf_r+0x176>
 8011a32:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a36:	4604      	mov	r4, r0
 8011a38:	2301      	movs	r3, #1
 8011a3a:	e7f0      	b.n	8011a1e <_vfiprintf_r+0x1da>
 8011a3c:	ab03      	add	r3, sp, #12
 8011a3e:	9300      	str	r3, [sp, #0]
 8011a40:	462a      	mov	r2, r5
 8011a42:	4b16      	ldr	r3, [pc, #88]	; (8011a9c <_vfiprintf_r+0x258>)
 8011a44:	a904      	add	r1, sp, #16
 8011a46:	4630      	mov	r0, r6
 8011a48:	f7fc f962 	bl	800dd10 <_printf_float>
 8011a4c:	4607      	mov	r7, r0
 8011a4e:	1c78      	adds	r0, r7, #1
 8011a50:	d1d6      	bne.n	8011a00 <_vfiprintf_r+0x1bc>
 8011a52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011a54:	07d9      	lsls	r1, r3, #31
 8011a56:	d405      	bmi.n	8011a64 <_vfiprintf_r+0x220>
 8011a58:	89ab      	ldrh	r3, [r5, #12]
 8011a5a:	059a      	lsls	r2, r3, #22
 8011a5c:	d402      	bmi.n	8011a64 <_vfiprintf_r+0x220>
 8011a5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011a60:	f7ff f8d2 	bl	8010c08 <__retarget_lock_release_recursive>
 8011a64:	89ab      	ldrh	r3, [r5, #12]
 8011a66:	065b      	lsls	r3, r3, #25
 8011a68:	f53f af12 	bmi.w	8011890 <_vfiprintf_r+0x4c>
 8011a6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011a6e:	e711      	b.n	8011894 <_vfiprintf_r+0x50>
 8011a70:	ab03      	add	r3, sp, #12
 8011a72:	9300      	str	r3, [sp, #0]
 8011a74:	462a      	mov	r2, r5
 8011a76:	4b09      	ldr	r3, [pc, #36]	; (8011a9c <_vfiprintf_r+0x258>)
 8011a78:	a904      	add	r1, sp, #16
 8011a7a:	4630      	mov	r0, r6
 8011a7c:	f7fc fbec 	bl	800e258 <_printf_i>
 8011a80:	e7e4      	b.n	8011a4c <_vfiprintf_r+0x208>
 8011a82:	bf00      	nop
 8011a84:	080139e8 	.word	0x080139e8
 8011a88:	08013a08 	.word	0x08013a08
 8011a8c:	080139c8 	.word	0x080139c8
 8011a90:	08013c04 	.word	0x08013c04
 8011a94:	08013c0e 	.word	0x08013c0e
 8011a98:	0800dd11 	.word	0x0800dd11
 8011a9c:	0801181f 	.word	0x0801181f
 8011aa0:	08013c0a 	.word	0x08013c0a
 8011aa4:	00000000 	.word	0x00000000

08011aa8 <nan>:
 8011aa8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011ab0 <nan+0x8>
 8011aac:	4770      	bx	lr
 8011aae:	bf00      	nop
 8011ab0:	00000000 	.word	0x00000000
 8011ab4:	7ff80000 	.word	0x7ff80000

08011ab8 <_sbrk_r>:
 8011ab8:	b538      	push	{r3, r4, r5, lr}
 8011aba:	4d06      	ldr	r5, [pc, #24]	; (8011ad4 <_sbrk_r+0x1c>)
 8011abc:	2300      	movs	r3, #0
 8011abe:	4604      	mov	r4, r0
 8011ac0:	4608      	mov	r0, r1
 8011ac2:	602b      	str	r3, [r5, #0]
 8011ac4:	f7f4 f92e 	bl	8005d24 <_sbrk>
 8011ac8:	1c43      	adds	r3, r0, #1
 8011aca:	d102      	bne.n	8011ad2 <_sbrk_r+0x1a>
 8011acc:	682b      	ldr	r3, [r5, #0]
 8011ace:	b103      	cbz	r3, 8011ad2 <_sbrk_r+0x1a>
 8011ad0:	6023      	str	r3, [r4, #0]
 8011ad2:	bd38      	pop	{r3, r4, r5, pc}
 8011ad4:	2000a21c 	.word	0x2000a21c

08011ad8 <__sread>:
 8011ad8:	b510      	push	{r4, lr}
 8011ada:	460c      	mov	r4, r1
 8011adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ae0:	f000 f8ee 	bl	8011cc0 <_read_r>
 8011ae4:	2800      	cmp	r0, #0
 8011ae6:	bfab      	itete	ge
 8011ae8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011aea:	89a3      	ldrhlt	r3, [r4, #12]
 8011aec:	181b      	addge	r3, r3, r0
 8011aee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011af2:	bfac      	ite	ge
 8011af4:	6563      	strge	r3, [r4, #84]	; 0x54
 8011af6:	81a3      	strhlt	r3, [r4, #12]
 8011af8:	bd10      	pop	{r4, pc}

08011afa <__swrite>:
 8011afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011afe:	461f      	mov	r7, r3
 8011b00:	898b      	ldrh	r3, [r1, #12]
 8011b02:	05db      	lsls	r3, r3, #23
 8011b04:	4605      	mov	r5, r0
 8011b06:	460c      	mov	r4, r1
 8011b08:	4616      	mov	r6, r2
 8011b0a:	d505      	bpl.n	8011b18 <__swrite+0x1e>
 8011b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b10:	2302      	movs	r3, #2
 8011b12:	2200      	movs	r2, #0
 8011b14:	f000 f8b6 	bl	8011c84 <_lseek_r>
 8011b18:	89a3      	ldrh	r3, [r4, #12]
 8011b1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011b22:	81a3      	strh	r3, [r4, #12]
 8011b24:	4632      	mov	r2, r6
 8011b26:	463b      	mov	r3, r7
 8011b28:	4628      	mov	r0, r5
 8011b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011b2e:	f000 b835 	b.w	8011b9c <_write_r>

08011b32 <__sseek>:
 8011b32:	b510      	push	{r4, lr}
 8011b34:	460c      	mov	r4, r1
 8011b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b3a:	f000 f8a3 	bl	8011c84 <_lseek_r>
 8011b3e:	1c43      	adds	r3, r0, #1
 8011b40:	89a3      	ldrh	r3, [r4, #12]
 8011b42:	bf15      	itete	ne
 8011b44:	6560      	strne	r0, [r4, #84]	; 0x54
 8011b46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011b4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011b4e:	81a3      	strheq	r3, [r4, #12]
 8011b50:	bf18      	it	ne
 8011b52:	81a3      	strhne	r3, [r4, #12]
 8011b54:	bd10      	pop	{r4, pc}

08011b56 <__sclose>:
 8011b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b5a:	f000 b84f 	b.w	8011bfc <_close_r>

08011b5e <strncmp>:
 8011b5e:	b510      	push	{r4, lr}
 8011b60:	b16a      	cbz	r2, 8011b7e <strncmp+0x20>
 8011b62:	3901      	subs	r1, #1
 8011b64:	1884      	adds	r4, r0, r2
 8011b66:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011b6a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011b6e:	4293      	cmp	r3, r2
 8011b70:	d103      	bne.n	8011b7a <strncmp+0x1c>
 8011b72:	42a0      	cmp	r0, r4
 8011b74:	d001      	beq.n	8011b7a <strncmp+0x1c>
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d1f5      	bne.n	8011b66 <strncmp+0x8>
 8011b7a:	1a98      	subs	r0, r3, r2
 8011b7c:	bd10      	pop	{r4, pc}
 8011b7e:	4610      	mov	r0, r2
 8011b80:	e7fc      	b.n	8011b7c <strncmp+0x1e>

08011b82 <__ascii_wctomb>:
 8011b82:	b149      	cbz	r1, 8011b98 <__ascii_wctomb+0x16>
 8011b84:	2aff      	cmp	r2, #255	; 0xff
 8011b86:	bf85      	ittet	hi
 8011b88:	238a      	movhi	r3, #138	; 0x8a
 8011b8a:	6003      	strhi	r3, [r0, #0]
 8011b8c:	700a      	strbls	r2, [r1, #0]
 8011b8e:	f04f 30ff 	movhi.w	r0, #4294967295
 8011b92:	bf98      	it	ls
 8011b94:	2001      	movls	r0, #1
 8011b96:	4770      	bx	lr
 8011b98:	4608      	mov	r0, r1
 8011b9a:	4770      	bx	lr

08011b9c <_write_r>:
 8011b9c:	b538      	push	{r3, r4, r5, lr}
 8011b9e:	4d07      	ldr	r5, [pc, #28]	; (8011bbc <_write_r+0x20>)
 8011ba0:	4604      	mov	r4, r0
 8011ba2:	4608      	mov	r0, r1
 8011ba4:	4611      	mov	r1, r2
 8011ba6:	2200      	movs	r2, #0
 8011ba8:	602a      	str	r2, [r5, #0]
 8011baa:	461a      	mov	r2, r3
 8011bac:	f7f4 f869 	bl	8005c82 <_write>
 8011bb0:	1c43      	adds	r3, r0, #1
 8011bb2:	d102      	bne.n	8011bba <_write_r+0x1e>
 8011bb4:	682b      	ldr	r3, [r5, #0]
 8011bb6:	b103      	cbz	r3, 8011bba <_write_r+0x1e>
 8011bb8:	6023      	str	r3, [r4, #0]
 8011bba:	bd38      	pop	{r3, r4, r5, pc}
 8011bbc:	2000a21c 	.word	0x2000a21c

08011bc0 <__assert_func>:
 8011bc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011bc2:	4614      	mov	r4, r2
 8011bc4:	461a      	mov	r2, r3
 8011bc6:	4b09      	ldr	r3, [pc, #36]	; (8011bec <__assert_func+0x2c>)
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	4605      	mov	r5, r0
 8011bcc:	68d8      	ldr	r0, [r3, #12]
 8011bce:	b14c      	cbz	r4, 8011be4 <__assert_func+0x24>
 8011bd0:	4b07      	ldr	r3, [pc, #28]	; (8011bf0 <__assert_func+0x30>)
 8011bd2:	9100      	str	r1, [sp, #0]
 8011bd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011bd8:	4906      	ldr	r1, [pc, #24]	; (8011bf4 <__assert_func+0x34>)
 8011bda:	462b      	mov	r3, r5
 8011bdc:	f000 f81e 	bl	8011c1c <fiprintf>
 8011be0:	f000 f880 	bl	8011ce4 <abort>
 8011be4:	4b04      	ldr	r3, [pc, #16]	; (8011bf8 <__assert_func+0x38>)
 8011be6:	461c      	mov	r4, r3
 8011be8:	e7f3      	b.n	8011bd2 <__assert_func+0x12>
 8011bea:	bf00      	nop
 8011bec:	2000002c 	.word	0x2000002c
 8011bf0:	08013c15 	.word	0x08013c15
 8011bf4:	08013c22 	.word	0x08013c22
 8011bf8:	08013c50 	.word	0x08013c50

08011bfc <_close_r>:
 8011bfc:	b538      	push	{r3, r4, r5, lr}
 8011bfe:	4d06      	ldr	r5, [pc, #24]	; (8011c18 <_close_r+0x1c>)
 8011c00:	2300      	movs	r3, #0
 8011c02:	4604      	mov	r4, r0
 8011c04:	4608      	mov	r0, r1
 8011c06:	602b      	str	r3, [r5, #0]
 8011c08:	f7f4 f857 	bl	8005cba <_close>
 8011c0c:	1c43      	adds	r3, r0, #1
 8011c0e:	d102      	bne.n	8011c16 <_close_r+0x1a>
 8011c10:	682b      	ldr	r3, [r5, #0]
 8011c12:	b103      	cbz	r3, 8011c16 <_close_r+0x1a>
 8011c14:	6023      	str	r3, [r4, #0]
 8011c16:	bd38      	pop	{r3, r4, r5, pc}
 8011c18:	2000a21c 	.word	0x2000a21c

08011c1c <fiprintf>:
 8011c1c:	b40e      	push	{r1, r2, r3}
 8011c1e:	b503      	push	{r0, r1, lr}
 8011c20:	4601      	mov	r1, r0
 8011c22:	ab03      	add	r3, sp, #12
 8011c24:	4805      	ldr	r0, [pc, #20]	; (8011c3c <fiprintf+0x20>)
 8011c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c2a:	6800      	ldr	r0, [r0, #0]
 8011c2c:	9301      	str	r3, [sp, #4]
 8011c2e:	f7ff fe09 	bl	8011844 <_vfiprintf_r>
 8011c32:	b002      	add	sp, #8
 8011c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8011c38:	b003      	add	sp, #12
 8011c3a:	4770      	bx	lr
 8011c3c:	2000002c 	.word	0x2000002c

08011c40 <_fstat_r>:
 8011c40:	b538      	push	{r3, r4, r5, lr}
 8011c42:	4d07      	ldr	r5, [pc, #28]	; (8011c60 <_fstat_r+0x20>)
 8011c44:	2300      	movs	r3, #0
 8011c46:	4604      	mov	r4, r0
 8011c48:	4608      	mov	r0, r1
 8011c4a:	4611      	mov	r1, r2
 8011c4c:	602b      	str	r3, [r5, #0]
 8011c4e:	f7f4 f840 	bl	8005cd2 <_fstat>
 8011c52:	1c43      	adds	r3, r0, #1
 8011c54:	d102      	bne.n	8011c5c <_fstat_r+0x1c>
 8011c56:	682b      	ldr	r3, [r5, #0]
 8011c58:	b103      	cbz	r3, 8011c5c <_fstat_r+0x1c>
 8011c5a:	6023      	str	r3, [r4, #0]
 8011c5c:	bd38      	pop	{r3, r4, r5, pc}
 8011c5e:	bf00      	nop
 8011c60:	2000a21c 	.word	0x2000a21c

08011c64 <_isatty_r>:
 8011c64:	b538      	push	{r3, r4, r5, lr}
 8011c66:	4d06      	ldr	r5, [pc, #24]	; (8011c80 <_isatty_r+0x1c>)
 8011c68:	2300      	movs	r3, #0
 8011c6a:	4604      	mov	r4, r0
 8011c6c:	4608      	mov	r0, r1
 8011c6e:	602b      	str	r3, [r5, #0]
 8011c70:	f7f4 f83f 	bl	8005cf2 <_isatty>
 8011c74:	1c43      	adds	r3, r0, #1
 8011c76:	d102      	bne.n	8011c7e <_isatty_r+0x1a>
 8011c78:	682b      	ldr	r3, [r5, #0]
 8011c7a:	b103      	cbz	r3, 8011c7e <_isatty_r+0x1a>
 8011c7c:	6023      	str	r3, [r4, #0]
 8011c7e:	bd38      	pop	{r3, r4, r5, pc}
 8011c80:	2000a21c 	.word	0x2000a21c

08011c84 <_lseek_r>:
 8011c84:	b538      	push	{r3, r4, r5, lr}
 8011c86:	4d07      	ldr	r5, [pc, #28]	; (8011ca4 <_lseek_r+0x20>)
 8011c88:	4604      	mov	r4, r0
 8011c8a:	4608      	mov	r0, r1
 8011c8c:	4611      	mov	r1, r2
 8011c8e:	2200      	movs	r2, #0
 8011c90:	602a      	str	r2, [r5, #0]
 8011c92:	461a      	mov	r2, r3
 8011c94:	f7f4 f838 	bl	8005d08 <_lseek>
 8011c98:	1c43      	adds	r3, r0, #1
 8011c9a:	d102      	bne.n	8011ca2 <_lseek_r+0x1e>
 8011c9c:	682b      	ldr	r3, [r5, #0]
 8011c9e:	b103      	cbz	r3, 8011ca2 <_lseek_r+0x1e>
 8011ca0:	6023      	str	r3, [r4, #0]
 8011ca2:	bd38      	pop	{r3, r4, r5, pc}
 8011ca4:	2000a21c 	.word	0x2000a21c

08011ca8 <__malloc_lock>:
 8011ca8:	4801      	ldr	r0, [pc, #4]	; (8011cb0 <__malloc_lock+0x8>)
 8011caa:	f7fe bfac 	b.w	8010c06 <__retarget_lock_acquire_recursive>
 8011cae:	bf00      	nop
 8011cb0:	2000a214 	.word	0x2000a214

08011cb4 <__malloc_unlock>:
 8011cb4:	4801      	ldr	r0, [pc, #4]	; (8011cbc <__malloc_unlock+0x8>)
 8011cb6:	f7fe bfa7 	b.w	8010c08 <__retarget_lock_release_recursive>
 8011cba:	bf00      	nop
 8011cbc:	2000a214 	.word	0x2000a214

08011cc0 <_read_r>:
 8011cc0:	b538      	push	{r3, r4, r5, lr}
 8011cc2:	4d07      	ldr	r5, [pc, #28]	; (8011ce0 <_read_r+0x20>)
 8011cc4:	4604      	mov	r4, r0
 8011cc6:	4608      	mov	r0, r1
 8011cc8:	4611      	mov	r1, r2
 8011cca:	2200      	movs	r2, #0
 8011ccc:	602a      	str	r2, [r5, #0]
 8011cce:	461a      	mov	r2, r3
 8011cd0:	f7f3 ffba 	bl	8005c48 <_read>
 8011cd4:	1c43      	adds	r3, r0, #1
 8011cd6:	d102      	bne.n	8011cde <_read_r+0x1e>
 8011cd8:	682b      	ldr	r3, [r5, #0]
 8011cda:	b103      	cbz	r3, 8011cde <_read_r+0x1e>
 8011cdc:	6023      	str	r3, [r4, #0]
 8011cde:	bd38      	pop	{r3, r4, r5, pc}
 8011ce0:	2000a21c 	.word	0x2000a21c

08011ce4 <abort>:
 8011ce4:	b508      	push	{r3, lr}
 8011ce6:	2006      	movs	r0, #6
 8011ce8:	f000 f82c 	bl	8011d44 <raise>
 8011cec:	2001      	movs	r0, #1
 8011cee:	f7f3 ffa1 	bl	8005c34 <_exit>

08011cf2 <_raise_r>:
 8011cf2:	291f      	cmp	r1, #31
 8011cf4:	b538      	push	{r3, r4, r5, lr}
 8011cf6:	4604      	mov	r4, r0
 8011cf8:	460d      	mov	r5, r1
 8011cfa:	d904      	bls.n	8011d06 <_raise_r+0x14>
 8011cfc:	2316      	movs	r3, #22
 8011cfe:	6003      	str	r3, [r0, #0]
 8011d00:	f04f 30ff 	mov.w	r0, #4294967295
 8011d04:	bd38      	pop	{r3, r4, r5, pc}
 8011d06:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011d08:	b112      	cbz	r2, 8011d10 <_raise_r+0x1e>
 8011d0a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011d0e:	b94b      	cbnz	r3, 8011d24 <_raise_r+0x32>
 8011d10:	4620      	mov	r0, r4
 8011d12:	f000 f831 	bl	8011d78 <_getpid_r>
 8011d16:	462a      	mov	r2, r5
 8011d18:	4601      	mov	r1, r0
 8011d1a:	4620      	mov	r0, r4
 8011d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011d20:	f000 b818 	b.w	8011d54 <_kill_r>
 8011d24:	2b01      	cmp	r3, #1
 8011d26:	d00a      	beq.n	8011d3e <_raise_r+0x4c>
 8011d28:	1c59      	adds	r1, r3, #1
 8011d2a:	d103      	bne.n	8011d34 <_raise_r+0x42>
 8011d2c:	2316      	movs	r3, #22
 8011d2e:	6003      	str	r3, [r0, #0]
 8011d30:	2001      	movs	r0, #1
 8011d32:	e7e7      	b.n	8011d04 <_raise_r+0x12>
 8011d34:	2400      	movs	r4, #0
 8011d36:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011d3a:	4628      	mov	r0, r5
 8011d3c:	4798      	blx	r3
 8011d3e:	2000      	movs	r0, #0
 8011d40:	e7e0      	b.n	8011d04 <_raise_r+0x12>
	...

08011d44 <raise>:
 8011d44:	4b02      	ldr	r3, [pc, #8]	; (8011d50 <raise+0xc>)
 8011d46:	4601      	mov	r1, r0
 8011d48:	6818      	ldr	r0, [r3, #0]
 8011d4a:	f7ff bfd2 	b.w	8011cf2 <_raise_r>
 8011d4e:	bf00      	nop
 8011d50:	2000002c 	.word	0x2000002c

08011d54 <_kill_r>:
 8011d54:	b538      	push	{r3, r4, r5, lr}
 8011d56:	4d07      	ldr	r5, [pc, #28]	; (8011d74 <_kill_r+0x20>)
 8011d58:	2300      	movs	r3, #0
 8011d5a:	4604      	mov	r4, r0
 8011d5c:	4608      	mov	r0, r1
 8011d5e:	4611      	mov	r1, r2
 8011d60:	602b      	str	r3, [r5, #0]
 8011d62:	f7f3 ff57 	bl	8005c14 <_kill>
 8011d66:	1c43      	adds	r3, r0, #1
 8011d68:	d102      	bne.n	8011d70 <_kill_r+0x1c>
 8011d6a:	682b      	ldr	r3, [r5, #0]
 8011d6c:	b103      	cbz	r3, 8011d70 <_kill_r+0x1c>
 8011d6e:	6023      	str	r3, [r4, #0]
 8011d70:	bd38      	pop	{r3, r4, r5, pc}
 8011d72:	bf00      	nop
 8011d74:	2000a21c 	.word	0x2000a21c

08011d78 <_getpid_r>:
 8011d78:	f7f3 bf44 	b.w	8005c04 <_getpid>

08011d7c <round>:
 8011d7c:	ec51 0b10 	vmov	r0, r1, d0
 8011d80:	b570      	push	{r4, r5, r6, lr}
 8011d82:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8011d86:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8011d8a:	2c13      	cmp	r4, #19
 8011d8c:	ee10 2a10 	vmov	r2, s0
 8011d90:	460b      	mov	r3, r1
 8011d92:	dc19      	bgt.n	8011dc8 <round+0x4c>
 8011d94:	2c00      	cmp	r4, #0
 8011d96:	da09      	bge.n	8011dac <round+0x30>
 8011d98:	3401      	adds	r4, #1
 8011d9a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8011d9e:	d103      	bne.n	8011da8 <round+0x2c>
 8011da0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8011da4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011da8:	2100      	movs	r1, #0
 8011daa:	e028      	b.n	8011dfe <round+0x82>
 8011dac:	4d15      	ldr	r5, [pc, #84]	; (8011e04 <round+0x88>)
 8011dae:	4125      	asrs	r5, r4
 8011db0:	ea01 0605 	and.w	r6, r1, r5
 8011db4:	4332      	orrs	r2, r6
 8011db6:	d00e      	beq.n	8011dd6 <round+0x5a>
 8011db8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8011dbc:	fa42 f404 	asr.w	r4, r2, r4
 8011dc0:	4423      	add	r3, r4
 8011dc2:	ea23 0305 	bic.w	r3, r3, r5
 8011dc6:	e7ef      	b.n	8011da8 <round+0x2c>
 8011dc8:	2c33      	cmp	r4, #51	; 0x33
 8011dca:	dd07      	ble.n	8011ddc <round+0x60>
 8011dcc:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8011dd0:	d101      	bne.n	8011dd6 <round+0x5a>
 8011dd2:	f7ee fa83 	bl	80002dc <__adddf3>
 8011dd6:	ec41 0b10 	vmov	d0, r0, r1
 8011dda:	bd70      	pop	{r4, r5, r6, pc}
 8011ddc:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8011de0:	f04f 35ff 	mov.w	r5, #4294967295
 8011de4:	40f5      	lsrs	r5, r6
 8011de6:	4228      	tst	r0, r5
 8011de8:	d0f5      	beq.n	8011dd6 <round+0x5a>
 8011dea:	2101      	movs	r1, #1
 8011dec:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8011df0:	fa01 f404 	lsl.w	r4, r1, r4
 8011df4:	1912      	adds	r2, r2, r4
 8011df6:	bf28      	it	cs
 8011df8:	185b      	addcs	r3, r3, r1
 8011dfa:	ea22 0105 	bic.w	r1, r2, r5
 8011dfe:	4608      	mov	r0, r1
 8011e00:	4619      	mov	r1, r3
 8011e02:	e7e8      	b.n	8011dd6 <round+0x5a>
 8011e04:	000fffff 	.word	0x000fffff

08011e08 <fmaxf>:
 8011e08:	b508      	push	{r3, lr}
 8011e0a:	ed2d 8b02 	vpush	{d8}
 8011e0e:	eeb0 8a40 	vmov.f32	s16, s0
 8011e12:	eef0 8a60 	vmov.f32	s17, s1
 8011e16:	f000 f82d 	bl	8011e74 <__fpclassifyf>
 8011e1a:	b148      	cbz	r0, 8011e30 <fmaxf+0x28>
 8011e1c:	eeb0 0a68 	vmov.f32	s0, s17
 8011e20:	f000 f828 	bl	8011e74 <__fpclassifyf>
 8011e24:	b130      	cbz	r0, 8011e34 <fmaxf+0x2c>
 8011e26:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e2e:	dc01      	bgt.n	8011e34 <fmaxf+0x2c>
 8011e30:	eeb0 8a68 	vmov.f32	s16, s17
 8011e34:	eeb0 0a48 	vmov.f32	s0, s16
 8011e38:	ecbd 8b02 	vpop	{d8}
 8011e3c:	bd08      	pop	{r3, pc}

08011e3e <fminf>:
 8011e3e:	b508      	push	{r3, lr}
 8011e40:	ed2d 8b02 	vpush	{d8}
 8011e44:	eeb0 8a40 	vmov.f32	s16, s0
 8011e48:	eef0 8a60 	vmov.f32	s17, s1
 8011e4c:	f000 f812 	bl	8011e74 <__fpclassifyf>
 8011e50:	b148      	cbz	r0, 8011e66 <fminf+0x28>
 8011e52:	eeb0 0a68 	vmov.f32	s0, s17
 8011e56:	f000 f80d 	bl	8011e74 <__fpclassifyf>
 8011e5a:	b130      	cbz	r0, 8011e6a <fminf+0x2c>
 8011e5c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e64:	d401      	bmi.n	8011e6a <fminf+0x2c>
 8011e66:	eeb0 8a68 	vmov.f32	s16, s17
 8011e6a:	eeb0 0a48 	vmov.f32	s0, s16
 8011e6e:	ecbd 8b02 	vpop	{d8}
 8011e72:	bd08      	pop	{r3, pc}

08011e74 <__fpclassifyf>:
 8011e74:	ee10 3a10 	vmov	r3, s0
 8011e78:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8011e7c:	d00d      	beq.n	8011e9a <__fpclassifyf+0x26>
 8011e7e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8011e82:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8011e86:	d30a      	bcc.n	8011e9e <__fpclassifyf+0x2a>
 8011e88:	4b07      	ldr	r3, [pc, #28]	; (8011ea8 <__fpclassifyf+0x34>)
 8011e8a:	1e42      	subs	r2, r0, #1
 8011e8c:	429a      	cmp	r2, r3
 8011e8e:	d908      	bls.n	8011ea2 <__fpclassifyf+0x2e>
 8011e90:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8011e94:	4258      	negs	r0, r3
 8011e96:	4158      	adcs	r0, r3
 8011e98:	4770      	bx	lr
 8011e9a:	2002      	movs	r0, #2
 8011e9c:	4770      	bx	lr
 8011e9e:	2004      	movs	r0, #4
 8011ea0:	4770      	bx	lr
 8011ea2:	2003      	movs	r0, #3
 8011ea4:	4770      	bx	lr
 8011ea6:	bf00      	nop
 8011ea8:	007ffffe 	.word	0x007ffffe
 8011eac:	00000000 	.word	0x00000000

08011eb0 <exp>:
 8011eb0:	b538      	push	{r3, r4, r5, lr}
 8011eb2:	ed2d 8b02 	vpush	{d8}
 8011eb6:	ec55 4b10 	vmov	r4, r5, d0
 8011eba:	f000 f899 	bl	8011ff0 <__ieee754_exp>
 8011ebe:	4b22      	ldr	r3, [pc, #136]	; (8011f48 <exp+0x98>)
 8011ec0:	eeb0 8a40 	vmov.f32	s16, s0
 8011ec4:	eef0 8a60 	vmov.f32	s17, s1
 8011ec8:	f993 3000 	ldrsb.w	r3, [r3]
 8011ecc:	3301      	adds	r3, #1
 8011ece:	d012      	beq.n	8011ef6 <exp+0x46>
 8011ed0:	ec45 4b10 	vmov	d0, r4, r5
 8011ed4:	f000 fa8b 	bl	80123ee <finite>
 8011ed8:	b168      	cbz	r0, 8011ef6 <exp+0x46>
 8011eda:	a313      	add	r3, pc, #76	; (adr r3, 8011f28 <exp+0x78>)
 8011edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ee0:	4620      	mov	r0, r4
 8011ee2:	4629      	mov	r1, r5
 8011ee4:	f7ee fe40 	bl	8000b68 <__aeabi_dcmpgt>
 8011ee8:	b160      	cbz	r0, 8011f04 <exp+0x54>
 8011eea:	f7fb fe31 	bl	800db50 <__errno>
 8011eee:	ed9f 8b10 	vldr	d8, [pc, #64]	; 8011f30 <exp+0x80>
 8011ef2:	2322      	movs	r3, #34	; 0x22
 8011ef4:	6003      	str	r3, [r0, #0]
 8011ef6:	eeb0 0a48 	vmov.f32	s0, s16
 8011efa:	eef0 0a68 	vmov.f32	s1, s17
 8011efe:	ecbd 8b02 	vpop	{d8}
 8011f02:	bd38      	pop	{r3, r4, r5, pc}
 8011f04:	a30c      	add	r3, pc, #48	; (adr r3, 8011f38 <exp+0x88>)
 8011f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f0a:	4620      	mov	r0, r4
 8011f0c:	4629      	mov	r1, r5
 8011f0e:	f7ee fe0d 	bl	8000b2c <__aeabi_dcmplt>
 8011f12:	2800      	cmp	r0, #0
 8011f14:	d0ef      	beq.n	8011ef6 <exp+0x46>
 8011f16:	f7fb fe1b 	bl	800db50 <__errno>
 8011f1a:	2322      	movs	r3, #34	; 0x22
 8011f1c:	ed9f 8b08 	vldr	d8, [pc, #32]	; 8011f40 <exp+0x90>
 8011f20:	6003      	str	r3, [r0, #0]
 8011f22:	e7e8      	b.n	8011ef6 <exp+0x46>
 8011f24:	f3af 8000 	nop.w
 8011f28:	fefa39ef 	.word	0xfefa39ef
 8011f2c:	40862e42 	.word	0x40862e42
 8011f30:	00000000 	.word	0x00000000
 8011f34:	7ff00000 	.word	0x7ff00000
 8011f38:	d52d3051 	.word	0xd52d3051
 8011f3c:	c0874910 	.word	0xc0874910
	...
 8011f48:	20000200 	.word	0x20000200

08011f4c <fmodf>:
 8011f4c:	b508      	push	{r3, lr}
 8011f4e:	ed2d 8b02 	vpush	{d8}
 8011f52:	eef0 8a40 	vmov.f32	s17, s0
 8011f56:	eeb0 8a60 	vmov.f32	s16, s1
 8011f5a:	f000 f9c3 	bl	80122e4 <__ieee754_fmodf>
 8011f5e:	4b0f      	ldr	r3, [pc, #60]	; (8011f9c <fmodf+0x50>)
 8011f60:	f993 3000 	ldrsb.w	r3, [r3]
 8011f64:	3301      	adds	r3, #1
 8011f66:	d016      	beq.n	8011f96 <fmodf+0x4a>
 8011f68:	eeb4 8a48 	vcmp.f32	s16, s16
 8011f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f70:	d611      	bvs.n	8011f96 <fmodf+0x4a>
 8011f72:	eef4 8a68 	vcmp.f32	s17, s17
 8011f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f7a:	d60c      	bvs.n	8011f96 <fmodf+0x4a>
 8011f7c:	eddf 8a08 	vldr	s17, [pc, #32]	; 8011fa0 <fmodf+0x54>
 8011f80:	eeb4 8a68 	vcmp.f32	s16, s17
 8011f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f88:	d105      	bne.n	8011f96 <fmodf+0x4a>
 8011f8a:	f7fb fde1 	bl	800db50 <__errno>
 8011f8e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011f92:	2321      	movs	r3, #33	; 0x21
 8011f94:	6003      	str	r3, [r0, #0]
 8011f96:	ecbd 8b02 	vpop	{d8}
 8011f9a:	bd08      	pop	{r3, pc}
 8011f9c:	20000200 	.word	0x20000200
 8011fa0:	00000000 	.word	0x00000000

08011fa4 <sqrtf>:
 8011fa4:	b508      	push	{r3, lr}
 8011fa6:	ed2d 8b02 	vpush	{d8}
 8011faa:	eeb0 8a40 	vmov.f32	s16, s0
 8011fae:	f000 fa1b 	bl	80123e8 <__ieee754_sqrtf>
 8011fb2:	4b0d      	ldr	r3, [pc, #52]	; (8011fe8 <sqrtf+0x44>)
 8011fb4:	f993 3000 	ldrsb.w	r3, [r3]
 8011fb8:	3301      	adds	r3, #1
 8011fba:	d011      	beq.n	8011fe0 <sqrtf+0x3c>
 8011fbc:	eeb4 8a48 	vcmp.f32	s16, s16
 8011fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fc4:	d60c      	bvs.n	8011fe0 <sqrtf+0x3c>
 8011fc6:	eddf 8a09 	vldr	s17, [pc, #36]	; 8011fec <sqrtf+0x48>
 8011fca:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fd2:	d505      	bpl.n	8011fe0 <sqrtf+0x3c>
 8011fd4:	f7fb fdbc 	bl	800db50 <__errno>
 8011fd8:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011fdc:	2321      	movs	r3, #33	; 0x21
 8011fde:	6003      	str	r3, [r0, #0]
 8011fe0:	ecbd 8b02 	vpop	{d8}
 8011fe4:	bd08      	pop	{r3, pc}
 8011fe6:	bf00      	nop
 8011fe8:	20000200 	.word	0x20000200
 8011fec:	00000000 	.word	0x00000000

08011ff0 <__ieee754_exp>:
 8011ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ff4:	ec55 4b10 	vmov	r4, r5, d0
 8011ff8:	49b1      	ldr	r1, [pc, #708]	; (80122c0 <__ieee754_exp+0x2d0>)
 8011ffa:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011ffe:	428b      	cmp	r3, r1
 8012000:	ed2d 8b04 	vpush	{d8-d9}
 8012004:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8012008:	d937      	bls.n	801207a <__ieee754_exp+0x8a>
 801200a:	49ae      	ldr	r1, [pc, #696]	; (80122c4 <__ieee754_exp+0x2d4>)
 801200c:	428b      	cmp	r3, r1
 801200e:	d916      	bls.n	801203e <__ieee754_exp+0x4e>
 8012010:	ee10 3a10 	vmov	r3, s0
 8012014:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8012018:	4313      	orrs	r3, r2
 801201a:	d009      	beq.n	8012030 <__ieee754_exp+0x40>
 801201c:	ee10 2a10 	vmov	r2, s0
 8012020:	462b      	mov	r3, r5
 8012022:	4620      	mov	r0, r4
 8012024:	4629      	mov	r1, r5
 8012026:	f7ee f959 	bl	80002dc <__adddf3>
 801202a:	4604      	mov	r4, r0
 801202c:	460d      	mov	r5, r1
 801202e:	e000      	b.n	8012032 <__ieee754_exp+0x42>
 8012030:	bb06      	cbnz	r6, 8012074 <__ieee754_exp+0x84>
 8012032:	ecbd 8b04 	vpop	{d8-d9}
 8012036:	ec45 4b10 	vmov	d0, r4, r5
 801203a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801203e:	a38a      	add	r3, pc, #552	; (adr r3, 8012268 <__ieee754_exp+0x278>)
 8012040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012044:	ee10 0a10 	vmov	r0, s0
 8012048:	4629      	mov	r1, r5
 801204a:	f7ee fd8d 	bl	8000b68 <__aeabi_dcmpgt>
 801204e:	b138      	cbz	r0, 8012060 <__ieee754_exp+0x70>
 8012050:	a387      	add	r3, pc, #540	; (adr r3, 8012270 <__ieee754_exp+0x280>)
 8012052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012056:	4610      	mov	r0, r2
 8012058:	4619      	mov	r1, r3
 801205a:	f7ee faf5 	bl	8000648 <__aeabi_dmul>
 801205e:	e7e4      	b.n	801202a <__ieee754_exp+0x3a>
 8012060:	a385      	add	r3, pc, #532	; (adr r3, 8012278 <__ieee754_exp+0x288>)
 8012062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012066:	4620      	mov	r0, r4
 8012068:	4629      	mov	r1, r5
 801206a:	f7ee fd5f 	bl	8000b2c <__aeabi_dcmplt>
 801206e:	2800      	cmp	r0, #0
 8012070:	f000 8087 	beq.w	8012182 <__ieee754_exp+0x192>
 8012074:	2400      	movs	r4, #0
 8012076:	2500      	movs	r5, #0
 8012078:	e7db      	b.n	8012032 <__ieee754_exp+0x42>
 801207a:	4a93      	ldr	r2, [pc, #588]	; (80122c8 <__ieee754_exp+0x2d8>)
 801207c:	4293      	cmp	r3, r2
 801207e:	f240 80ac 	bls.w	80121da <__ieee754_exp+0x1ea>
 8012082:	4a92      	ldr	r2, [pc, #584]	; (80122cc <__ieee754_exp+0x2dc>)
 8012084:	4293      	cmp	r3, r2
 8012086:	d87c      	bhi.n	8012182 <__ieee754_exp+0x192>
 8012088:	4b91      	ldr	r3, [pc, #580]	; (80122d0 <__ieee754_exp+0x2e0>)
 801208a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801208e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012092:	ee10 0a10 	vmov	r0, s0
 8012096:	4629      	mov	r1, r5
 8012098:	f7ee f91e 	bl	80002d8 <__aeabi_dsub>
 801209c:	4b8d      	ldr	r3, [pc, #564]	; (80122d4 <__ieee754_exp+0x2e4>)
 801209e:	00f7      	lsls	r7, r6, #3
 80120a0:	443b      	add	r3, r7
 80120a2:	ed93 7b00 	vldr	d7, [r3]
 80120a6:	f1c6 0a01 	rsb	sl, r6, #1
 80120aa:	4680      	mov	r8, r0
 80120ac:	4689      	mov	r9, r1
 80120ae:	ebaa 0a06 	sub.w	sl, sl, r6
 80120b2:	eeb0 8a47 	vmov.f32	s16, s14
 80120b6:	eef0 8a67 	vmov.f32	s17, s15
 80120ba:	ec53 2b18 	vmov	r2, r3, d8
 80120be:	4640      	mov	r0, r8
 80120c0:	4649      	mov	r1, r9
 80120c2:	f7ee f909 	bl	80002d8 <__aeabi_dsub>
 80120c6:	4604      	mov	r4, r0
 80120c8:	460d      	mov	r5, r1
 80120ca:	4622      	mov	r2, r4
 80120cc:	462b      	mov	r3, r5
 80120ce:	4620      	mov	r0, r4
 80120d0:	4629      	mov	r1, r5
 80120d2:	f7ee fab9 	bl	8000648 <__aeabi_dmul>
 80120d6:	a36a      	add	r3, pc, #424	; (adr r3, 8012280 <__ieee754_exp+0x290>)
 80120d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120dc:	4606      	mov	r6, r0
 80120de:	460f      	mov	r7, r1
 80120e0:	f7ee fab2 	bl	8000648 <__aeabi_dmul>
 80120e4:	a368      	add	r3, pc, #416	; (adr r3, 8012288 <__ieee754_exp+0x298>)
 80120e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120ea:	f7ee f8f5 	bl	80002d8 <__aeabi_dsub>
 80120ee:	4632      	mov	r2, r6
 80120f0:	463b      	mov	r3, r7
 80120f2:	f7ee faa9 	bl	8000648 <__aeabi_dmul>
 80120f6:	a366      	add	r3, pc, #408	; (adr r3, 8012290 <__ieee754_exp+0x2a0>)
 80120f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120fc:	f7ee f8ee 	bl	80002dc <__adddf3>
 8012100:	4632      	mov	r2, r6
 8012102:	463b      	mov	r3, r7
 8012104:	f7ee faa0 	bl	8000648 <__aeabi_dmul>
 8012108:	a363      	add	r3, pc, #396	; (adr r3, 8012298 <__ieee754_exp+0x2a8>)
 801210a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801210e:	f7ee f8e3 	bl	80002d8 <__aeabi_dsub>
 8012112:	4632      	mov	r2, r6
 8012114:	463b      	mov	r3, r7
 8012116:	f7ee fa97 	bl	8000648 <__aeabi_dmul>
 801211a:	a361      	add	r3, pc, #388	; (adr r3, 80122a0 <__ieee754_exp+0x2b0>)
 801211c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012120:	f7ee f8dc 	bl	80002dc <__adddf3>
 8012124:	4632      	mov	r2, r6
 8012126:	463b      	mov	r3, r7
 8012128:	f7ee fa8e 	bl	8000648 <__aeabi_dmul>
 801212c:	4602      	mov	r2, r0
 801212e:	460b      	mov	r3, r1
 8012130:	4620      	mov	r0, r4
 8012132:	4629      	mov	r1, r5
 8012134:	f7ee f8d0 	bl	80002d8 <__aeabi_dsub>
 8012138:	4602      	mov	r2, r0
 801213a:	460b      	mov	r3, r1
 801213c:	4606      	mov	r6, r0
 801213e:	460f      	mov	r7, r1
 8012140:	4620      	mov	r0, r4
 8012142:	4629      	mov	r1, r5
 8012144:	f7ee fa80 	bl	8000648 <__aeabi_dmul>
 8012148:	ec41 0b19 	vmov	d9, r0, r1
 801214c:	f1ba 0f00 	cmp.w	sl, #0
 8012150:	d15d      	bne.n	801220e <__ieee754_exp+0x21e>
 8012152:	2200      	movs	r2, #0
 8012154:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012158:	4630      	mov	r0, r6
 801215a:	4639      	mov	r1, r7
 801215c:	f7ee f8bc 	bl	80002d8 <__aeabi_dsub>
 8012160:	4602      	mov	r2, r0
 8012162:	460b      	mov	r3, r1
 8012164:	ec51 0b19 	vmov	r0, r1, d9
 8012168:	f7ee fb98 	bl	800089c <__aeabi_ddiv>
 801216c:	4622      	mov	r2, r4
 801216e:	462b      	mov	r3, r5
 8012170:	f7ee f8b2 	bl	80002d8 <__aeabi_dsub>
 8012174:	4602      	mov	r2, r0
 8012176:	460b      	mov	r3, r1
 8012178:	2000      	movs	r0, #0
 801217a:	4957      	ldr	r1, [pc, #348]	; (80122d8 <__ieee754_exp+0x2e8>)
 801217c:	f7ee f8ac 	bl	80002d8 <__aeabi_dsub>
 8012180:	e753      	b.n	801202a <__ieee754_exp+0x3a>
 8012182:	4856      	ldr	r0, [pc, #344]	; (80122dc <__ieee754_exp+0x2ec>)
 8012184:	a348      	add	r3, pc, #288	; (adr r3, 80122a8 <__ieee754_exp+0x2b8>)
 8012186:	e9d3 2300 	ldrd	r2, r3, [r3]
 801218a:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 801218e:	4629      	mov	r1, r5
 8012190:	4620      	mov	r0, r4
 8012192:	f7ee fa59 	bl	8000648 <__aeabi_dmul>
 8012196:	e9d6 2300 	ldrd	r2, r3, [r6]
 801219a:	f7ee f89f 	bl	80002dc <__adddf3>
 801219e:	f7ee fd03 	bl	8000ba8 <__aeabi_d2iz>
 80121a2:	4682      	mov	sl, r0
 80121a4:	f7ee f9e6 	bl	8000574 <__aeabi_i2d>
 80121a8:	a341      	add	r3, pc, #260	; (adr r3, 80122b0 <__ieee754_exp+0x2c0>)
 80121aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121ae:	4606      	mov	r6, r0
 80121b0:	460f      	mov	r7, r1
 80121b2:	f7ee fa49 	bl	8000648 <__aeabi_dmul>
 80121b6:	4602      	mov	r2, r0
 80121b8:	460b      	mov	r3, r1
 80121ba:	4620      	mov	r0, r4
 80121bc:	4629      	mov	r1, r5
 80121be:	f7ee f88b 	bl	80002d8 <__aeabi_dsub>
 80121c2:	a33d      	add	r3, pc, #244	; (adr r3, 80122b8 <__ieee754_exp+0x2c8>)
 80121c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121c8:	4680      	mov	r8, r0
 80121ca:	4689      	mov	r9, r1
 80121cc:	4630      	mov	r0, r6
 80121ce:	4639      	mov	r1, r7
 80121d0:	f7ee fa3a 	bl	8000648 <__aeabi_dmul>
 80121d4:	ec41 0b18 	vmov	d8, r0, r1
 80121d8:	e76f      	b.n	80120ba <__ieee754_exp+0xca>
 80121da:	4a41      	ldr	r2, [pc, #260]	; (80122e0 <__ieee754_exp+0x2f0>)
 80121dc:	4293      	cmp	r3, r2
 80121de:	d811      	bhi.n	8012204 <__ieee754_exp+0x214>
 80121e0:	a323      	add	r3, pc, #140	; (adr r3, 8012270 <__ieee754_exp+0x280>)
 80121e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121e6:	ee10 0a10 	vmov	r0, s0
 80121ea:	4629      	mov	r1, r5
 80121ec:	f7ee f876 	bl	80002dc <__adddf3>
 80121f0:	4b39      	ldr	r3, [pc, #228]	; (80122d8 <__ieee754_exp+0x2e8>)
 80121f2:	2200      	movs	r2, #0
 80121f4:	f7ee fcb8 	bl	8000b68 <__aeabi_dcmpgt>
 80121f8:	b138      	cbz	r0, 801220a <__ieee754_exp+0x21a>
 80121fa:	4b37      	ldr	r3, [pc, #220]	; (80122d8 <__ieee754_exp+0x2e8>)
 80121fc:	2200      	movs	r2, #0
 80121fe:	4620      	mov	r0, r4
 8012200:	4629      	mov	r1, r5
 8012202:	e710      	b.n	8012026 <__ieee754_exp+0x36>
 8012204:	f04f 0a00 	mov.w	sl, #0
 8012208:	e75f      	b.n	80120ca <__ieee754_exp+0xda>
 801220a:	4682      	mov	sl, r0
 801220c:	e75d      	b.n	80120ca <__ieee754_exp+0xda>
 801220e:	4632      	mov	r2, r6
 8012210:	463b      	mov	r3, r7
 8012212:	2000      	movs	r0, #0
 8012214:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8012218:	f7ee f85e 	bl	80002d8 <__aeabi_dsub>
 801221c:	4602      	mov	r2, r0
 801221e:	460b      	mov	r3, r1
 8012220:	ec51 0b19 	vmov	r0, r1, d9
 8012224:	f7ee fb3a 	bl	800089c <__aeabi_ddiv>
 8012228:	4602      	mov	r2, r0
 801222a:	460b      	mov	r3, r1
 801222c:	ec51 0b18 	vmov	r0, r1, d8
 8012230:	f7ee f852 	bl	80002d8 <__aeabi_dsub>
 8012234:	4642      	mov	r2, r8
 8012236:	464b      	mov	r3, r9
 8012238:	f7ee f84e 	bl	80002d8 <__aeabi_dsub>
 801223c:	4602      	mov	r2, r0
 801223e:	460b      	mov	r3, r1
 8012240:	2000      	movs	r0, #0
 8012242:	4925      	ldr	r1, [pc, #148]	; (80122d8 <__ieee754_exp+0x2e8>)
 8012244:	f7ee f848 	bl	80002d8 <__aeabi_dsub>
 8012248:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 801224c:	4592      	cmp	sl, r2
 801224e:	db02      	blt.n	8012256 <__ieee754_exp+0x266>
 8012250:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8012254:	e6e9      	b.n	801202a <__ieee754_exp+0x3a>
 8012256:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 801225a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801225e:	2200      	movs	r2, #0
 8012260:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8012264:	e6f9      	b.n	801205a <__ieee754_exp+0x6a>
 8012266:	bf00      	nop
 8012268:	fefa39ef 	.word	0xfefa39ef
 801226c:	40862e42 	.word	0x40862e42
 8012270:	8800759c 	.word	0x8800759c
 8012274:	7e37e43c 	.word	0x7e37e43c
 8012278:	d52d3051 	.word	0xd52d3051
 801227c:	c0874910 	.word	0xc0874910
 8012280:	72bea4d0 	.word	0x72bea4d0
 8012284:	3e663769 	.word	0x3e663769
 8012288:	c5d26bf1 	.word	0xc5d26bf1
 801228c:	3ebbbd41 	.word	0x3ebbbd41
 8012290:	af25de2c 	.word	0xaf25de2c
 8012294:	3f11566a 	.word	0x3f11566a
 8012298:	16bebd93 	.word	0x16bebd93
 801229c:	3f66c16c 	.word	0x3f66c16c
 80122a0:	5555553e 	.word	0x5555553e
 80122a4:	3fc55555 	.word	0x3fc55555
 80122a8:	652b82fe 	.word	0x652b82fe
 80122ac:	3ff71547 	.word	0x3ff71547
 80122b0:	fee00000 	.word	0xfee00000
 80122b4:	3fe62e42 	.word	0x3fe62e42
 80122b8:	35793c76 	.word	0x35793c76
 80122bc:	3dea39ef 	.word	0x3dea39ef
 80122c0:	40862e41 	.word	0x40862e41
 80122c4:	7fefffff 	.word	0x7fefffff
 80122c8:	3fd62e42 	.word	0x3fd62e42
 80122cc:	3ff0a2b1 	.word	0x3ff0a2b1
 80122d0:	08013c68 	.word	0x08013c68
 80122d4:	08013c78 	.word	0x08013c78
 80122d8:	3ff00000 	.word	0x3ff00000
 80122dc:	08013c58 	.word	0x08013c58
 80122e0:	3e2fffff 	.word	0x3e2fffff

080122e4 <__ieee754_fmodf>:
 80122e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80122e6:	ee10 6a90 	vmov	r6, s1
 80122ea:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 80122ee:	d009      	beq.n	8012304 <__ieee754_fmodf+0x20>
 80122f0:	ee10 2a10 	vmov	r2, s0
 80122f4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80122f8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80122fc:	da02      	bge.n	8012304 <__ieee754_fmodf+0x20>
 80122fe:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8012302:	dd04      	ble.n	801230e <__ieee754_fmodf+0x2a>
 8012304:	ee60 0a20 	vmul.f32	s1, s0, s1
 8012308:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 801230c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801230e:	42ab      	cmp	r3, r5
 8012310:	dbfc      	blt.n	801230c <__ieee754_fmodf+0x28>
 8012312:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 8012316:	d106      	bne.n	8012326 <__ieee754_fmodf+0x42>
 8012318:	4a32      	ldr	r2, [pc, #200]	; (80123e4 <__ieee754_fmodf+0x100>)
 801231a:	0fe3      	lsrs	r3, r4, #31
 801231c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012320:	ed93 0a00 	vldr	s0, [r3]
 8012324:	e7f2      	b.n	801230c <__ieee754_fmodf+0x28>
 8012326:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 801232a:	d13f      	bne.n	80123ac <__ieee754_fmodf+0xc8>
 801232c:	0219      	lsls	r1, r3, #8
 801232e:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8012332:	2900      	cmp	r1, #0
 8012334:	dc37      	bgt.n	80123a6 <__ieee754_fmodf+0xc2>
 8012336:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 801233a:	d13d      	bne.n	80123b8 <__ieee754_fmodf+0xd4>
 801233c:	022f      	lsls	r7, r5, #8
 801233e:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8012342:	2f00      	cmp	r7, #0
 8012344:	da35      	bge.n	80123b2 <__ieee754_fmodf+0xce>
 8012346:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 801234a:	bfbb      	ittet	lt
 801234c:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8012350:	1a12      	sublt	r2, r2, r0
 8012352:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8012356:	4093      	lsllt	r3, r2
 8012358:	bfa8      	it	ge
 801235a:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 801235e:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8012362:	bfb5      	itete	lt
 8012364:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8012368:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 801236c:	1a52      	sublt	r2, r2, r1
 801236e:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 8012372:	bfb8      	it	lt
 8012374:	4095      	lsllt	r5, r2
 8012376:	1a40      	subs	r0, r0, r1
 8012378:	1b5a      	subs	r2, r3, r5
 801237a:	bb00      	cbnz	r0, 80123be <__ieee754_fmodf+0xda>
 801237c:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8012380:	bf38      	it	cc
 8012382:	4613      	movcc	r3, r2
 8012384:	2b00      	cmp	r3, #0
 8012386:	d0c7      	beq.n	8012318 <__ieee754_fmodf+0x34>
 8012388:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801238c:	db1f      	blt.n	80123ce <__ieee754_fmodf+0xea>
 801238e:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8012392:	db1f      	blt.n	80123d4 <__ieee754_fmodf+0xf0>
 8012394:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8012398:	317f      	adds	r1, #127	; 0x7f
 801239a:	4323      	orrs	r3, r4
 801239c:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80123a0:	ee00 3a10 	vmov	s0, r3
 80123a4:	e7b2      	b.n	801230c <__ieee754_fmodf+0x28>
 80123a6:	3801      	subs	r0, #1
 80123a8:	0049      	lsls	r1, r1, #1
 80123aa:	e7c2      	b.n	8012332 <__ieee754_fmodf+0x4e>
 80123ac:	15d8      	asrs	r0, r3, #23
 80123ae:	387f      	subs	r0, #127	; 0x7f
 80123b0:	e7c1      	b.n	8012336 <__ieee754_fmodf+0x52>
 80123b2:	3901      	subs	r1, #1
 80123b4:	007f      	lsls	r7, r7, #1
 80123b6:	e7c4      	b.n	8012342 <__ieee754_fmodf+0x5e>
 80123b8:	15e9      	asrs	r1, r5, #23
 80123ba:	397f      	subs	r1, #127	; 0x7f
 80123bc:	e7c3      	b.n	8012346 <__ieee754_fmodf+0x62>
 80123be:	2a00      	cmp	r2, #0
 80123c0:	da02      	bge.n	80123c8 <__ieee754_fmodf+0xe4>
 80123c2:	005b      	lsls	r3, r3, #1
 80123c4:	3801      	subs	r0, #1
 80123c6:	e7d7      	b.n	8012378 <__ieee754_fmodf+0x94>
 80123c8:	d0a6      	beq.n	8012318 <__ieee754_fmodf+0x34>
 80123ca:	0053      	lsls	r3, r2, #1
 80123cc:	e7fa      	b.n	80123c4 <__ieee754_fmodf+0xe0>
 80123ce:	005b      	lsls	r3, r3, #1
 80123d0:	3901      	subs	r1, #1
 80123d2:	e7d9      	b.n	8012388 <__ieee754_fmodf+0xa4>
 80123d4:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80123d8:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80123dc:	3182      	adds	r1, #130	; 0x82
 80123de:	410b      	asrs	r3, r1
 80123e0:	4323      	orrs	r3, r4
 80123e2:	e7dd      	b.n	80123a0 <__ieee754_fmodf+0xbc>
 80123e4:	08013c88 	.word	0x08013c88

080123e8 <__ieee754_sqrtf>:
 80123e8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80123ec:	4770      	bx	lr

080123ee <finite>:
 80123ee:	b082      	sub	sp, #8
 80123f0:	ed8d 0b00 	vstr	d0, [sp]
 80123f4:	9801      	ldr	r0, [sp, #4]
 80123f6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80123fa:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80123fe:	0fc0      	lsrs	r0, r0, #31
 8012400:	b002      	add	sp, #8
 8012402:	4770      	bx	lr

08012404 <_init>:
 8012404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012406:	bf00      	nop
 8012408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801240a:	bc08      	pop	{r3}
 801240c:	469e      	mov	lr, r3
 801240e:	4770      	bx	lr

08012410 <_fini>:
 8012410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012412:	bf00      	nop
 8012414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012416:	bc08      	pop	{r3}
 8012418:	469e      	mov	lr, r3
 801241a:	4770      	bx	lr
