
---------- Begin Simulation Statistics ----------
final_tick                               1504992160500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58178                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703168                       # Number of bytes of host memory used
host_op_rate                                    58348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24693.48                       # Real time elapsed on the host
host_tick_rate                               60946935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436609599                       # Number of instructions simulated
sim_ops                                    1440813339                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.504992                       # Number of seconds simulated
sim_ticks                                1504992160500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.947125                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183796145                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           211388411                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17825462                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        274651366                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20890254                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22331147                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1440893                       # Number of indirect misses.
system.cpu0.branchPred.lookups              349404212                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188041                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100249                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9932069                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547448                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33619706                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309707                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       52153063                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316563916                       # Number of instructions committed
system.cpu0.commit.committedOps            1318667488                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2442875465                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.539801                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.264676                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1771775726     72.53%     72.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    414414117     16.96%     89.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     99396255      4.07%     93.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     85171469      3.49%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23690998      0.97%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5342770      0.22%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6740004      0.28%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2724420      0.11%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33619706      1.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2442875465                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143440                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273935670                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171795                       # Number of loads committed
system.cpu0.commit.membars                    4203730                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203736      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742073032     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272036     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185776     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318667488                       # Class of committed instruction
system.cpu0.commit.refs                     558457840                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316563916                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318667488                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.277559                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.277559                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            520078805                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7947904                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           178954563                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1401047167                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               958061530                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                962337746                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9941897                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9085802                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6247738                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  349404212                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                237074037                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1487808934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4908009                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1423722968                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35670582                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116524                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         951023351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         204686399                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.474804                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2456667716                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.580391                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878500                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1444522060     58.80%     58.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               753176750     30.66%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145860125      5.94%     95.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                91232174      3.71%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12805001      0.52%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4754711      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   97224      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100918      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2118753      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2456667716                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      541884245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10055327                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               333805006                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.453344                       # Inst execution rate
system.cpu0.iew.exec_refs                   585369387                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 154447500                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              402274952                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            430371132                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106500                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8594424                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           155102544                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1370740416                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430921887                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7243820                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1359374115                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1837079                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             20053114                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9941897                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             24503493                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       249114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25147876                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        53274                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9725                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4272619                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25199337                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1816488                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9725                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       819951                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9235376                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                618099540                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1347009614                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.828954                       # average fanout of values written-back
system.cpu0.iew.wb_producers                512376195                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.449220                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1347164139                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1671449266                       # number of integer regfile reads
system.cpu0.int_regfile_writes              868749097                       # number of integer regfile writes
system.cpu0.ipc                              0.439067                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.439067                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205644      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            760658841     55.66%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848532      0.87%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100403      0.15%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435279806     31.85%     88.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          152524660     11.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1366617936                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3182361                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002329                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 653561     20.54%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2056729     64.63%     85.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               472069     14.83%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1365594601                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5193362999                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1347009564                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1422821767                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1364429995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1366617936                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310421                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       52072843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           277153                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           714                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23048558                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2456667716                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.556289                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.827225                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1469902046     59.83%     59.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          714413131     29.08%     88.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          195047430      7.94%     96.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59113273      2.41%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11630670      0.47%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3067299      0.12%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1966039      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1107907      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             419921      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2456667716                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.455759                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20453675                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1503500                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           430371132                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          155102544                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1886                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2998551961                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11432361                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              445011003                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845207550                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14568792                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               969574392                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24400967                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                54743                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1708447407                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1390193035                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          905564165                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                955693151                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              36657107                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9941897                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             76125854                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60356548                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1708447363                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        321419                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5870                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33393187                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5870                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3780052273                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2755471833                       # The number of ROB writes
system.cpu0.timesIdled                       35925065                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.101199                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21435438                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25188174                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2825906                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31832824                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1103480                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1130079                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           26599                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36580205                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47981                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099995                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2011207                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115440                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4035494                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300645                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18066247                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120045683                       # Number of instructions committed
system.cpu1.commit.committedOps             122145851                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    529857282                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.230526                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.976813                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    481343518     90.84%     90.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23938831      4.52%     95.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8139076      1.54%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6697678      1.26%     98.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2002114      0.38%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1004100      0.19%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2352371      0.44%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       344100      0.06%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4035494      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    529857282                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797421                       # Number of function calls committed.
system.cpu1.commit.int_insts                116583300                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172798                       # Number of loads committed
system.cpu1.commit.membars                    4200112                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200112      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76654504     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272793     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018298      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122145851                       # Class of committed instruction
system.cpu1.commit.refs                      41291103                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120045683                       # Number of Instructions Simulated
system.cpu1.committedOps                    122145851                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.450881                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.450881                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            436159650                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               865658                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20144949                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147478611                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23355113                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66671588                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2013144                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2184868                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5250908                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36580205                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22211687                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    506278317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               254419                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154451556                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5655686                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068463                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24344242                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22538918                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.289068                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         533450403                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.293471                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.713975                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               432805071     81.13%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64515831     12.09%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20660244      3.87%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11767414      2.21%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3157812      0.59%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  482369      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   61382      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     274      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           533450403                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         858635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2096931                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30852756                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.251559                       # Inst execution rate
system.cpu1.iew.exec_refs                    45560859                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11555015                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              354834689                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34762036                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100696                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2344768                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11921719                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140162386                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34005844                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2143330                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134410199                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1947891                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             13193501                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2013144                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17677227                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       119897                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1058385                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32301                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2621                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        20268                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4589238                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       803414                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2621                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       560730                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1536201                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78134991                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132896897                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840332                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65659341                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.248727                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132986511                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170484921                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89520842                       # number of integer regfile writes
system.cpu1.ipc                              0.224675                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.224675                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200207      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86142814     63.08%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36710426     26.88%     93.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9499935      6.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136553529                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2899947                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021237                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 589133     20.32%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1878518     64.78%     85.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               432294     14.91%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135253255                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         809719212                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132896885                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158180923                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133861348                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136553529                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301038                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18016534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           261830                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           393                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7610018                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    533450403                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.255982                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.742802                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          450902964     84.53%     84.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51290533      9.61%     94.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19712826      3.70%     97.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5222030      0.98%     98.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3862455      0.72%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             925331      0.17%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             856541      0.16%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             466251      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             211472      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      533450403                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.255570                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13778656                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1316499                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34762036                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11921719                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     95                       # number of misc regfile reads
system.cpu1.numCycles                       534309038                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2475658349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              389941440                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81676308                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14278107                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27079562                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8443512                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               102175                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            184013917                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144780843                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97493982                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67082759                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              24306521                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2013144                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47312170                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15817674                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       184013905                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21328                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               603                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29605074                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           603                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   666033717                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284028859                       # The number of ROB writes
system.cpu1.timesIdled                          20995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23268141                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21409437                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47986605                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             738502                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4359049                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26760122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      53465793                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       194168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        68891                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71912026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10140594                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143827519                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10209485                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23459668                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3918709                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22786829                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3298680                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3298676                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23459668                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     80224134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               80224134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1963331392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1963331392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26760252                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26760252    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26760252                       # Request fanout histogram
system.membus.respLayer1.occupancy       137517489897                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         75070520538                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       952697250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1195975740.126686                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       711500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2973969500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1499275977000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5716183500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    198259471                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       198259471                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    198259471                       # number of overall hits
system.cpu0.icache.overall_hits::total      198259471                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38814566                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38814566                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38814566                       # number of overall misses
system.cpu0.icache.overall_misses::total     38814566                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 731207834496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 731207834496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 731207834496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 731207834496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    237074037                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    237074037                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    237074037                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    237074037                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.163723                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.163723                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.163723                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.163723                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18838.490542                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18838.490542                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18838.490542                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18838.490542                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3389                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.483333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36898117                       # number of writebacks
system.cpu0.icache.writebacks::total         36898117                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1916416                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1916416                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1916416                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1916416                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36898150                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36898150                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36898150                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36898150                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 669499994997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 669499994997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 669499994997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 669499994997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.155640                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.155640                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.155640                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.155640                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 18144.540986                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18144.540986                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 18144.540986                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18144.540986                       # average overall mshr miss latency
system.cpu0.icache.replacements              36898117                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    198259471                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      198259471                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38814566                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38814566                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 731207834496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 731207834496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    237074037                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    237074037                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.163723                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.163723                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18838.490542                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18838.490542                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1916416                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1916416                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36898150                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36898150                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 669499994997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 669499994997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.155640                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.155640                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 18144.540986                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18144.540986                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999968                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          235157385                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36898117                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.373154                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999968                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        511046223                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       511046223                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499505923                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499505923                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499505923                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499505923                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     52418451                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      52418451                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     52418451                       # number of overall misses
system.cpu0.dcache.overall_misses::total     52418451                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2099786551192                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2099786551192                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2099786551192                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2099786551192                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    551924374                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    551924374                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    551924374                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    551924374                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.094974                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.094974                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.094974                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.094974                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40058.157216                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40058.157216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40058.157216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40058.157216                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16580658                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       977787                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           288987                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7557                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.375100                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   129.388249                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32382072                       # number of writebacks
system.cpu0.dcache.writebacks::total         32382072                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20947534                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20947534                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20947534                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20947534                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31470917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31470917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31470917                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31470917                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 706480962226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 706480962226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 706480962226                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 706480962226                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057020                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057020                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057020                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057020                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22448.693256                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22448.693256                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22448.693256                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22448.693256                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32382072                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    365102544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      365102544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35639903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35639903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1154280775500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1154280775500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    400742447                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    400742447                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.088935                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.088935                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32387.315294                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32387.315294                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8788444                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8788444                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26851459                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26851459                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 487404379000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 487404379000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18151.876924                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18151.876924                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134403379                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134403379                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16778548                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16778548                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 945505775692                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 945505775692                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181927                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181927                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.110982                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.110982                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56352.061912                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56352.061912                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12159090                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12159090                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4619458                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4619458                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 219076583226                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 219076583226                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47424.737540                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47424.737540                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2130                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2130                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1776                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1776                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     88537000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     88537000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.454685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.454685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49851.914414                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49851.914414                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       663500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       663500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002816                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002816                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60318.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60318.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3693                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3693                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          176                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       985500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       985500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045490                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045490                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5599.431818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5599.431818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          176                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       809500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       809500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045490                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045490                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4599.431818                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4599.431818                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188222                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188222                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912027                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912027                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92648333500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92648333500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100249                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100249                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434247                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434247                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101585.077525                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101585.077525                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912027                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912027                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91736306500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91736306500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434247                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434247                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100585.077525                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100585.077525                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999410                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533083104                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32382701                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.461972                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999410                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1140447529                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1140447529                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            33609422                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28724478                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25352                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              372918                       # number of demand (read+write) hits
system.l2.demand_hits::total                 62732170                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           33609422                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28724478                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25352                       # number of overall hits
system.l2.overall_hits::.cpu1.data             372918                       # number of overall hits
system.l2.overall_hits::total                62732170                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3288727                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3656310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5288                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2215519                       # number of demand (read+write) misses
system.l2.demand_misses::total                9165844                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3288727                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3656310                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5288                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2215519                       # number of overall misses
system.l2.overall_misses::total               9165844                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 254075363996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 404032179724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    515218495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 271898749767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     930521511982                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 254075363996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 404032179724                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    515218495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 271898749767                       # number of overall miss cycles
system.l2.overall_miss_latency::total    930521511982                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36898149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32380788                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30640                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2588437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71898014                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36898149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32380788                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30640                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2588437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71898014                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.089130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.112916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.172585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.855929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.089130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.112916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.172585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.855929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127484                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77256.447250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110502.714410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97431.636725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122724.630106                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101520.548679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77256.447250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110502.714410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97431.636725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122724.630106                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101520.548679                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2932835                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     77623                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.783067                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17581322                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3918709                       # number of writebacks
system.l2.writebacks::total                   3918709                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         355186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         185606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              540961                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        355186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        185606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             540961                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3288598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3301124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2029913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8624883                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3288598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3301124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2029913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18906631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27531514                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 221183453498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 342018033150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    461435995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 233738621639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 797401544282                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 221183453498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 342018033150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    461435995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 233738621639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1867954003508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2665355547790                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.089126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.101947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.171279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.784223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119960                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.089126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.101947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.171279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.784223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.382925                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67257.674394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103606.539212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87926.066120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115147.113024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92453.607114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67257.674394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103606.539212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87926.066120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115147.113024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98798.881911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96811.077945                       # average overall mshr miss latency
system.l2.replacements                       36112974                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7562015                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7562015                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7562015                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7562015                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64146851                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64146851                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64146851                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64146851                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18906631                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18906631                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1867954003508                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1867954003508                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98798.881911                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98798.881911                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 57                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.918367                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.850746                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4677.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3692.982456                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       911000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       229500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1140500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918367                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.850746                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20244.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20008.771930                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       117000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       117000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        11700                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        11700                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       195000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       195000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3402408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           138854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3541262                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2127387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1445394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3572781                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 230575303444                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 168177786282                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  398753089726                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5529795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1584248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7114043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.384714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.912353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.502215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108384.277728                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116354.285601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111608.601178                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       189678                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        91072                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           280750                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1937709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1354322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3292031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 194122620934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 145086256712                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 339208877646                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.350412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.854867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.462751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100181.513805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107128.331897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103039.393507                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      33609422                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           33634774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3288727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3294015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 254075363996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    515218495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 254590582491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36898149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36928789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.089130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.172585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.089199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77256.447250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97431.636725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77288.835203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           169                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3288598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5248                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3293846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 221183453498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    461435995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 221644889493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.089126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.171279                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.089195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67257.674394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87926.066120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67290.604811                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25322070                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       234064                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25556134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1528923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       770125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2299048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 173456876280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 103720963485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 277177839765                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26850993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1004189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27855182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.056941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.766912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113450.367533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 134680.686233                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120562.006433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       165508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        94534                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       260042                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1363415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       675591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2039006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 147895412216                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  88652364927                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 236547777143                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.050777                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.672773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108474.244611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 131221.944826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116011.319801                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          118                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               201                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          901                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          718                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1619                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15224392                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11278916                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     26503308                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1019                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          801                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1820                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.884200                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.896380                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.889560                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16897.216426                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15708.796657                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16370.171711                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          192                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          133                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          325                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          709                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          585                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1294                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14542916                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     12069937                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26612853                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.695780                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.730337                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.710989                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20511.870240                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20632.370940                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20566.346986                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999955                       # Cycle average of tags in use
system.l2.tags.total_refs                   161199445                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36113499                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.463689                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.412626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.157796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.147231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.445755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.821791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.443947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.049341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.142925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.356590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1184983947                       # Number of tag accesses
system.l2.tags.data_accesses               1184983947                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     210470208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     211634432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        335872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130107584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1159985920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1712534016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    210470208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       335872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     210806080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    250797376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       250797376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3288597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3306788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2032931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18124780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26758344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3918709                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3918709                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        139848043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        140621618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           223172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86450672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    770758779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1137902283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    139848043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       223172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140071215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166643643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166643643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166643643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       139848043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       140621618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          223172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86450672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    770758779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1304545926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3731335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3288597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3111749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2012050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18119401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005997757750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230040                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41657287                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3516535                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26758344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3918709                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26758344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3918709                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 221299                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                187374                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1345406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1357321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1353861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1352073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2285094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1910596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3032229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1372256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1364299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1353736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1378727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1342567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1429672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1346102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1725729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2587377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            231314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           242730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234770                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1236961132778                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               132685225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1734530726528                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46612.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65362.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 22121157                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1735016                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26758344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3918709                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5710530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2523491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1874180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1520013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1196199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1185814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1170899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1148765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1098197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1001561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1190679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3152391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1330884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 659506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 582216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 514434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 419325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 229624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  21461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 179459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 197371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 207054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 220134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 227442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 227482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 229963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 224843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 212490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  22374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  26166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  26673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  27147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  25130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  24917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  27090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6412169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.108709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.891592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.405877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2397546     37.39%     37.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1882005     29.35%     66.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       284042      4.43%     71.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       203441      3.17%     74.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       364790      5.69%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       231808      3.62%     83.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       270378      4.22%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        89914      1.40%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       688245     10.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6412169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.358303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.264899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    791.703131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       230035    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.220236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.206127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.709561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206792     89.89%     89.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3370      1.46%     91.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14474      6.29%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3935      1.71%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1026      0.45%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              308      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               93      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1698370880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14163136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238803392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1712534016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            250797376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1128.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1137.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1504992085500                       # Total gap between requests
system.mem_ctrls.avgGap                      49059.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    210470208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    199151936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       335872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    128771200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1159641664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238803392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 139848042.749987453222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132327557.064374476671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 223171.926615494158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85562704.829783722758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 770530036.259281873703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 158674176.695154935122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3288597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3306788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2032931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18124780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3918709                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  85996965995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 206558605166                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    240248010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 149209147657                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1292525759700                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 36558994138889                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26150.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62465.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45778.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73396.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71312.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9329346.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21929617500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11655856740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         89451412260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9765883980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     118802536320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     583013962980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      86957863200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       921577132980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        612.346800                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 220194270999                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50254880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1234543009501                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          23853312000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12678324615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        100023089040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9711517680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     118802536320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     630249372210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47180676480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       942498828345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.248331                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 115897017722                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50254880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1338840262778                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15091353530.487804                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   74151687226.809204                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       300000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 595128467500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   267501171000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1237490989500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22171691                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22171691                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22171691                       # number of overall hits
system.cpu1.icache.overall_hits::total       22171691                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39996                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39996                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39996                       # number of overall misses
system.cpu1.icache.overall_misses::total        39996                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1027851000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1027851000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1027851000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1027851000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22211687                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22211687                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22211687                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22211687                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001801                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001801                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001801                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001801                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25698.844884                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25698.844884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25698.844884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25698.844884                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          177                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    88.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30608                       # number of writebacks
system.cpu1.icache.writebacks::total            30608                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9356                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9356                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9356                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9356                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30640                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30640                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30640                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30640                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    842405500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    842405500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    842405500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    842405500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001379                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001379                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001379                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001379                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27493.652089                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27493.652089                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27493.652089                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27493.652089                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30608                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22171691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22171691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39996                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39996                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1027851000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1027851000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22211687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22211687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001801                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001801                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25698.844884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25698.844884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9356                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9356                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30640                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30640                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    842405500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    842405500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001379                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001379                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27493.652089                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27493.652089                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992600                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20288726                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30608                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           662.856965                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346794500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992600                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999769                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999769                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44454014                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44454014                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32650392                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32650392                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32650392                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32650392                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8798832                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8798832                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8798832                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8798832                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1018695769533                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1018695769533                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1018695769533                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1018695769533                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41449224                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41449224                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41449224                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41449224                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212280                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212280                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212280                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212280                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 115776.249567                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115776.249567                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 115776.249567                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115776.249567                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8999916                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       826221                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           126768                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7061                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.995172                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   117.011896                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2588970                       # number of writebacks
system.cpu1.dcache.writebacks::total          2588970                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6982536                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6982536                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6982536                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6982536                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1816296                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1816296                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1816296                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1816296                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 202900268997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202900268997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 202900268997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 202900268997                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043820                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043820                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043820                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043820                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111711.014613                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111711.014613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111711.014613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111711.014613                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2588970                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27470654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27470654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4960703                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4960703                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 554906839500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 554906839500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32431357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32431357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 111860.524506                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111860.524506                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3956272                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3956272                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1004431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1004431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 108522041500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 108522041500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030971                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030971                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108043.301630                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108043.301630                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5179738                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5179738                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3838129                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3838129                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 463788930033                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 463788930033                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017867                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017867                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 120837.243884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 120837.243884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3026264                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3026264                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       811865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       811865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  94378227497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  94378227497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090028                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090028                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 116248.671266                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 116248.671266                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          395                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          395                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          100                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3027500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3027500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.202020                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.202020                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        30275                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        30275                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2514000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2514000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 55866.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55866.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          102                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       405000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       405000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.230769                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.230769                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  3970.588235                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  3970.588235                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          102                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          102                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       304000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       304000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.230769                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230769                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  2980.392157                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2980.392157                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326291                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326291                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773704                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773704                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  79307948500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  79307948500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368431                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368431                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 102504.250333                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 102504.250333                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773704                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773704                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  78534244500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  78534244500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368431                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368431                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 101504.250333                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 101504.250333                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.716063                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36562389                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2589897                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.117314                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346806000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.716063                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.897377                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897377                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89690238                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89690238                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1504992160500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64784706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11480724                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64337752                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        32194265                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         32536597                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            619                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7114921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7114921                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36928790                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27855917                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1820                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1820                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110694415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97147073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        91888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7768376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215701752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4722960960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4144823296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3919872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    331354240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9203058368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        68651735                       # Total snoops (count)
system.tol2bus.snoopTraffic                 250901184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        140565963                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074515                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.264491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              130161503     92.60%     92.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10334664      7.35%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  69796      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          140565963                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143825993448                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48621472421                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55354410597                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3885068257                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45968982                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
