{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735116117156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735116117156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 16:41:57 2024 " "Processing started: Wed Dec 25 16:41:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735116117156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735116117156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris " "Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735116117156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735116117479 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 tetris.sv(454) " "Verilog HDL Expression warning at tetris.sv(454): truncated literal to match 2 bits" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 454 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1735116117525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris.sv 4 4 " "Found 4 design units, including 4 entities, in source file tetris.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris " "Found entity 1: tetris" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116117527 ""} { "Info" "ISGN_ENTITY_NAME" "2 Timer2 " "Found entity 2: Timer2" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116117527 ""} { "Info" "ISGN_ENTITY_NAME" "3 Timer25 " "Found entity 3: Timer25" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116117527 ""} { "Info" "ISGN_ENTITY_NAME" "4 TimerRefresh " "Found entity 4: TimerRefresh" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735116117527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735116117527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer2 tetris.sv(92) " "Verilog HDL Implicit Net warning at tetris.sv(92): created implicit net for \"timer2\"" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116117527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer25 tetris.sv(93) " "Verilog HDL Implicit Net warning at tetris.sv(93): created implicit net for \"timer25\"" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116117527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "refresh tetris.sv(94) " "Verilog HDL Implicit Net warning at tetris.sv(94): created implicit net for \"refresh\"" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735116117528 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a tetris.sv(456) " "Verilog HDL error at tetris.sv(456): object \"a\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 456 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b tetris.sv(456) " "Verilog HDL error at tetris.sv(456): object \"b\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 456 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c tetris.sv(456) " "Verilog HDL error at tetris.sv(456): object \"c\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 456 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "d tetris.sv(456) " "Verilog HDL error at tetris.sv(456): object \"d\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 456 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "e tetris.sv(456) " "Verilog HDL error at tetris.sv(456): object \"e\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 456 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "f tetris.sv(456) " "Verilog HDL error at tetris.sv(456): object \"f\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 456 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "g tetris.sv(456) " "Verilog HDL error at tetris.sv(456): object \"g\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 456 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a tetris.sv(457) " "Verilog HDL error at tetris.sv(457): object \"a\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 457 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b tetris.sv(457) " "Verilog HDL error at tetris.sv(457): object \"b\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 457 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c tetris.sv(457) " "Verilog HDL error at tetris.sv(457): object \"c\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 457 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "d tetris.sv(457) " "Verilog HDL error at tetris.sv(457): object \"d\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 457 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "e tetris.sv(457) " "Verilog HDL error at tetris.sv(457): object \"e\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 457 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "f tetris.sv(457) " "Verilog HDL error at tetris.sv(457): object \"f\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 457 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117533 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "g tetris.sv(457) " "Verilog HDL error at tetris.sv(457): object \"g\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 457 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117534 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a tetris.sv(458) " "Verilog HDL error at tetris.sv(458): object \"a\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 458 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117534 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b tetris.sv(458) " "Verilog HDL error at tetris.sv(458): object \"b\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 458 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117534 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "c tetris.sv(458) " "Verilog HDL error at tetris.sv(458): object \"c\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 458 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117534 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "d tetris.sv(458) " "Verilog HDL error at tetris.sv(458): object \"d\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 458 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117534 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "e tetris.sv(458) " "Verilog HDL error at tetris.sv(458): object \"e\" is not declared" {  } { { "tetris.sv" "" { Text "E:/logic2024/tetris/tetris.sv" 458 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1735116117534 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735116117621 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 25 16:41:57 2024 " "Processing ended: Wed Dec 25 16:41:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735116117621 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735116117621 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735116117621 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735116117621 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 4 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735116118217 ""}
