Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Clk_Div_wrapper_behav xil_defaultlib.Clk_Div_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clock_Divider
Compiling module xil_defaultlib.Clk_Div_Clock_Divider_0_0
Compiling module xil_defaultlib.Clk_Div_Clock_Divider_1_0
Compiling module xil_defaultlib.Clk_Div_Clock_Divider_1_1
Compiling module xil_defaultlib.Clk_Div_Clock_Divider_1_2
Compiling module xil_defaultlib.Clk_Div
Compiling module xil_defaultlib.Clk_Div_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Clk_Div_wrapper_behav
