{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765179733736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765179733740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 15:42:13 2025 " "Processing started: Mon Dec 08 15:42:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765179733740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179733740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRIS_PRJ_V1 -c IRIS_PRJ_V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRIS_PRJ_V1 -c IRIS_PRJ_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179733740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765179733956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765179733956 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "CPU.qsys " "Elaborating Platform Designer system entity \"CPU.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179741005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:24 Progress: Loading QSYS/CPU.qsys " "2025.12.08.15:42:24 Progress: Loading QSYS/CPU.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179744465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Reading input file " "2025.12.08.15:42:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Adding DAC_RST \[altera_avalon_pio 18.1\] " "2025.12.08.15:42:25 Progress: Adding DAC_RST \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Parameterizing module DAC_RST " "2025.12.08.15:42:25 Progress: Parameterizing module DAC_RST" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Adding I2C_SCL \[altera_avalon_pio 18.1\] " "2025.12.08.15:42:25 Progress: Adding I2C_SCL \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Parameterizing module I2C_SCL " "2025.12.08.15:42:25 Progress: Parameterizing module I2C_SCL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Adding I2C_SDA \[altera_avalon_pio 18.1\] " "2025.12.08.15:42:25 Progress: Adding I2C_SDA \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Parameterizing module I2C_SDA " "2025.12.08.15:42:25 Progress: Parameterizing module I2C_SDA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Adding MUX_IN \[altera_avalon_pio 18.1\] " "2025.12.08.15:42:25 Progress: Adding MUX_IN \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Parameterizing module MUX_IN " "2025.12.08.15:42:25 Progress: Parameterizing module MUX_IN" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:25 Progress: Adding VarSet \[VarSet_50reg_2018p1 1.0\] " "2025.12.08.15:42:25 Progress: Adding VarSet \[VarSet_50reg_2018p1 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179745295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module VarSet " "2025.12.08.15:42:26 Progress: Parameterizing module VarSet" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding VarSet_1 \[VarSet_60reg_2018p1 1.0\] " "2025.12.08.15:42:26 Progress: Adding VarSet_1 \[VarSet_60reg_2018p1 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module VarSet_1 " "2025.12.08.15:42:26 Progress: Parameterizing module VarSet_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding WDT \[altera_avalon_pio 18.1\] " "2025.12.08.15:42:26 Progress: Adding WDT \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module WDT " "2025.12.08.15:42:26 Progress: Parameterizing module WDT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding clk_CPU \[clock_source 18.1\] " "2025.12.08.15:42:26 Progress: Adding clk_CPU \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module clk_CPU " "2025.12.08.15:42:26 Progress: Parameterizing module clk_CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 18.1\] " "2025.12.08.15:42:26 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module epcs " "2025.12.08.15:42:26 Progress: Parameterizing module epcs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.12.08.15:42:26 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module jtag_uart " "2025.12.08.15:42:26 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding nios2 \[altera_nios2_gen2 18.1\] " "2025.12.08.15:42:26 Progress: Adding nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module nios2 " "2025.12.08.15:42:26 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2025.12.08.15:42:26 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module onchip_memory2_0 " "2025.12.08.15:42:26 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2025.12.08.15:42:26 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module sdram " "2025.12.08.15:42:26 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding spi_ADC \[altera_avalon_spi 18.1\] " "2025.12.08.15:42:26 Progress: Adding spi_ADC \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module spi_ADC " "2025.12.08.15:42:26 Progress: Parameterizing module spi_ADC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding spi_DAC \[altera_avalon_spi 18.1\] " "2025.12.08.15:42:26 Progress: Adding spi_DAC \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module spi_DAC " "2025.12.08.15:42:26 Progress: Parameterizing module spi_DAC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2025.12.08.15:42:26 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module sysid " "2025.12.08.15:42:26 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding trigger_in \[altera_avalon_pio 18.1\] " "2025.12.08.15:42:26 Progress: Adding trigger_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module trigger_in " "2025.12.08.15:42:26 Progress: Parameterizing module trigger_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2025.12.08.15:42:26 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module uart " "2025.12.08.15:42:26 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Adding uart_dbg \[altera_avalon_uart 18.1\] " "2025.12.08.15:42:26 Progress: Adding uart_dbg \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing module uart_dbg " "2025.12.08.15:42:26 Progress: Parameterizing module uart_dbg" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Building connections " "2025.12.08.15:42:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Parameterizing connections " "2025.12.08.15:42:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:26 Progress: Validating " "2025.12.08.15:42:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179746674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.08.15:42:27 Progress: Done reading input file " "2025.12.08.15:42:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179747577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "CPU.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179748560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU.epcs: Dedicated AS interface is not supported, signals are exported to top level design. " "CPU.epcs: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179748561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "CPU.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179748561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "CPU.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179748561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "CPU.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179748561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU.sysid: Time stamp will be automatically updated when this component is generated. " "CPU.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179748561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU.trigger_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "CPU.trigger_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179748561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Generating CPU \"CPU\" for QUARTUS_SYNTH " "CPU: Generating CPU \"CPU\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179749201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DAC_RST: Starting RTL generation for module 'CPU_DAC_RST' " "DAC_RST: Starting RTL generation for module 'CPU_DAC_RST'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DAC_RST:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_DAC_RST --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0002_DAC_RST_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0002_DAC_RST_gen//CPU_DAC_RST_component_configuration.pl  --do_build_sim=0  \] " "DAC_RST:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_DAC_RST --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0002_DAC_RST_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0002_DAC_RST_gen//CPU_DAC_RST_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DAC_RST: Done RTL generation for module 'CPU_DAC_RST' " "DAC_RST: Done RTL generation for module 'CPU_DAC_RST'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DAC_RST: \"CPU\" instantiated altera_avalon_pio \"DAC_RST\" " "DAC_RST: \"CPU\" instantiated altera_avalon_pio \"DAC_RST\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MUX_IN: Starting RTL generation for module 'CPU_MUX_IN' " "MUX_IN: Starting RTL generation for module 'CPU_MUX_IN'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MUX_IN:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_MUX_IN --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0003_MUX_IN_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0003_MUX_IN_gen//CPU_MUX_IN_component_configuration.pl  --do_build_sim=0  \] " "MUX_IN:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_MUX_IN --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0003_MUX_IN_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0003_MUX_IN_gen//CPU_MUX_IN_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MUX_IN: Done RTL generation for module 'CPU_MUX_IN' " "MUX_IN: Done RTL generation for module 'CPU_MUX_IN'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MUX_IN: \"CPU\" instantiated altera_avalon_pio \"MUX_IN\" " "MUX_IN: \"CPU\" instantiated altera_avalon_pio \"MUX_IN\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VarSet_1: \"CPU\" instantiated VarSet_60reg_2018p1 \"VarSet_1\" " "VarSet_1: \"CPU\" instantiated VarSet_60reg_2018p1 \"VarSet_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Starting RTL generation for module 'CPU_epcs' " "Epcs: Starting RTL generation for module 'CPU_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=CPU_epcs --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0005_epcs_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0005_epcs_gen//CPU_epcs_component_configuration.pl  --do_build_sim=0  \] " "Epcs:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=CPU_epcs --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0005_epcs_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0005_epcs_gen//CPU_epcs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179755999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Done RTL generation for module 'CPU_epcs' " "Epcs: Done RTL generation for module 'CPU_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179756223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: \"CPU\" instantiated altera_avalon_epcs_flash_controller \"epcs\" " "Epcs: \"CPU\" instantiated altera_avalon_epcs_flash_controller \"epcs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179756238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'CPU_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'CPU_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179756242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_jtag_uart --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0006_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0006_jtag_uart_gen//CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_jtag_uart --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0006_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0006_jtag_uart_gen//CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179756243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'CPU_jtag_uart' " "Jtag_uart: Done RTL generation for module 'CPU_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179756460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"CPU\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"CPU\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179756476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"CPU\" instantiated altera_nios2_gen2 \"nios2\" " "Nios2: \"CPU\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'CPU_sdram' " "Sdram: Starting RTL generation for module 'CPU_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPU_sdram --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0007_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0007_sdram_gen//CPU_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPU_sdram --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0007_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0007_sdram_gen//CPU_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'CPU_sdram' " "Sdram: Done RTL generation for module 'CPU_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"CPU\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"CPU\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_ADC: Starting RTL generation for module 'CPU_spi_ADC' " "Spi_ADC: Starting RTL generation for module 'CPU_spi_ADC'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_ADC:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=CPU_spi_ADC --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0008_spi_ADC_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0008_spi_ADC_gen//CPU_spi_ADC_component_configuration.pl  --do_build_sim=0  \] " "Spi_ADC:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=CPU_spi_ADC --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0008_spi_ADC_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0008_spi_ADC_gen//CPU_spi_ADC_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_ADC: Done RTL generation for module 'CPU_spi_ADC' " "Spi_ADC: Done RTL generation for module 'CPU_spi_ADC'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_ADC: \"CPU\" instantiated altera_avalon_spi \"spi_ADC\" " "Spi_ADC: \"CPU\" instantiated altera_avalon_spi \"spi_ADC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"CPU\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"CPU\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Trigger_in: Starting RTL generation for module 'CPU_trigger_in' " "Trigger_in: Starting RTL generation for module 'CPU_trigger_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Trigger_in:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_trigger_in --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0010_trigger_in_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0010_trigger_in_gen//CPU_trigger_in_component_configuration.pl  --do_build_sim=0  \] " "Trigger_in:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_trigger_in --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0010_trigger_in_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0010_trigger_in_gen//CPU_trigger_in_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179757849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Trigger_in: Done RTL generation for module 'CPU_trigger_in' " "Trigger_in: Done RTL generation for module 'CPU_trigger_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Trigger_in: \"CPU\" instantiated altera_avalon_pio \"trigger_in\" " "Trigger_in: \"CPU\" instantiated altera_avalon_pio \"trigger_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'CPU_uart' " "Uart: Starting RTL generation for module 'CPU_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=CPU_uart --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0011_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0011_uart_gen//CPU_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=CPU_uart --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0011_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0011_uart_gen//CPU_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'CPU_uart' " "Uart: Done RTL generation for module 'CPU_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"CPU\" instantiated altera_avalon_uart \"uart\" " "Uart: \"CPU\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_dbg: Starting RTL generation for module 'CPU_uart_dbg' " "Uart_dbg: Starting RTL generation for module 'CPU_uart_dbg'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_dbg:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=CPU_uart_dbg --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0012_uart_dbg_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0012_uart_dbg_gen//CPU_uart_dbg_component_configuration.pl  --do_build_sim=0  \] " "Uart_dbg:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=CPU_uart_dbg --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0012_uart_dbg_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0012_uart_dbg_gen//CPU_uart_dbg_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_dbg: Done RTL generation for module 'CPU_uart_dbg' " "Uart_dbg: Done RTL generation for module 'CPU_uart_dbg'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_dbg: \"CPU\" instantiated altera_avalon_uart \"uart_dbg\" " "Uart_dbg: \"CPU\" instantiated altera_avalon_uart \"uart_dbg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179758626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179769723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179770213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179770675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179771137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179771579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179772030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179772467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179772947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179773441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179773980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179774479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179774990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179775483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179775962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179783277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"CPU\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"CPU\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179783282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"CPU\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"CPU\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179783286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'CPU_nios2_cpu' " "Cpu: Starting RTL generation for module 'CPU_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179783300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_nios2_cpu --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0015_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0015_cpu_gen//CPU_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_nios2_cpu --dir=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0015_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Adam/AppData/Local/Temp/alt0430_1098844430579244063.dir/0015_cpu_gen//CPU_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179783300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:03 (*) Starting Nios II generation " "Cpu: # 2025.12.08 15:43:03 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:03 (*)   Checking for plaintext license. " "Cpu: # 2025.12.08 15:43:03 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:04 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.12.08 15:43:04 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.12.08 15:43:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:04 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.12.08 15:43:04 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:04 (*)   Plaintext license not found. " "Cpu: # 2025.12.08 15:43:04 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:04 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2025.12.08 15:43:04 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:04 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.12.08 15:43:04 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:04 (*)   Creating all objects for CPU " "Cpu: # 2025.12.08 15:43:04 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:04 (*)   Generating RTL from CPU objects " "Cpu: # 2025.12.08 15:43:04 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:04 (*)   Creating plain-text RTL " "Cpu: # 2025.12.08 15:43:04 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.08 15:43:05 (*) Done Nios II generation " "Cpu: # 2025.12.08 15:43:05 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'CPU_nios2_cpu' " "Cpu: Done RTL generation for module 'CPU_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/CPU/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179785622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179786553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179787456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179787461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179787464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Done \"CPU\" with 41 modules, 63 files " "CPU: Done \"CPU\" with 41 modules, 63 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179787465 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "CPU.qsys " "Finished elaborating Platform Designer system entity \"CPU.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179788434 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "IRIS1_TOP_V1 IRIS1_TOP_V1.sv(111) " "Verilog Module Declaration warning at IRIS1_TOP_V1.sv(111): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"IRIS1_TOP_V1\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 111 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179788555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/adamshiau_fpga/intel_ip/iris/top/iris1_top_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/adamshiau_fpga/intel_ip/iris/top/iris1_top_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IRIS1_TOP_V1 " "Found entity 1: IRIS1_TOP_V1" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "PLL0.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/PLL0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "db/ip/cpu/cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_dac_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_dac_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_DAC_RST " "Found entity 1: CPU_DAC_RST" {  } { { "db/ip/cpu/submodules/cpu_dac_rst.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_dac_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mux_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mux_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_MUX_IN " "Found entity 1: CPU_MUX_IN" {  } { { "db/ip/cpu/submodules/cpu_mux_in.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mux_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_epcs.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_epcs_sub " "Found entity 1: CPU_epcs_sub" {  } { { "db/ip/cpu/submodules/cpu_epcs.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788595 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_epcs " "Found entity 2: CPU_epcs" {  } { { "db/ip/cpu/submodules/cpu_epcs.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_irq_mapper " "Found entity 1: CPU_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_jtag_uart_sim_scfifo_w " "Found entity 1: CPU_jtag_uart_sim_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788614 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_jtag_uart_scfifo_w " "Found entity 2: CPU_jtag_uart_scfifo_w" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788614 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_jtag_uart_sim_scfifo_r " "Found entity 3: CPU_jtag_uart_sim_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788614 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_jtag_uart_scfifo_r " "Found entity 4: CPU_jtag_uart_scfifo_r" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788614 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_jtag_uart " "Found entity 5: CPU_jtag_uart" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0 " "Found entity 1: CPU_mm_interconnect_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_demux " "Found entity 1: CPU_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_mux " "Found entity 1: CPU_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_mux_003 " "Found entity 1: CPU_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788724 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router " "Found entity 2: CPU_mm_interconnect_0_router" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788739 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_001 " "Found entity 2: CPU_mm_interconnect_0_router_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788741 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_002 " "Found entity 2: CPU_mm_interconnect_0_router_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_005_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788743 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_005 " "Found entity 2: CPU_mm_interconnect_0_router_005" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179788746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_007_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788746 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_007 " "Found entity 2: CPU_mm_interconnect_0_router_007" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_demux " "Found entity 1: CPU_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_demux_003 " "Found entity 1: CPU_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_mux " "Found entity 1: CPU_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2 " "Found entity 1: CPU_nios2" {  } { { "db/ip/cpu/submodules/cpu_nios2.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_cpu_register_bank_a_module " "Found entity 1: CPU_nios2_cpu_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_nios2_cpu_register_bank_b_module " "Found entity 2: CPU_nios2_cpu_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_nios2_cpu_nios2_oci_debug " "Found entity 3: CPU_nios2_cpu_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_nios2_cpu_nios2_oci_break " "Found entity 4: CPU_nios2_cpu_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_nios2_cpu_nios2_oci_xbrk " "Found entity 5: CPU_nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU_nios2_cpu_nios2_oci_dbrk " "Found entity 6: CPU_nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU_nios2_cpu_nios2_oci_itrace " "Found entity 7: CPU_nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU_nios2_cpu_nios2_oci_td_mode " "Found entity 8: CPU_nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU_nios2_cpu_nios2_oci_dtrace " "Found entity 9: CPU_nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU_nios2_cpu_nios2_oci_fifo " "Found entity 13: CPU_nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU_nios2_cpu_nios2_oci_pib " "Found entity 14: CPU_nios2_cpu_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU_nios2_cpu_nios2_oci_im " "Found entity 15: CPU_nios2_cpu_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU_nios2_cpu_nios2_performance_monitors " "Found entity 16: CPU_nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU_nios2_cpu_nios2_avalon_reg " "Found entity 17: CPU_nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU_nios2_cpu_ociram_sp_ram_module " "Found entity 18: CPU_nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU_nios2_cpu_nios2_ocimem " "Found entity 19: CPU_nios2_cpu_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU_nios2_cpu_nios2_oci " "Found entity 20: CPU_nios2_cpu_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU_nios2_cpu " "Found entity 21: CPU_nios2_cpu" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_cpu_debug_slave_sysclk " "Found entity 1: CPU_nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_cpu_debug_slave_tck " "Found entity 1: CPU_nios2_cpu_debug_slave_tck" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_tck.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_cpu_debug_slave_wrapper " "Found entity 1: CPU_nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_cpu_test_bench " "Found entity 1: CPU_nios2_cpu_test_bench" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu_test_bench.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_sdram_input_efifo_module " "Found entity 1: CPU_sdram_input_efifo_module" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788866 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_sdram " "Found entity 2: CPU_sdram" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_spi_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_spi_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_spi_ADC " "Found entity 1: CPU_spi_ADC" {  } { { "db/ip/cpu/submodules/cpu_spi_adc.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_spi_adc.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_sysid " "Found entity 1: CPU_sysid" {  } { { "db/ip/cpu/submodules/cpu_sysid.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_trigger_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_trigger_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_trigger_in " "Found entity 1: CPU_trigger_in" {  } { { "db/ip/cpu/submodules/cpu_trigger_in.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_trigger_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_uart_tx " "Found entity 1: CPU_uart_tx" {  } { { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788913 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_uart_rx_stimulus_source " "Found entity 2: CPU_uart_rx_stimulus_source" {  } { { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788913 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_uart_rx " "Found entity 3: CPU_uart_rx" {  } { { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788913 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_uart_regs " "Found entity 4: CPU_uart_regs" {  } { { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788913 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_uart " "Found entity 5: CPU_uart" {  } { { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_uart_dbg.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/cpu_uart_dbg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_uart_dbg_tx " "Found entity 1: CPU_uart_dbg_tx" {  } { { "db/ip/cpu/submodules/cpu_uart_dbg.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788927 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_uart_dbg_rx_stimulus_source " "Found entity 2: CPU_uart_dbg_rx_stimulus_source" {  } { { "db/ip/cpu/submodules/cpu_uart_dbg.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788927 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_uart_dbg_rx " "Found entity 3: CPU_uart_dbg_rx" {  } { { "db/ip/cpu/submodules/cpu_uart_dbg.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788927 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_uart_dbg_regs " "Found entity 4: CPU_uart_dbg_regs" {  } { { "db/ip/cpu/submodules/cpu_uart_dbg.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788927 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_uart_dbg " "Found entity 5: CPU_uart_dbg" {  } { { "db/ip/cpu/submodules/cpu_uart_dbg.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/gyrovarset_60.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/gyrovarset_60.v" { { "Info" "ISGN_ENTITY_NAME" "1 GyroVarSet_60 " "Found entity 1: GyroVarSet_60" {  } { { "db/ip/cpu/submodules/gyrovarset_60.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/gyrovarset_60.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/cpu/submodules/altera_default_burst_converter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/cpu/submodules/altera_incr_burst_converter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/cpu/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788984 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179788998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179788998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789019 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789019 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789019 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789019 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179789039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/cpu/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765179789150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/cpu/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789151 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_epcs.v(402) " "Verilog HDL or VHDL warning at cpu_epcs.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_epcs.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765179789154 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(318) " "Verilog HDL or VHDL warning at cpu_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765179789168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(328) " "Verilog HDL or VHDL warning at cpu_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765179789168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(338) " "Verilog HDL or VHDL warning at cpu_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765179789168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_sdram.v(682) " "Verilog HDL or VHDL warning at cpu_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765179789169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_spi_adc.v(402) " "Verilog HDL or VHDL warning at cpu_spi_adc.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/cpu/submodules/cpu_spi_adc.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_spi_adc.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765179789169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRIS1_TOP_V1 " "Elaborating entity \"IRIS1_TOP_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765179789318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IRIS1_TOP_V1.sv(305) " "Verilog HDL assignment warning at IRIS1_TOP_V1.sv(305): truncated value with size 32 to match size of target (1)" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789321 "|IRIS1_TOP_V1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDT_EN IRIS1_TOP_V1.sv(136) " "Output port \"WDT_EN\" at IRIS1_TOP_V1.sv(136) has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179789325 "|IRIS1_TOP_V1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDI IRIS1_TOP_V1.sv(137) " "Output port \"WDI\" at IRIS1_TOP_V1.sv(137) has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179789326 "|IRIS1_TOP_V1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXT_SYNC_OUT IRIS1_TOP_V1.sv(144) " "Output port \"EXT_SYNC_OUT\" at IRIS1_TOP_V1.sv(144) has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179789326 "|IRIS1_TOP_V1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MOSI_XLM550 IRIS1_TOP_V1.sv(149) " "Output port \"MOSI_XLM550\" at IRIS1_TOP_V1.sv(149) has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179789326 "|IRIS1_TOP_V1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK_XLM550 IRIS1_TOP_V1.sv(150) " "Output port \"SCLK_XLM550\" at IRIS1_TOP_V1.sv(150) has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179789326 "|IRIS1_TOP_V1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCL_XLM550 IRIS1_TOP_V1.sv(153) " "Output port \"SCL_XLM550\" at IRIS1_TOP_V1.sv(153) has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179789326 "|IRIS1_TOP_V1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA_XLM550 IRIS1_TOP_V1.sv(154) " "Output port \"SDA_XLM550\" at IRIS1_TOP_V1.sv(154) has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179789326 "|IRIS1_TOP_V1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GNSS_TX IRIS1_TOP_V1.sv(178) " "Output port \"GNSS_TX\" at IRIS1_TOP_V1.sv(178) has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179789326 "|IRIS1_TOP_V1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_SENSOR IRIS1_TOP_V1.sv(182) " "Output port \"LED_SENSOR\" at IRIS1_TOP_V1.sv(182) has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179789326 "|IRIS1_TOP_V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:PLL0_inst " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:PLL0_inst\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "PLL0_inst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:PLL0_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:PLL0_inst\|altpll:altpll_component\"" {  } { { "PLL0.v" "altpll_component" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/PLL0.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:PLL0_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:PLL0_inst\|altpll:altpll_component\"" {  } { { "PLL0.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/PLL0.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:PLL0_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL0:PLL0_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1250 " "Parameter \"clk2_phase_shift\" = \"-1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179789449 ""}  } { { "PLL0.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/PLL0.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179789449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179789492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/common/my_sync_gen.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/common/my_sync_gen.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_sync_gen " "Found entity 1: my_sync_gen" {  } { { "my_sync_gen.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Common/my_sync_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sync_gen my_sync_gen:sync_gen_inst " "Elaborating entity \"my_sync_gen\" for hierarchy \"my_sync_gen:sync_gen_inst\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "sync_gen_inst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/common/my_timer.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/common/my_timer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_timer " "Found entity 1: my_timer" {  } { { "my_timer.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Common/my_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_timer my_timer:timer_inst " "Elaborating entity \"my_timer\" for hierarchy \"my_timer:timer_inst\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "timer_inst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789537 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/my_fog_v1.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/my_fog_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_fog_v1 " "Found entity 1: my_fog_v1" {  } { { "my_fog_v1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fog_v1 my_fog_v1:my_fog_ch1_inst " "Elaborating entity \"my_fog_v1\" for hierarchy \"my_fog_v1:my_fog_ch1_inst\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "my_fog_ch1_inst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 my_fog_v1.sv(75) " "Verilog HDL assignment warning at my_fog_v1.sv(75): truncated value with size 30 to match size of target (14)" {  } { { "my_fog_v1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v1.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789565 "|IRIS1_TOP_V1|my_fog_v1:my_fog_ch1_inst"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "myfir_filter.sv(80) " "Verilog HDL information at myfir_filter.sv(80): always construct contains both blocking and non-blocking assignments" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765179789589 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/filter/myfir_filter.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/filter/myfir_filter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 myfir_filter " "Found entity 1: myfir_filter" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfir_filter my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst " "Elaborating entity \"myfir_filter\" for hierarchy \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\"" {  } { { "my_fog_v1.sv" "ADC_fir_inst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v1.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/my_modulation_gen_v1.v 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/my_modulation_gen_v1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_modulation_gen_v1 " "Found entity 1: my_modulation_gen_v1" {  } { { "my_modulation_gen_v1.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_modulation_gen_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_modulation_gen_v1 my_fog_v1:my_fog_ch1_inst\|my_modulation_gen_v1:inst_my_modulation_gen " "Elaborating entity \"my_modulation_gen_v1\" for hierarchy \"my_fog_v1:my_fog_ch1_inst\|my_modulation_gen_v1:inst_my_modulation_gen\"" {  } { { "my_fog_v1.sv" "inst_my_modulation_gen" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v1.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/my_err_signal_gen_v2.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/my_err_signal_gen_v2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_err_signal_gen_v2 " "Found entity 1: my_err_signal_gen_v2" {  } { { "my_err_signal_gen_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_err_signal_gen_v2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_err_signal_gen_v2 my_fog_v1:my_fog_ch1_inst\|my_err_signal_gen_v2:u_my_err_signal_gen " "Elaborating entity \"my_err_signal_gen_v2\" for hierarchy \"my_fog_v1:my_fog_ch1_inst\|my_err_signal_gen_v2:u_my_err_signal_gen\"" {  } { { "my_fog_v1.sv" "u_my_err_signal_gen" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v1.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789725 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/filter/myfir_filter_gate.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/filter/myfir_filter_gate.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 myfir_filter_gate " "Found entity 1: myfir_filter_gate" {  } { { "myfir_filter_gate.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfir_filter_gate my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst " "Elaborating entity \"myfir_filter_gate\" for hierarchy \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\"" {  } { { "my_fog_v1.sv" "fir_gate_inst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v1.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/feedback_step_gen_v5.v 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/feedback_step_gen_v5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 feedback_step_gen_v5 " "Found entity 1: feedback_step_gen_v5" {  } { { "feedback_step_gen_v5.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/feedback_step_gen_v5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feedback_step_gen_v5 my_fog_v1:my_fog_ch1_inst\|feedback_step_gen_v5:fb_step_gen_inst " "Elaborating entity \"feedback_step_gen_v5\" for hierarchy \"my_fog_v1:my_fog_ch1_inst\|feedback_step_gen_v5:fb_step_gen_inst\"" {  } { { "my_fog_v1.sv" "fb_step_gen_inst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v1.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_gain_sel2 feedback_step_gen_v5.v(25) " "Verilog HDL or VHDL warning at feedback_step_gen_v5.v(25): object \"reg_gain_sel2\" assigned a value but never read" {  } { { "feedback_step_gen_v5.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/feedback_step_gen_v5.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789813 "|IRIS1_TOP_V1|my_fog_v1:my_fog_ch1_inst|feedback_step_gen_v5:fb_step_gen_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_trig feedback_step_gen_v5.v(26) " "Verilog HDL or VHDL warning at feedback_step_gen_v5.v(26): object \"reg_trig\" assigned a value but never read" {  } { { "feedback_step_gen_v5.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/feedback_step_gen_v5.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789813 "|IRIS1_TOP_V1|my_fog_v1:my_fog_ch1_inst|feedback_step_gen_v5:fb_step_gen_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/filter/mymv_filter_gate_v1.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/filter/mymv_filter_gate_v1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 myMV_filter_gate_v1 " "Found entity 1: myMV_filter_gate_v1" {  } { { "mymv_filter_gate_v1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/mymv_filter_gate_v1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMV_filter_gate_v1 my_fog_v1:my_fog_ch1_inst\|myMV_filter_gate_v1:u_myMV_filter " "Elaborating entity \"myMV_filter_gate_v1\" for hierarchy \"my_fog_v1:my_fog_ch1_inst\|myMV_filter_gate_v1:u_myMV_filter\"" {  } { { "my_fog_v1.sv" "u_myMV_filter" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v1.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mymv_filter_gate_v1.sv(33) " "Verilog HDL assignment warning at mymv_filter_gate_v1.sv(33): truncated value with size 32 to match size of target (6)" {  } { { "mymv_filter_gate_v1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/mymv_filter_gate_v1.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789847 "|IRIS1_TOP_V1|my_fog_v1:my_fog_ch1_inst|myMV_filter_gate_v1:u_myMV_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mymv_filter_gate_v1.sv(66) " "Verilog HDL assignment warning at mymv_filter_gate_v1.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "mymv_filter_gate_v1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/mymv_filter_gate_v1.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789848 "|IRIS1_TOP_V1|my_fog_v1:my_fog_ch1_inst|myMV_filter_gate_v1:u_myMV_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mymv_filter_gate_v1.sv(73) " "Verilog HDL assignment warning at mymv_filter_gate_v1.sv(73): truncated value with size 32 to match size of target (9)" {  } { { "mymv_filter_gate_v1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/mymv_filter_gate_v1.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789848 "|IRIS1_TOP_V1|my_fog_v1:my_fog_ch1_inst|myMV_filter_gate_v1:u_myMV_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 mymv_filter_gate_v1.sv(74) " "Verilog HDL assignment warning at mymv_filter_gate_v1.sv(74): truncated value with size 48 to match size of target (32)" {  } { { "mymv_filter_gate_v1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/mymv_filter_gate_v1.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789848 "|IRIS1_TOP_V1|my_fog_v1:my_fog_ch1_inst|myMV_filter_gate_v1:u_myMV_filter"}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/phase_ramp_gen_v2.v 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/phase_ramp_gen_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 phase_ramp_gen_v2 " "Found entity 1: phase_ramp_gen_v2" {  } { { "phase_ramp_gen_v2.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/phase_ramp_gen_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_ramp_gen_v2 my_fog_v1:my_fog_ch1_inst\|phase_ramp_gen_v2:phase_ramp_gen_inst " "Elaborating entity \"phase_ramp_gen_v2\" for hierarchy \"my_fog_v1:my_fog_ch1_inst\|phase_ramp_gen_v2:phase_ramp_gen_inst\"" {  } { { "my_fog_v1.sv" "phase_ramp_gen_inst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v1.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_gain_sel2 phase_ramp_gen_v2.v(30) " "Verilog HDL or VHDL warning at phase_ramp_gen_v2.v(30): object \"reg_gain_sel2\" assigned a value but never read" {  } { { "phase_ramp_gen_v2.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/phase_ramp_gen_v2.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789883 "|IRIS1_TOP_V1|my_fog_v1:my_fog_ch1_inst|phase_ramp_gen_v2:phase_ramp_gen_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "phase_ramp_gen_v2.v(67) " "Verilog HDL Case Statement warning at phase_ramp_gen_v2.v(67): can't check case statement for completeness because the case expression has too many possible states" {  } { { "phase_ramp_gen_v2.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/phase_ramp_gen_v2.v" 67 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1765179789884 "|IRIS1_TOP_V1|my_fog_v1:my_fog_ch1_inst|phase_ramp_gen_v2:phase_ramp_gen_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/my_fog_v2.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/fog/my_fog_v2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_fog_v2 " "Found entity 1: my_fog_v2" {  } { { "my_fog_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/my_fog_v2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fog_v2 my_fog_v2:my_fog_ch3_inst " "Elaborating entity \"my_fog_v2\" for hierarchy \"my_fog_v2:my_fog_ch3_inst\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "my_fog_ch3_inst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789937 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/adc/i2c_controller_pullup_ads122c04_se_v2.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/adc/i2c_controller_pullup_ads122c04_se_v2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller_pullup_ADS122C04_SE_V2 " "Found entity 1: i2c_controller_pullup_ADS122C04_SE_V2" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179789988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179789988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller_pullup_ADS122C04_SE_V2 i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp " "Elaborating entity \"i2c_controller_pullup_ADS122C04_SE_V2\" for hierarchy \"i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "inst_i2c_ADS122C04_temp" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179789995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_rd_data_4 i2c_controller_pullup_ads122c04_se_v2.sv(95) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(95): object \"reg_rd_data_4\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789997 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_rd_data_5 i2c_controller_pullup_ads122c04_se_v2.sv(96) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(96): object \"reg_rd_data_5\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789997 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_rd_data_6 i2c_controller_pullup_ads122c04_se_v2.sv(97) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(97): object \"reg_rd_data_6\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789997 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_rd_data_7 i2c_controller_pullup_ads122c04_se_v2.sv(98) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(98): object \"reg_rd_data_7\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789997 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_rd_data_8 i2c_controller_pullup_ads122c04_se_v2.sv(99) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(99): object \"reg_rd_data_8\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789997 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_rd_data_9 i2c_controller_pullup_ads122c04_se_v2.sv(100) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(100): object \"reg_rd_data_9\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789997 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_rd_data_10 i2c_controller_pullup_ads122c04_se_v2.sv(101) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(101): object \"reg_rd_data_10\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789997 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_rd_data_11 i2c_controller_pullup_ads122c04_se_v2.sv(102) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(102): object \"reg_rd_data_11\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789997 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_scl_enable2 i2c_controller_pullup_ads122c04_se_v2.sv(110) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(110): object \"i2c_scl_enable2\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789998 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw i2c_controller_pullup_ads122c04_se_v2.sv(116) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(116): object \"rw\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789998 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_drdy i2c_controller_pullup_ads122c04_se_v2.sv(117) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(117): object \"r_drdy\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789998 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_sync i2c_controller_pullup_ads122c04_se_v2.sv(260) " "Verilog HDL or VHDL warning at i2c_controller_pullup_ads122c04_se_v2.sv(260): object \"r_sync\" assigned a value but never read" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179789998 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller_pullup_ads122c04_se_v2.sv(139) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(139): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789998 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller_pullup_ads122c04_se_v2.sv(151) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(151): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789999 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_ads122c04_se_v2.sv(159) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(159): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789999 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_ads122c04_se_v2.sv(164) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(164): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789999 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_ads122c04_se_v2.sv(165) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(165): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789999 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_ads122c04_se_v2.sv(166) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(166): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789999 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_ads122c04_se_v2.sv(167) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(167): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789999 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_ads122c04_se_v2.sv(168) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(168): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789999 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_controller_pullup_ads122c04_se_v2.sv(174) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(174): truncated value with size 32 to match size of target (9)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179789999 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_controller_pullup_ads122c04_se_v2.sv(175) " "Verilog HDL or VHDL warning at the i2c_controller_pullup_ads122c04_se_v2.sv(175): index expression is not wide enough to address all of the elements in the array" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 175 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1765179789999 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_ads122c04_se_v2.sv(201) " "Verilog HDL Case Statement information at i2c_controller_pullup_ads122c04_se_v2.sv(201): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790000 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(389) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(389): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790001 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_ads122c04_se_v2.sv(416) " "Verilog HDL Case Statement information at i2c_controller_pullup_ads122c04_se_v2.sv(416): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 416 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790001 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(440) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(440): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790001 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 i2c_controller_pullup_ads122c04_se_v2.sv(500) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(500): truncated value with size 36 to match size of target (32)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790002 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 i2c_controller_pullup_ads122c04_se_v2.sv(504) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(504): truncated value with size 36 to match size of target (32)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790002 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 i2c_controller_pullup_ads122c04_se_v2.sv(508) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(508): truncated value with size 36 to match size of target (32)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790002 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 i2c_controller_pullup_ads122c04_se_v2.sv(512) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(512): truncated value with size 36 to match size of target (32)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790002 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_ads122c04_se_v2.sv(488) " "Verilog HDL Case Statement information at i2c_controller_pullup_ads122c04_se_v2.sv(488): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 488 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790003 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(539) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(539): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790004 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(546) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(546): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790004 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_ads122c04_se_v2.sv(550) " "Verilog HDL Case Statement information at i2c_controller_pullup_ads122c04_se_v2.sv(550): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 550 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790004 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(565) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(565): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790004 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(575) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(575): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790004 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(587) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(587): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790005 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(597) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(597): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790005 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(607) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(607): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790005 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(617) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(617): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790005 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(627) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(627): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790005 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(637) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(637): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790005 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(647) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(647): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790006 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_ads122c04_se_v2.sv(658) " "Verilog HDL assignment warning at i2c_controller_pullup_ads122c04_se_v2.sv(658): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790006 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_done i2c_controller_pullup_ads122c04_se_v2.sv(310) " "Verilog HDL Always Construct warning at i2c_controller_pullup_ads122c04_se_v2.sv(310): inferring latch(es) for variable \"write_done\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 310 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765179790009 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_ads122c04_se_v2.sv(688) " "Verilog HDL Case Statement information at i2c_controller_pullup_ads122c04_se_v2.sv(688): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 688 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790010 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_status\[31..17\] i2c_controller_pullup_ads122c04_se_v2.sv(19) " "Output port \"o_status\[31..17\]\" at i2c_controller_pullup_ads122c04_se_v2.sv(19) has no driver" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179790014 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_done i2c_controller_pullup_ads122c04_se_v2.sv(310) " "Inferred latch for \"write_done\" at i2c_controller_pullup_ads122c04_se_v2.sv(310)" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179790021 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_controller_pullup_adxl357.sv(269) " "Verilog HDL information at i2c_controller_pullup_adxl357.sv(269): always construct contains both blocking and non-blocking assignments" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 269 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765179790103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/accl/i2c_controller_pullup_adxl357.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/accl/i2c_controller_pullup_adxl357.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller_pullup_ADXL357 " "Found entity 1: i2c_controller_pullup_ADXL357" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179790105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179790105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller_pullup_ADXL357 i2c_controller_pullup_ADXL357:inst_i2c_adxl357 " "Elaborating entity \"i2c_controller_pullup_ADXL357\" for hierarchy \"i2c_controller_pullup_ADXL357:inst_i2c_adxl357\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "inst_i2c_adxl357" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_scl_enable2 i2c_controller_pullup_adxl357.sv(101) " "Verilog HDL or VHDL warning at i2c_controller_pullup_adxl357.sv(101): object \"i2c_scl_enable2\" assigned a value but never read" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179790113 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_drdy i2c_controller_pullup_adxl357.sv(108) " "Verilog HDL or VHDL warning at i2c_controller_pullup_adxl357.sv(108): object \"r_drdy\" assigned a value but never read" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179790114 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller_pullup_adxl357.sv(129) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(129): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790114 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller_pullup_adxl357.sv(139) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(139): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790114 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_adxl357.sv(147) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(147): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790115 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_adxl357.sv(152) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(152): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790115 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_adxl357.sv(153) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(153): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790115 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_adxl357.sv(154) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(154): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790115 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_adxl357.sv(155) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(155): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790115 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_adxl357.sv(156) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790115 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_controller_pullup_adxl357.sv(162) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(162): truncated value with size 32 to match size of target (9)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790115 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_controller_pullup_adxl357.sv(163) " "Verilog HDL or VHDL warning at the i2c_controller_pullup_adxl357.sv(163): index expression is not wide enough to address all of the elements in the array" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 163 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1765179790115 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_adxl357.sv(181) " "Verilog HDL Case Statement information at i2c_controller_pullup_adxl357.sv(181): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 181 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790115 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_adxl357.sv(195) " "Verilog HDL Case Statement information at i2c_controller_pullup_adxl357.sv(195): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790116 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(334) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(334): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790116 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(388) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(388): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790117 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(465) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(465): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790118 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(483) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(483): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790118 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(502) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(502): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790118 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(532) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(532): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790119 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(544) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(544): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790119 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(556) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(556): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790119 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(568) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(568): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790119 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(580) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(580): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790119 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(592) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(592): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790119 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(604) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(604): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790120 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(616) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(616): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790120 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_adxl357.sv(629) " "Verilog HDL assignment warning at i2c_controller_pullup_adxl357.sv(629): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790120 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_done i2c_controller_pullup_adxl357.sv(269) " "Verilog HDL Always Construct warning at i2c_controller_pullup_adxl357.sv(269): inferring latch(es) for variable \"write_done\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765179790122 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_adxl357.sv(651) " "Verilog HDL Case Statement information at i2c_controller_pullup_adxl357.sv(651): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 651 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790123 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_status\[31..17\] i2c_controller_pullup_adxl357.sv(17) " "Output port \"o_status\[31..17\]\" at i2c_controller_pullup_adxl357.sv(17) has no driver" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179790127 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_done i2c_controller_pullup_adxl357.sv(269) " "Inferred latch for \"write_done\" at i2c_controller_pullup_adxl357.sv(269)" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 269 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179790135 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357"}
{ "Warning" "WSGN_SEARCH_FILE" "/github/adamshiau_fpga/intel_ip/iris/hw_ip/memory/i2c_controller_pullup_eeprom_v2.sv 1 1 " "Using design file /github/adamshiau_fpga/intel_ip/iris/hw_ip/memory/i2c_controller_pullup_eeprom_v2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller_pullup_eeprom_V2 " "Found entity 1: i2c_controller_pullup_eeprom_V2" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179790229 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765179790229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller_pullup_eeprom_V2 i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom " "Elaborating entity \"i2c_controller_pullup_eeprom_V2\" for hierarchy \"i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "inst_i2c_eeprom" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_scl_enable2 i2c_controller_pullup_eeprom_v2.sv(120) " "Verilog HDL or VHDL warning at i2c_controller_pullup_eeprom_v2.sv(120): object \"i2c_scl_enable2\" assigned a value but never read" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179790234 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller_pullup_eeprom_v2.sv(134) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(134): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790235 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_eeprom_v2.sv(142) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(142): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790235 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_eeprom_v2.sv(147) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(147): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790235 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_eeprom_v2.sv(148) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(148): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790235 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_eeprom_v2.sv(149) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(149): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790235 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_eeprom_v2.sv(150) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(150): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790235 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_controller_pullup_eeprom_v2.sv(151) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(151): truncated value with size 32 to match size of target (3)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790236 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_controller_pullup_eeprom_v2.sv(157) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(157): truncated value with size 32 to match size of target (9)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790236 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_controller_pullup_eeprom_v2.sv(158) " "Verilog HDL or VHDL warning at the i2c_controller_pullup_eeprom_v2.sv(158): index expression is not wide enough to address all of the elements in the array" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 158 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1765179790236 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_eeprom_v2.sv(166) " "Verilog HDL Case Statement information at i2c_controller_pullup_eeprom_v2.sv(166): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790236 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_eeprom_v2.sv(205) " "Verilog HDL Case Statement information at i2c_controller_pullup_eeprom_v2.sv(205): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 205 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790236 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(290) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(290): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790237 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(325) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(325): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790237 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(340) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(340): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790237 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(370) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(370): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790238 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(385) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(385): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790238 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(400) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(400): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790238 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(415) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(415): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790238 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(457) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(457): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790239 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(475) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(475): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790239 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(486) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(486): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790239 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_controller_pullup_eeprom_v2.sv(497) " "Verilog HDL assignment warning at i2c_controller_pullup_eeprom_v2.sv(497): truncated value with size 32 to match size of target (8)" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765179790239 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_controller_pullup_eeprom_v2.sv(518) " "Verilog HDL Case Statement information at i2c_controller_pullup_eeprom_v2.sv(518): all case item expressions in this case statement are onehot" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 518 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765179790242 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_status\[31..12\] i2c_controller_pullup_eeprom_v2.sv(21) " "Output port \"o_status\[31..12\]\" at i2c_controller_pullup_eeprom_v2.sv(21) has no driver" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179790244 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_status\[0\] i2c_controller_pullup_eeprom_v2.sv(21) " "Output port \"o_status\[0\]\" at i2c_controller_pullup_eeprom_v2.sv(21) has no driver" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765179790244 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:u0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:u0\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "u0" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DAC_RST CPU:u0\|CPU_DAC_RST:dac_rst " "Elaborating entity \"CPU_DAC_RST\" for hierarchy \"CPU:u0\|CPU_DAC_RST:dac_rst\"" {  } { { "db/ip/cpu/cpu.v" "dac_rst" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_MUX_IN CPU:u0\|CPU_MUX_IN:mux_in " "Elaborating entity \"CPU_MUX_IN\" for hierarchy \"CPU:u0\|CPU_MUX_IN:mux_in\"" {  } { { "db/ip/cpu/cpu.v" "mux_in" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GyroVarSet_60 CPU:u0\|GyroVarSet_60:varset_1 " "Elaborating entity \"GyroVarSet_60\" for hierarchy \"CPU:u0\|GyroVarSet_60:varset_1\"" {  } { { "db/ip/cpu/cpu.v" "varset_1" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_epcs CPU:u0\|CPU_epcs:epcs " "Elaborating entity \"CPU_epcs\" for hierarchy \"CPU:u0\|CPU_epcs:epcs\"" {  } { { "db/ip/cpu/cpu.v" "epcs" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_epcs_sub CPU:u0\|CPU_epcs:epcs\|CPU_epcs_sub:the_CPU_epcs_sub " "Elaborating entity \"CPU_epcs_sub\" for hierarchy \"CPU:u0\|CPU_epcs:epcs\|CPU_epcs_sub:the_CPU_epcs_sub\"" {  } { { "db/ip/cpu/submodules/cpu_epcs.v" "the_CPU_epcs_sub" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:u0\|CPU_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:u0\|CPU_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/cpu/submodules/cpu_epcs.v" "the_boot_copier_rom" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:u0\|CPU_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"CPU:u0\|CPU_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/cpu/submodules/cpu_epcs.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:u0\|CPU_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"CPU:u0\|CPU_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179790777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_epcs_boot_rom.hex " "Parameter \"init_file\" = \"CPU_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179790777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179790777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179790777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179790777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179790777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179790777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179790777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179790777 ""}  } { { "db/ip/cpu/submodules/cpu_epcs.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179790777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tu31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tu31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tu31 " "Found entity 1: altsyncram_tu31" {  } { { "db/altsyncram_tu31.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/altsyncram_tu31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179790824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179790824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tu31 CPU:u0\|CPU_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_tu31:auto_generated " "Elaborating entity \"altsyncram_tu31\" for hierarchy \"CPU:u0\|CPU_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_tu31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_uart CPU:u0\|CPU_jtag_uart:jtag_uart " "Elaborating entity \"CPU_jtag_uart\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\"" {  } { { "db/ip/cpu/cpu.v" "jtag_uart" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_uart_scfifo_w CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w " "Elaborating entity \"CPU_jtag_uart_scfifo_w\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "the_CPU_jtag_uart_scfifo_w" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179790946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "wfifo" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791124 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179791124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179791165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179791165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179791184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179791184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179791202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179791202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179791246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179791246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179791300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179791300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179791349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179791349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_w:the_CPU_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jtag_uart_scfifo_r CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r " "Elaborating entity \"CPU_jtag_uart_scfifo_r\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|CPU_jtag_uart_scfifo_r:the_CPU_jtag_uart_scfifo_r\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "the_CPU_jtag_uart_scfifo_r" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "CPU_jtag_uart_alt_jtag_atlantic" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179791617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179791617 ""}  } { { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179791617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU:u0\|CPU_jtag_uart:jtag_uart\|alt_jtag_atlantic:CPU_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2 CPU:u0\|CPU_nios2:nios2 " "Elaborating entity \"CPU_nios2\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\"" {  } { { "db/ip/cpu/cpu.v" "nios2" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu " "Elaborating entity \"CPU_nios2_cpu\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\"" {  } { { "db/ip/cpu/submodules/cpu_nios2.v" "cpu" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_test_bench CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_test_bench:the_CPU_nios2_cpu_test_bench " "Elaborating entity \"CPU_nios2_cpu_test_bench\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_test_bench:the_CPU_nios2_cpu_test_bench\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_test_bench" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_register_bank_a_module CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a " "Elaborating entity \"CPU_nios2_cpu_register_bank_a_module\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "CPU_nios2_cpu_register_bank_a" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_altsyncram" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792308 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179792308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179792353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179792353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_a_module:CPU_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_register_bank_b_module CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b " "Elaborating entity \"CPU_nios2_cpu_register_bank_b_module\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_register_bank_b_module:CPU_nios2_cpu_register_bank_b\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "CPU_nios2_cpu_register_bank_b" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci " "Elaborating entity \"CPU_nios2_cpu_nios2_oci\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_debug CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_debug\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_debug" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792449 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179792449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_break CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_break\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_break:the_CPU_nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_break" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_xbrk CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_xbrk:the_CPU_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_xbrk:the_CPU_nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_xbrk" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_dbrk CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_dbrk:the_CPU_nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_dbrk" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_itrace CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_itrace:the_CPU_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_itrace\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_itrace:the_CPU_nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_itrace" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_dtrace CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_dtrace:the_CPU_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_dtrace:the_CPU_nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_dtrace" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_td_mode CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_dtrace:the_CPU_nios2_cpu_nios2_oci_dtrace\|CPU_nios2_cpu_nios2_oci_td_mode:CPU_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_dtrace:the_CPU_nios2_cpu_nios2_oci_dtrace\|CPU_nios2_cpu_nios2_oci_td_mode:CPU_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "CPU_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_fifo CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_fifo\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_fifo" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo\|CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo\|CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo\|CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo\|CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_fifo_cnt_inc CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo\|CPU_nios2_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_fifo:the_CPU_nios2_cpu_nios2_oci_fifo\|CPU_nios2_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_pib CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_pib:the_CPU_nios2_cpu_nios2_oci_pib " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_pib\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_pib:the_CPU_nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_pib" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_oci_im CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_im:the_CPU_nios2_cpu_nios2_oci_im " "Elaborating entity \"CPU_nios2_cpu_nios2_oci_im\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_im:the_CPU_nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_oci_im" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_avalon_reg CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"CPU_nios2_cpu_nios2_avalon_reg\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_avalon_reg:the_CPU_nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_avalon_reg" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_nios2_ocimem CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem " "Elaborating entity \"CPU_nios2_cpu_nios2_ocimem\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_nios2_ocimem" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_ociram_sp_ram_module CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram " "Elaborating entity \"CPU_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "CPU_nios2_cpu_ociram_sp_ram" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_altsyncram" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792620 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179792620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179792664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179792664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_ocimem:the_CPU_nios2_cpu_nios2_ocimem\|CPU_nios2_cpu_ociram_sp_ram_module:CPU_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_debug_slave_wrapper CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"CPU_nios2_cpu_debug_slave_wrapper\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "the_CPU_nios2_cpu_debug_slave_wrapper" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_debug_slave_tck CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck " "Elaborating entity \"CPU_nios2_cpu_debug_slave_tck\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|CPU_nios2_cpu_debug_slave_tck:the_CPU_nios2_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" "the_CPU_nios2_cpu_debug_slave_tck" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_cpu_debug_slave_sysclk CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"CPU_nios2_cpu_debug_slave_sysclk\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|CPU_nios2_cpu_debug_slave_sysclk:the_CPU_nios2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" "the_CPU_nios2_cpu_debug_slave_sysclk" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" "CPU_nios2_cpu_debug_slave_phy" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179792762 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179792762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792765 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_debug_slave_wrapper:the_CPU_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_sdram CPU:u0\|CPU_sdram:sdram " "Elaborating entity \"CPU_sdram\" for hierarchy \"CPU:u0\|CPU_sdram:sdram\"" {  } { { "db/ip/cpu/cpu.v" "sdram" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_sdram_input_efifo_module CPU:u0\|CPU_sdram:sdram\|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module " "Elaborating entity \"CPU_sdram_input_efifo_module\" for hierarchy \"CPU:u0\|CPU_sdram:sdram\|CPU_sdram_input_efifo_module:the_CPU_sdram_input_efifo_module\"" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "the_CPU_sdram_input_efifo_module" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_spi_ADC CPU:u0\|CPU_spi_ADC:spi_adc " "Elaborating entity \"CPU_spi_ADC\" for hierarchy \"CPU:u0\|CPU_spi_ADC:spi_adc\"" {  } { { "db/ip/cpu/cpu.v" "spi_adc" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_sysid CPU:u0\|CPU_sysid:sysid " "Elaborating entity \"CPU_sysid\" for hierarchy \"CPU:u0\|CPU_sysid:sysid\"" {  } { { "db/ip/cpu/cpu.v" "sysid" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_trigger_in CPU:u0\|CPU_trigger_in:trigger_in " "Elaborating entity \"CPU_trigger_in\" for hierarchy \"CPU:u0\|CPU_trigger_in:trigger_in\"" {  } { { "db/ip/cpu/cpu.v" "trigger_in" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart CPU:u0\|CPU_uart:uart " "Elaborating entity \"CPU_uart\" for hierarchy \"CPU:u0\|CPU_uart:uart\"" {  } { { "db/ip/cpu/cpu.v" "uart" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart_tx CPU:u0\|CPU_uart:uart\|CPU_uart_tx:the_CPU_uart_tx " "Elaborating entity \"CPU_uart_tx\" for hierarchy \"CPU:u0\|CPU_uart:uart\|CPU_uart_tx:the_CPU_uart_tx\"" {  } { { "db/ip/cpu/submodules/cpu_uart.v" "the_CPU_uart_tx" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart_rx CPU:u0\|CPU_uart:uart\|CPU_uart_rx:the_CPU_uart_rx " "Elaborating entity \"CPU_uart_rx\" for hierarchy \"CPU:u0\|CPU_uart:uart\|CPU_uart_rx:the_CPU_uart_rx\"" {  } { { "db/ip/cpu/submodules/cpu_uart.v" "the_CPU_uart_rx" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart_rx_stimulus_source CPU:u0\|CPU_uart:uart\|CPU_uart_rx:the_CPU_uart_rx\|CPU_uart_rx_stimulus_source:the_CPU_uart_rx_stimulus_source " "Elaborating entity \"CPU_uart_rx_stimulus_source\" for hierarchy \"CPU:u0\|CPU_uart:uart\|CPU_uart_rx:the_CPU_uart_rx\|CPU_uart_rx_stimulus_source:the_CPU_uart_rx_stimulus_source\"" {  } { { "db/ip/cpu/submodules/cpu_uart.v" "the_CPU_uart_rx_stimulus_source" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart_regs CPU:u0\|CPU_uart:uart\|CPU_uart_regs:the_CPU_uart_regs " "Elaborating entity \"CPU_uart_regs\" for hierarchy \"CPU:u0\|CPU_uart:uart\|CPU_uart_regs:the_CPU_uart_regs\"" {  } { { "db/ip/cpu/submodules/cpu_uart.v" "the_CPU_uart_regs" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart_dbg CPU:u0\|CPU_uart_dbg:uart_dbg " "Elaborating entity \"CPU_uart_dbg\" for hierarchy \"CPU:u0\|CPU_uart_dbg:uart_dbg\"" {  } { { "db/ip/cpu/cpu.v" "uart_dbg" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart_dbg_tx CPU:u0\|CPU_uart_dbg:uart_dbg\|CPU_uart_dbg_tx:the_CPU_uart_dbg_tx " "Elaborating entity \"CPU_uart_dbg_tx\" for hierarchy \"CPU:u0\|CPU_uart_dbg:uart_dbg\|CPU_uart_dbg_tx:the_CPU_uart_dbg_tx\"" {  } { { "db/ip/cpu/submodules/cpu_uart_dbg.v" "the_CPU_uart_dbg_tx" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart_dbg_rx CPU:u0\|CPU_uart_dbg:uart_dbg\|CPU_uart_dbg_rx:the_CPU_uart_dbg_rx " "Elaborating entity \"CPU_uart_dbg_rx\" for hierarchy \"CPU:u0\|CPU_uart_dbg:uart_dbg\|CPU_uart_dbg_rx:the_CPU_uart_dbg_rx\"" {  } { { "db/ip/cpu/submodules/cpu_uart_dbg.v" "the_CPU_uart_dbg_rx" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179792990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart_dbg_rx_stimulus_source CPU:u0\|CPU_uart_dbg:uart_dbg\|CPU_uart_dbg_rx:the_CPU_uart_dbg_rx\|CPU_uart_dbg_rx_stimulus_source:the_CPU_uart_dbg_rx_stimulus_source " "Elaborating entity \"CPU_uart_dbg_rx_stimulus_source\" for hierarchy \"CPU:u0\|CPU_uart_dbg:uart_dbg\|CPU_uart_dbg_rx:the_CPU_uart_dbg_rx\|CPU_uart_dbg_rx_stimulus_source:the_CPU_uart_dbg_rx_stimulus_source\"" {  } { { "db/ip/cpu/submodules/cpu_uart_dbg.v" "the_CPU_uart_dbg_rx_stimulus_source" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_uart_dbg_regs CPU:u0\|CPU_uart_dbg:uart_dbg\|CPU_uart_dbg_regs:the_CPU_uart_dbg_regs " "Elaborating entity \"CPU_uart_dbg_regs\" for hierarchy \"CPU:u0\|CPU_uart_dbg:uart_dbg\|CPU_uart_dbg_regs:the_CPU_uart_dbg_regs\"" {  } { { "db/ip/cpu/submodules/cpu_uart_dbg.v" "the_CPU_uart_dbg_regs" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU_mm_interconnect_0\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu/cpu.v" "mm_interconnect_0" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:varset_1_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:varset_1_avalon_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "varset_1_avalon_slave_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "epcs_epcs_control_port_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trigger_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trigger_in_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "trigger_in_s1_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "uart_s1_translator" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router " "Elaborating entity \"CPU_mm_interconnect_0_router\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_default_decode CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_001 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"CPU_mm_interconnect_0_router_001\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_001" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_001_default_decode CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001\|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_001_default_decode\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_001:router_001\|CPU_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU_mm_interconnect_0_router_002\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002_default_decode CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_005 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"CPU_mm_interconnect_0_router_005\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_005" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_005_default_decode CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_005:router_005\|CPU_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_005_default_decode\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_005:router_005\|CPU_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_007 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"CPU_mm_interconnect_0_router_007\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_007" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_007_default_decode CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_007:router_007\|CPU_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_007_default_decode\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_007:router_007\|CPU_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_demux CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_demux_001 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"CPU_mm_interconnect_0_cmd_demux_001\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_mux CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_mux_003 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"CPU_mm_interconnect_0_cmd_mux_003\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179793991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_demux CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_demux_003 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"CPU_mm_interconnect_0_rsp_demux_003\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 4749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_mux CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_mux_001 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"CPU_mm_interconnect_0_rsp_mux_001\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179794146 "|IRIS1_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179794147 "|IRIS1_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/cpu/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765179794147 "|IRIS1_TOP_V1|CPU:u0|CPU_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter_005 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 5361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|CPU_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_irq_mapper CPU:u0\|CPU_irq_mapper:irq_mapper " "Elaborating entity \"CPU_irq_mapper\" for hierarchy \"CPU:u0\|CPU_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu/cpu.v" "irq_mapper" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu/cpu.v" "rst_controller" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/cpu/cpu.v" "rst_controller_001" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/cpu.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179794295 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[31\] " "Net \"var_i2c_EEPROM_rdata_1\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[30\] " "Net \"var_i2c_EEPROM_rdata_1\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[29\] " "Net \"var_i2c_EEPROM_rdata_1\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[28\] " "Net \"var_i2c_EEPROM_rdata_1\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[27\] " "Net \"var_i2c_EEPROM_rdata_1\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[26\] " "Net \"var_i2c_EEPROM_rdata_1\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[25\] " "Net \"var_i2c_EEPROM_rdata_1\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[24\] " "Net \"var_i2c_EEPROM_rdata_1\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[23\] " "Net \"var_i2c_EEPROM_rdata_1\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[22\] " "Net \"var_i2c_EEPROM_rdata_1\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[21\] " "Net \"var_i2c_EEPROM_rdata_1\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[20\] " "Net \"var_i2c_EEPROM_rdata_1\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[19\] " "Net \"var_i2c_EEPROM_rdata_1\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[18\] " "Net \"var_i2c_EEPROM_rdata_1\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[17\] " "Net \"var_i2c_EEPROM_rdata_1\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[16\] " "Net \"var_i2c_EEPROM_rdata_1\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[15\] " "Net \"var_i2c_EEPROM_rdata_1\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[14\] " "Net \"var_i2c_EEPROM_rdata_1\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[13\] " "Net \"var_i2c_EEPROM_rdata_1\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[12\] " "Net \"var_i2c_EEPROM_rdata_1\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[11\] " "Net \"var_i2c_EEPROM_rdata_1\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[10\] " "Net \"var_i2c_EEPROM_rdata_1\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[9\] " "Net \"var_i2c_EEPROM_rdata_1\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[8\] " "Net \"var_i2c_EEPROM_rdata_1\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[31\] " "Net \"var_i2c_EEPROM_rdata_2\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[30\] " "Net \"var_i2c_EEPROM_rdata_2\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[29\] " "Net \"var_i2c_EEPROM_rdata_2\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[28\] " "Net \"var_i2c_EEPROM_rdata_2\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[27\] " "Net \"var_i2c_EEPROM_rdata_2\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[26\] " "Net \"var_i2c_EEPROM_rdata_2\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[25\] " "Net \"var_i2c_EEPROM_rdata_2\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[24\] " "Net \"var_i2c_EEPROM_rdata_2\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[23\] " "Net \"var_i2c_EEPROM_rdata_2\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[22\] " "Net \"var_i2c_EEPROM_rdata_2\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[21\] " "Net \"var_i2c_EEPROM_rdata_2\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[20\] " "Net \"var_i2c_EEPROM_rdata_2\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[19\] " "Net \"var_i2c_EEPROM_rdata_2\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[18\] " "Net \"var_i2c_EEPROM_rdata_2\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[17\] " "Net \"var_i2c_EEPROM_rdata_2\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[16\] " "Net \"var_i2c_EEPROM_rdata_2\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[15\] " "Net \"var_i2c_EEPROM_rdata_2\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[14\] " "Net \"var_i2c_EEPROM_rdata_2\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[13\] " "Net \"var_i2c_EEPROM_rdata_2\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[12\] " "Net \"var_i2c_EEPROM_rdata_2\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[11\] " "Net \"var_i2c_EEPROM_rdata_2\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[10\] " "Net \"var_i2c_EEPROM_rdata_2\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[9\] " "Net \"var_i2c_EEPROM_rdata_2\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[8\] " "Net \"var_i2c_EEPROM_rdata_2\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[31\] " "Net \"var_i2c_EEPROM_rdata_3\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[30\] " "Net \"var_i2c_EEPROM_rdata_3\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[29\] " "Net \"var_i2c_EEPROM_rdata_3\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[28\] " "Net \"var_i2c_EEPROM_rdata_3\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[27\] " "Net \"var_i2c_EEPROM_rdata_3\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[26\] " "Net \"var_i2c_EEPROM_rdata_3\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[25\] " "Net \"var_i2c_EEPROM_rdata_3\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[24\] " "Net \"var_i2c_EEPROM_rdata_3\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[23\] " "Net \"var_i2c_EEPROM_rdata_3\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[22\] " "Net \"var_i2c_EEPROM_rdata_3\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[21\] " "Net \"var_i2c_EEPROM_rdata_3\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[20\] " "Net \"var_i2c_EEPROM_rdata_3\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[19\] " "Net \"var_i2c_EEPROM_rdata_3\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[18\] " "Net \"var_i2c_EEPROM_rdata_3\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[17\] " "Net \"var_i2c_EEPROM_rdata_3\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[16\] " "Net \"var_i2c_EEPROM_rdata_3\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[15\] " "Net \"var_i2c_EEPROM_rdata_3\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[14\] " "Net \"var_i2c_EEPROM_rdata_3\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[13\] " "Net \"var_i2c_EEPROM_rdata_3\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[12\] " "Net \"var_i2c_EEPROM_rdata_3\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[11\] " "Net \"var_i2c_EEPROM_rdata_3\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[10\] " "Net \"var_i2c_EEPROM_rdata_3\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[9\] " "Net \"var_i2c_EEPROM_rdata_3\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[8\] " "Net \"var_i2c_EEPROM_rdata_3\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[31\] " "Net \"var_i2c_EEPROM_rdata_4\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[30\] " "Net \"var_i2c_EEPROM_rdata_4\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[29\] " "Net \"var_i2c_EEPROM_rdata_4\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[28\] " "Net \"var_i2c_EEPROM_rdata_4\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[27\] " "Net \"var_i2c_EEPROM_rdata_4\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[26\] " "Net \"var_i2c_EEPROM_rdata_4\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[25\] " "Net \"var_i2c_EEPROM_rdata_4\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[24\] " "Net \"var_i2c_EEPROM_rdata_4\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[23\] " "Net \"var_i2c_EEPROM_rdata_4\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[22\] " "Net \"var_i2c_EEPROM_rdata_4\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[21\] " "Net \"var_i2c_EEPROM_rdata_4\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[20\] " "Net \"var_i2c_EEPROM_rdata_4\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[19\] " "Net \"var_i2c_EEPROM_rdata_4\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[18\] " "Net \"var_i2c_EEPROM_rdata_4\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[17\] " "Net \"var_i2c_EEPROM_rdata_4\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[16\] " "Net \"var_i2c_EEPROM_rdata_4\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[15\] " "Net \"var_i2c_EEPROM_rdata_4\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[14\] " "Net \"var_i2c_EEPROM_rdata_4\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[13\] " "Net \"var_i2c_EEPROM_rdata_4\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[12\] " "Net \"var_i2c_EEPROM_rdata_4\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[11\] " "Net \"var_i2c_EEPROM_rdata_4\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[10\] " "Net \"var_i2c_EEPROM_rdata_4\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[9\] " "Net \"var_i2c_EEPROM_rdata_4\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[8\] " "Net \"var_i2c_EEPROM_rdata_4\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795985 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765179795985 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[31\] " "Net \"var_i2c_EEPROM_rdata_1\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[30\] " "Net \"var_i2c_EEPROM_rdata_1\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[29\] " "Net \"var_i2c_EEPROM_rdata_1\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[28\] " "Net \"var_i2c_EEPROM_rdata_1\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[27\] " "Net \"var_i2c_EEPROM_rdata_1\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[26\] " "Net \"var_i2c_EEPROM_rdata_1\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[25\] " "Net \"var_i2c_EEPROM_rdata_1\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[24\] " "Net \"var_i2c_EEPROM_rdata_1\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[23\] " "Net \"var_i2c_EEPROM_rdata_1\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[22\] " "Net \"var_i2c_EEPROM_rdata_1\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[21\] " "Net \"var_i2c_EEPROM_rdata_1\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[20\] " "Net \"var_i2c_EEPROM_rdata_1\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[19\] " "Net \"var_i2c_EEPROM_rdata_1\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[18\] " "Net \"var_i2c_EEPROM_rdata_1\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[17\] " "Net \"var_i2c_EEPROM_rdata_1\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[16\] " "Net \"var_i2c_EEPROM_rdata_1\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[15\] " "Net \"var_i2c_EEPROM_rdata_1\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[14\] " "Net \"var_i2c_EEPROM_rdata_1\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[13\] " "Net \"var_i2c_EEPROM_rdata_1\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[12\] " "Net \"var_i2c_EEPROM_rdata_1\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[11\] " "Net \"var_i2c_EEPROM_rdata_1\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[10\] " "Net \"var_i2c_EEPROM_rdata_1\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[9\] " "Net \"var_i2c_EEPROM_rdata_1\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[8\] " "Net \"var_i2c_EEPROM_rdata_1\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[31\] " "Net \"var_i2c_EEPROM_rdata_2\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[30\] " "Net \"var_i2c_EEPROM_rdata_2\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[29\] " "Net \"var_i2c_EEPROM_rdata_2\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[28\] " "Net \"var_i2c_EEPROM_rdata_2\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[27\] " "Net \"var_i2c_EEPROM_rdata_2\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[26\] " "Net \"var_i2c_EEPROM_rdata_2\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[25\] " "Net \"var_i2c_EEPROM_rdata_2\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[24\] " "Net \"var_i2c_EEPROM_rdata_2\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[23\] " "Net \"var_i2c_EEPROM_rdata_2\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[22\] " "Net \"var_i2c_EEPROM_rdata_2\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[21\] " "Net \"var_i2c_EEPROM_rdata_2\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[20\] " "Net \"var_i2c_EEPROM_rdata_2\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[19\] " "Net \"var_i2c_EEPROM_rdata_2\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[18\] " "Net \"var_i2c_EEPROM_rdata_2\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[17\] " "Net \"var_i2c_EEPROM_rdata_2\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[16\] " "Net \"var_i2c_EEPROM_rdata_2\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[15\] " "Net \"var_i2c_EEPROM_rdata_2\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[14\] " "Net \"var_i2c_EEPROM_rdata_2\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[13\] " "Net \"var_i2c_EEPROM_rdata_2\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[12\] " "Net \"var_i2c_EEPROM_rdata_2\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[11\] " "Net \"var_i2c_EEPROM_rdata_2\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[10\] " "Net \"var_i2c_EEPROM_rdata_2\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[9\] " "Net \"var_i2c_EEPROM_rdata_2\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[8\] " "Net \"var_i2c_EEPROM_rdata_2\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[31\] " "Net \"var_i2c_EEPROM_rdata_3\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[30\] " "Net \"var_i2c_EEPROM_rdata_3\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[29\] " "Net \"var_i2c_EEPROM_rdata_3\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[28\] " "Net \"var_i2c_EEPROM_rdata_3\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[27\] " "Net \"var_i2c_EEPROM_rdata_3\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[26\] " "Net \"var_i2c_EEPROM_rdata_3\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[25\] " "Net \"var_i2c_EEPROM_rdata_3\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[24\] " "Net \"var_i2c_EEPROM_rdata_3\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[23\] " "Net \"var_i2c_EEPROM_rdata_3\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[22\] " "Net \"var_i2c_EEPROM_rdata_3\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[21\] " "Net \"var_i2c_EEPROM_rdata_3\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[20\] " "Net \"var_i2c_EEPROM_rdata_3\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[19\] " "Net \"var_i2c_EEPROM_rdata_3\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[18\] " "Net \"var_i2c_EEPROM_rdata_3\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[17\] " "Net \"var_i2c_EEPROM_rdata_3\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[16\] " "Net \"var_i2c_EEPROM_rdata_3\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[15\] " "Net \"var_i2c_EEPROM_rdata_3\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[14\] " "Net \"var_i2c_EEPROM_rdata_3\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[13\] " "Net \"var_i2c_EEPROM_rdata_3\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[12\] " "Net \"var_i2c_EEPROM_rdata_3\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[11\] " "Net \"var_i2c_EEPROM_rdata_3\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[10\] " "Net \"var_i2c_EEPROM_rdata_3\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[9\] " "Net \"var_i2c_EEPROM_rdata_3\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[8\] " "Net \"var_i2c_EEPROM_rdata_3\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[31\] " "Net \"var_i2c_EEPROM_rdata_4\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[30\] " "Net \"var_i2c_EEPROM_rdata_4\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[29\] " "Net \"var_i2c_EEPROM_rdata_4\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[28\] " "Net \"var_i2c_EEPROM_rdata_4\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[27\] " "Net \"var_i2c_EEPROM_rdata_4\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[26\] " "Net \"var_i2c_EEPROM_rdata_4\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[25\] " "Net \"var_i2c_EEPROM_rdata_4\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[24\] " "Net \"var_i2c_EEPROM_rdata_4\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[23\] " "Net \"var_i2c_EEPROM_rdata_4\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[22\] " "Net \"var_i2c_EEPROM_rdata_4\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[21\] " "Net \"var_i2c_EEPROM_rdata_4\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[20\] " "Net \"var_i2c_EEPROM_rdata_4\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[19\] " "Net \"var_i2c_EEPROM_rdata_4\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[18\] " "Net \"var_i2c_EEPROM_rdata_4\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[17\] " "Net \"var_i2c_EEPROM_rdata_4\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[16\] " "Net \"var_i2c_EEPROM_rdata_4\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[15\] " "Net \"var_i2c_EEPROM_rdata_4\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[14\] " "Net \"var_i2c_EEPROM_rdata_4\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[13\] " "Net \"var_i2c_EEPROM_rdata_4\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[12\] " "Net \"var_i2c_EEPROM_rdata_4\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[11\] " "Net \"var_i2c_EEPROM_rdata_4\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[10\] " "Net \"var_i2c_EEPROM_rdata_4\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[9\] " "Net \"var_i2c_EEPROM_rdata_4\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[8\] " "Net \"var_i2c_EEPROM_rdata_4\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765179795991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[31\] " "Net \"var_i2c_EEPROM_rdata_1\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[30\] " "Net \"var_i2c_EEPROM_rdata_1\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[29\] " "Net \"var_i2c_EEPROM_rdata_1\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[28\] " "Net \"var_i2c_EEPROM_rdata_1\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[27\] " "Net \"var_i2c_EEPROM_rdata_1\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[26\] " "Net \"var_i2c_EEPROM_rdata_1\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[25\] " "Net \"var_i2c_EEPROM_rdata_1\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[24\] " "Net \"var_i2c_EEPROM_rdata_1\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[23\] " "Net \"var_i2c_EEPROM_rdata_1\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[22\] " "Net \"var_i2c_EEPROM_rdata_1\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[21\] " "Net \"var_i2c_EEPROM_rdata_1\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[20\] " "Net \"var_i2c_EEPROM_rdata_1\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[19\] " "Net \"var_i2c_EEPROM_rdata_1\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[18\] " "Net \"var_i2c_EEPROM_rdata_1\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[17\] " "Net \"var_i2c_EEPROM_rdata_1\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[16\] " "Net \"var_i2c_EEPROM_rdata_1\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[15\] " "Net \"var_i2c_EEPROM_rdata_1\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[14\] " "Net \"var_i2c_EEPROM_rdata_1\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[13\] " "Net \"var_i2c_EEPROM_rdata_1\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[12\] " "Net \"var_i2c_EEPROM_rdata_1\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[11\] " "Net \"var_i2c_EEPROM_rdata_1\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[10\] " "Net \"var_i2c_EEPROM_rdata_1\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[9\] " "Net \"var_i2c_EEPROM_rdata_1\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[8\] " "Net \"var_i2c_EEPROM_rdata_1\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[31\] " "Net \"var_i2c_EEPROM_rdata_2\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[30\] " "Net \"var_i2c_EEPROM_rdata_2\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[29\] " "Net \"var_i2c_EEPROM_rdata_2\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[28\] " "Net \"var_i2c_EEPROM_rdata_2\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[27\] " "Net \"var_i2c_EEPROM_rdata_2\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[26\] " "Net \"var_i2c_EEPROM_rdata_2\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[25\] " "Net \"var_i2c_EEPROM_rdata_2\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[24\] " "Net \"var_i2c_EEPROM_rdata_2\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[23\] " "Net \"var_i2c_EEPROM_rdata_2\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[22\] " "Net \"var_i2c_EEPROM_rdata_2\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[21\] " "Net \"var_i2c_EEPROM_rdata_2\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[20\] " "Net \"var_i2c_EEPROM_rdata_2\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[19\] " "Net \"var_i2c_EEPROM_rdata_2\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[18\] " "Net \"var_i2c_EEPROM_rdata_2\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[17\] " "Net \"var_i2c_EEPROM_rdata_2\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[16\] " "Net \"var_i2c_EEPROM_rdata_2\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[15\] " "Net \"var_i2c_EEPROM_rdata_2\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[14\] " "Net \"var_i2c_EEPROM_rdata_2\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[13\] " "Net \"var_i2c_EEPROM_rdata_2\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[12\] " "Net \"var_i2c_EEPROM_rdata_2\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[11\] " "Net \"var_i2c_EEPROM_rdata_2\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[10\] " "Net \"var_i2c_EEPROM_rdata_2\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[9\] " "Net \"var_i2c_EEPROM_rdata_2\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[8\] " "Net \"var_i2c_EEPROM_rdata_2\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[31\] " "Net \"var_i2c_EEPROM_rdata_3\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[30\] " "Net \"var_i2c_EEPROM_rdata_3\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[29\] " "Net \"var_i2c_EEPROM_rdata_3\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[28\] " "Net \"var_i2c_EEPROM_rdata_3\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[27\] " "Net \"var_i2c_EEPROM_rdata_3\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[26\] " "Net \"var_i2c_EEPROM_rdata_3\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[25\] " "Net \"var_i2c_EEPROM_rdata_3\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[24\] " "Net \"var_i2c_EEPROM_rdata_3\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[23\] " "Net \"var_i2c_EEPROM_rdata_3\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[22\] " "Net \"var_i2c_EEPROM_rdata_3\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[21\] " "Net \"var_i2c_EEPROM_rdata_3\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[20\] " "Net \"var_i2c_EEPROM_rdata_3\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[19\] " "Net \"var_i2c_EEPROM_rdata_3\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[18\] " "Net \"var_i2c_EEPROM_rdata_3\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[17\] " "Net \"var_i2c_EEPROM_rdata_3\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[16\] " "Net \"var_i2c_EEPROM_rdata_3\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[15\] " "Net \"var_i2c_EEPROM_rdata_3\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[14\] " "Net \"var_i2c_EEPROM_rdata_3\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[13\] " "Net \"var_i2c_EEPROM_rdata_3\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[12\] " "Net \"var_i2c_EEPROM_rdata_3\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[11\] " "Net \"var_i2c_EEPROM_rdata_3\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[10\] " "Net \"var_i2c_EEPROM_rdata_3\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[9\] " "Net \"var_i2c_EEPROM_rdata_3\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[8\] " "Net \"var_i2c_EEPROM_rdata_3\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[31\] " "Net \"var_i2c_EEPROM_rdata_4\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[30\] " "Net \"var_i2c_EEPROM_rdata_4\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[29\] " "Net \"var_i2c_EEPROM_rdata_4\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[28\] " "Net \"var_i2c_EEPROM_rdata_4\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[27\] " "Net \"var_i2c_EEPROM_rdata_4\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[26\] " "Net \"var_i2c_EEPROM_rdata_4\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[25\] " "Net \"var_i2c_EEPROM_rdata_4\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[24\] " "Net \"var_i2c_EEPROM_rdata_4\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[23\] " "Net \"var_i2c_EEPROM_rdata_4\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[22\] " "Net \"var_i2c_EEPROM_rdata_4\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[21\] " "Net \"var_i2c_EEPROM_rdata_4\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[20\] " "Net \"var_i2c_EEPROM_rdata_4\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[19\] " "Net \"var_i2c_EEPROM_rdata_4\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[18\] " "Net \"var_i2c_EEPROM_rdata_4\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[17\] " "Net \"var_i2c_EEPROM_rdata_4\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[16\] " "Net \"var_i2c_EEPROM_rdata_4\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[15\] " "Net \"var_i2c_EEPROM_rdata_4\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[14\] " "Net \"var_i2c_EEPROM_rdata_4\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[13\] " "Net \"var_i2c_EEPROM_rdata_4\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[12\] " "Net \"var_i2c_EEPROM_rdata_4\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[11\] " "Net \"var_i2c_EEPROM_rdata_4\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[10\] " "Net \"var_i2c_EEPROM_rdata_4\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[9\] " "Net \"var_i2c_EEPROM_rdata_4\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[8\] " "Net \"var_i2c_EEPROM_rdata_4\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179795998 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765179795998 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[31\] " "Net \"var_i2c_EEPROM_rdata_1\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[30\] " "Net \"var_i2c_EEPROM_rdata_1\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[29\] " "Net \"var_i2c_EEPROM_rdata_1\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[28\] " "Net \"var_i2c_EEPROM_rdata_1\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[27\] " "Net \"var_i2c_EEPROM_rdata_1\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[26\] " "Net \"var_i2c_EEPROM_rdata_1\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[25\] " "Net \"var_i2c_EEPROM_rdata_1\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[24\] " "Net \"var_i2c_EEPROM_rdata_1\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[23\] " "Net \"var_i2c_EEPROM_rdata_1\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[22\] " "Net \"var_i2c_EEPROM_rdata_1\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[21\] " "Net \"var_i2c_EEPROM_rdata_1\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[20\] " "Net \"var_i2c_EEPROM_rdata_1\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[19\] " "Net \"var_i2c_EEPROM_rdata_1\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[18\] " "Net \"var_i2c_EEPROM_rdata_1\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[17\] " "Net \"var_i2c_EEPROM_rdata_1\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[16\] " "Net \"var_i2c_EEPROM_rdata_1\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[15\] " "Net \"var_i2c_EEPROM_rdata_1\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[14\] " "Net \"var_i2c_EEPROM_rdata_1\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[13\] " "Net \"var_i2c_EEPROM_rdata_1\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[12\] " "Net \"var_i2c_EEPROM_rdata_1\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[11\] " "Net \"var_i2c_EEPROM_rdata_1\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[10\] " "Net \"var_i2c_EEPROM_rdata_1\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[9\] " "Net \"var_i2c_EEPROM_rdata_1\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[8\] " "Net \"var_i2c_EEPROM_rdata_1\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[31\] " "Net \"var_i2c_EEPROM_rdata_2\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[30\] " "Net \"var_i2c_EEPROM_rdata_2\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[29\] " "Net \"var_i2c_EEPROM_rdata_2\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[28\] " "Net \"var_i2c_EEPROM_rdata_2\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[27\] " "Net \"var_i2c_EEPROM_rdata_2\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[26\] " "Net \"var_i2c_EEPROM_rdata_2\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[25\] " "Net \"var_i2c_EEPROM_rdata_2\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[24\] " "Net \"var_i2c_EEPROM_rdata_2\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[23\] " "Net \"var_i2c_EEPROM_rdata_2\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[22\] " "Net \"var_i2c_EEPROM_rdata_2\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[21\] " "Net \"var_i2c_EEPROM_rdata_2\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[20\] " "Net \"var_i2c_EEPROM_rdata_2\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[19\] " "Net \"var_i2c_EEPROM_rdata_2\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[18\] " "Net \"var_i2c_EEPROM_rdata_2\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[17\] " "Net \"var_i2c_EEPROM_rdata_2\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[16\] " "Net \"var_i2c_EEPROM_rdata_2\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[15\] " "Net \"var_i2c_EEPROM_rdata_2\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[14\] " "Net \"var_i2c_EEPROM_rdata_2\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[13\] " "Net \"var_i2c_EEPROM_rdata_2\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[12\] " "Net \"var_i2c_EEPROM_rdata_2\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[11\] " "Net \"var_i2c_EEPROM_rdata_2\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[10\] " "Net \"var_i2c_EEPROM_rdata_2\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[9\] " "Net \"var_i2c_EEPROM_rdata_2\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[8\] " "Net \"var_i2c_EEPROM_rdata_2\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[31\] " "Net \"var_i2c_EEPROM_rdata_3\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[30\] " "Net \"var_i2c_EEPROM_rdata_3\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[29\] " "Net \"var_i2c_EEPROM_rdata_3\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[28\] " "Net \"var_i2c_EEPROM_rdata_3\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[27\] " "Net \"var_i2c_EEPROM_rdata_3\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[26\] " "Net \"var_i2c_EEPROM_rdata_3\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[25\] " "Net \"var_i2c_EEPROM_rdata_3\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[24\] " "Net \"var_i2c_EEPROM_rdata_3\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[23\] " "Net \"var_i2c_EEPROM_rdata_3\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[22\] " "Net \"var_i2c_EEPROM_rdata_3\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[21\] " "Net \"var_i2c_EEPROM_rdata_3\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[20\] " "Net \"var_i2c_EEPROM_rdata_3\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[19\] " "Net \"var_i2c_EEPROM_rdata_3\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[18\] " "Net \"var_i2c_EEPROM_rdata_3\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[17\] " "Net \"var_i2c_EEPROM_rdata_3\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[16\] " "Net \"var_i2c_EEPROM_rdata_3\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[15\] " "Net \"var_i2c_EEPROM_rdata_3\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[14\] " "Net \"var_i2c_EEPROM_rdata_3\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[13\] " "Net \"var_i2c_EEPROM_rdata_3\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[12\] " "Net \"var_i2c_EEPROM_rdata_3\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[11\] " "Net \"var_i2c_EEPROM_rdata_3\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[10\] " "Net \"var_i2c_EEPROM_rdata_3\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[9\] " "Net \"var_i2c_EEPROM_rdata_3\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[8\] " "Net \"var_i2c_EEPROM_rdata_3\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[31\] " "Net \"var_i2c_EEPROM_rdata_4\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[30\] " "Net \"var_i2c_EEPROM_rdata_4\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[29\] " "Net \"var_i2c_EEPROM_rdata_4\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[28\] " "Net \"var_i2c_EEPROM_rdata_4\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[27\] " "Net \"var_i2c_EEPROM_rdata_4\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[26\] " "Net \"var_i2c_EEPROM_rdata_4\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[25\] " "Net \"var_i2c_EEPROM_rdata_4\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[24\] " "Net \"var_i2c_EEPROM_rdata_4\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[23\] " "Net \"var_i2c_EEPROM_rdata_4\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[22\] " "Net \"var_i2c_EEPROM_rdata_4\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[21\] " "Net \"var_i2c_EEPROM_rdata_4\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[20\] " "Net \"var_i2c_EEPROM_rdata_4\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[19\] " "Net \"var_i2c_EEPROM_rdata_4\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[18\] " "Net \"var_i2c_EEPROM_rdata_4\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[17\] " "Net \"var_i2c_EEPROM_rdata_4\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[16\] " "Net \"var_i2c_EEPROM_rdata_4\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[15\] " "Net \"var_i2c_EEPROM_rdata_4\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[14\] " "Net \"var_i2c_EEPROM_rdata_4\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[13\] " "Net \"var_i2c_EEPROM_rdata_4\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[12\] " "Net \"var_i2c_EEPROM_rdata_4\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[11\] " "Net \"var_i2c_EEPROM_rdata_4\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[10\] " "Net \"var_i2c_EEPROM_rdata_4\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[9\] " "Net \"var_i2c_EEPROM_rdata_4\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[8\] " "Net \"var_i2c_EEPROM_rdata_4\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796016 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765179796016 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[31\] " "Net \"var_i2c_EEPROM_rdata_1\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[30\] " "Net \"var_i2c_EEPROM_rdata_1\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[29\] " "Net \"var_i2c_EEPROM_rdata_1\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[28\] " "Net \"var_i2c_EEPROM_rdata_1\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[27\] " "Net \"var_i2c_EEPROM_rdata_1\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[26\] " "Net \"var_i2c_EEPROM_rdata_1\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[25\] " "Net \"var_i2c_EEPROM_rdata_1\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[24\] " "Net \"var_i2c_EEPROM_rdata_1\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[23\] " "Net \"var_i2c_EEPROM_rdata_1\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[22\] " "Net \"var_i2c_EEPROM_rdata_1\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[21\] " "Net \"var_i2c_EEPROM_rdata_1\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[20\] " "Net \"var_i2c_EEPROM_rdata_1\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[19\] " "Net \"var_i2c_EEPROM_rdata_1\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[18\] " "Net \"var_i2c_EEPROM_rdata_1\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[17\] " "Net \"var_i2c_EEPROM_rdata_1\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[16\] " "Net \"var_i2c_EEPROM_rdata_1\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[15\] " "Net \"var_i2c_EEPROM_rdata_1\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[14\] " "Net \"var_i2c_EEPROM_rdata_1\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[13\] " "Net \"var_i2c_EEPROM_rdata_1\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[12\] " "Net \"var_i2c_EEPROM_rdata_1\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[11\] " "Net \"var_i2c_EEPROM_rdata_1\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[10\] " "Net \"var_i2c_EEPROM_rdata_1\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[9\] " "Net \"var_i2c_EEPROM_rdata_1\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[8\] " "Net \"var_i2c_EEPROM_rdata_1\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[31\] " "Net \"var_i2c_EEPROM_rdata_2\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[30\] " "Net \"var_i2c_EEPROM_rdata_2\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[29\] " "Net \"var_i2c_EEPROM_rdata_2\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[28\] " "Net \"var_i2c_EEPROM_rdata_2\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[27\] " "Net \"var_i2c_EEPROM_rdata_2\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[26\] " "Net \"var_i2c_EEPROM_rdata_2\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[25\] " "Net \"var_i2c_EEPROM_rdata_2\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[24\] " "Net \"var_i2c_EEPROM_rdata_2\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[23\] " "Net \"var_i2c_EEPROM_rdata_2\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[22\] " "Net \"var_i2c_EEPROM_rdata_2\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[21\] " "Net \"var_i2c_EEPROM_rdata_2\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[20\] " "Net \"var_i2c_EEPROM_rdata_2\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[19\] " "Net \"var_i2c_EEPROM_rdata_2\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[18\] " "Net \"var_i2c_EEPROM_rdata_2\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[17\] " "Net \"var_i2c_EEPROM_rdata_2\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[16\] " "Net \"var_i2c_EEPROM_rdata_2\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[15\] " "Net \"var_i2c_EEPROM_rdata_2\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[14\] " "Net \"var_i2c_EEPROM_rdata_2\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[13\] " "Net \"var_i2c_EEPROM_rdata_2\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[12\] " "Net \"var_i2c_EEPROM_rdata_2\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[11\] " "Net \"var_i2c_EEPROM_rdata_2\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[10\] " "Net \"var_i2c_EEPROM_rdata_2\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[9\] " "Net \"var_i2c_EEPROM_rdata_2\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[8\] " "Net \"var_i2c_EEPROM_rdata_2\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[31\] " "Net \"var_i2c_EEPROM_rdata_3\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[30\] " "Net \"var_i2c_EEPROM_rdata_3\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[29\] " "Net \"var_i2c_EEPROM_rdata_3\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[28\] " "Net \"var_i2c_EEPROM_rdata_3\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[27\] " "Net \"var_i2c_EEPROM_rdata_3\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[26\] " "Net \"var_i2c_EEPROM_rdata_3\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[25\] " "Net \"var_i2c_EEPROM_rdata_3\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[24\] " "Net \"var_i2c_EEPROM_rdata_3\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[23\] " "Net \"var_i2c_EEPROM_rdata_3\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[22\] " "Net \"var_i2c_EEPROM_rdata_3\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[21\] " "Net \"var_i2c_EEPROM_rdata_3\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[20\] " "Net \"var_i2c_EEPROM_rdata_3\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[19\] " "Net \"var_i2c_EEPROM_rdata_3\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[18\] " "Net \"var_i2c_EEPROM_rdata_3\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[17\] " "Net \"var_i2c_EEPROM_rdata_3\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[16\] " "Net \"var_i2c_EEPROM_rdata_3\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[15\] " "Net \"var_i2c_EEPROM_rdata_3\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[14\] " "Net \"var_i2c_EEPROM_rdata_3\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[13\] " "Net \"var_i2c_EEPROM_rdata_3\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[12\] " "Net \"var_i2c_EEPROM_rdata_3\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[11\] " "Net \"var_i2c_EEPROM_rdata_3\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[10\] " "Net \"var_i2c_EEPROM_rdata_3\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[9\] " "Net \"var_i2c_EEPROM_rdata_3\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[8\] " "Net \"var_i2c_EEPROM_rdata_3\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[31\] " "Net \"var_i2c_EEPROM_rdata_4\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[30\] " "Net \"var_i2c_EEPROM_rdata_4\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[29\] " "Net \"var_i2c_EEPROM_rdata_4\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[28\] " "Net \"var_i2c_EEPROM_rdata_4\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[27\] " "Net \"var_i2c_EEPROM_rdata_4\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[26\] " "Net \"var_i2c_EEPROM_rdata_4\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[25\] " "Net \"var_i2c_EEPROM_rdata_4\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[24\] " "Net \"var_i2c_EEPROM_rdata_4\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[23\] " "Net \"var_i2c_EEPROM_rdata_4\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[22\] " "Net \"var_i2c_EEPROM_rdata_4\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[21\] " "Net \"var_i2c_EEPROM_rdata_4\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[20\] " "Net \"var_i2c_EEPROM_rdata_4\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[19\] " "Net \"var_i2c_EEPROM_rdata_4\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[18\] " "Net \"var_i2c_EEPROM_rdata_4\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[17\] " "Net \"var_i2c_EEPROM_rdata_4\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[16\] " "Net \"var_i2c_EEPROM_rdata_4\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[15\] " "Net \"var_i2c_EEPROM_rdata_4\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[14\] " "Net \"var_i2c_EEPROM_rdata_4\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[13\] " "Net \"var_i2c_EEPROM_rdata_4\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[12\] " "Net \"var_i2c_EEPROM_rdata_4\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[11\] " "Net \"var_i2c_EEPROM_rdata_4\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[10\] " "Net \"var_i2c_EEPROM_rdata_4\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[9\] " "Net \"var_i2c_EEPROM_rdata_4\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[8\] " "Net \"var_i2c_EEPROM_rdata_4\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796031 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765179796031 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[31\] " "Net \"var_i2c_EEPROM_rdata_1\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[30\] " "Net \"var_i2c_EEPROM_rdata_1\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[29\] " "Net \"var_i2c_EEPROM_rdata_1\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[28\] " "Net \"var_i2c_EEPROM_rdata_1\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[27\] " "Net \"var_i2c_EEPROM_rdata_1\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[26\] " "Net \"var_i2c_EEPROM_rdata_1\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[25\] " "Net \"var_i2c_EEPROM_rdata_1\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[24\] " "Net \"var_i2c_EEPROM_rdata_1\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[23\] " "Net \"var_i2c_EEPROM_rdata_1\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[22\] " "Net \"var_i2c_EEPROM_rdata_1\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[21\] " "Net \"var_i2c_EEPROM_rdata_1\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[20\] " "Net \"var_i2c_EEPROM_rdata_1\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[19\] " "Net \"var_i2c_EEPROM_rdata_1\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[18\] " "Net \"var_i2c_EEPROM_rdata_1\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[17\] " "Net \"var_i2c_EEPROM_rdata_1\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[16\] " "Net \"var_i2c_EEPROM_rdata_1\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[15\] " "Net \"var_i2c_EEPROM_rdata_1\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[14\] " "Net \"var_i2c_EEPROM_rdata_1\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[13\] " "Net \"var_i2c_EEPROM_rdata_1\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[12\] " "Net \"var_i2c_EEPROM_rdata_1\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[11\] " "Net \"var_i2c_EEPROM_rdata_1\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[10\] " "Net \"var_i2c_EEPROM_rdata_1\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[9\] " "Net \"var_i2c_EEPROM_rdata_1\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[8\] " "Net \"var_i2c_EEPROM_rdata_1\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[31\] " "Net \"var_i2c_EEPROM_rdata_2\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[30\] " "Net \"var_i2c_EEPROM_rdata_2\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[29\] " "Net \"var_i2c_EEPROM_rdata_2\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[28\] " "Net \"var_i2c_EEPROM_rdata_2\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[27\] " "Net \"var_i2c_EEPROM_rdata_2\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[26\] " "Net \"var_i2c_EEPROM_rdata_2\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[25\] " "Net \"var_i2c_EEPROM_rdata_2\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[24\] " "Net \"var_i2c_EEPROM_rdata_2\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[23\] " "Net \"var_i2c_EEPROM_rdata_2\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[22\] " "Net \"var_i2c_EEPROM_rdata_2\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[21\] " "Net \"var_i2c_EEPROM_rdata_2\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[20\] " "Net \"var_i2c_EEPROM_rdata_2\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[19\] " "Net \"var_i2c_EEPROM_rdata_2\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[18\] " "Net \"var_i2c_EEPROM_rdata_2\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[17\] " "Net \"var_i2c_EEPROM_rdata_2\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[16\] " "Net \"var_i2c_EEPROM_rdata_2\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[15\] " "Net \"var_i2c_EEPROM_rdata_2\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[14\] " "Net \"var_i2c_EEPROM_rdata_2\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[13\] " "Net \"var_i2c_EEPROM_rdata_2\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[12\] " "Net \"var_i2c_EEPROM_rdata_2\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[11\] " "Net \"var_i2c_EEPROM_rdata_2\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[10\] " "Net \"var_i2c_EEPROM_rdata_2\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[9\] " "Net \"var_i2c_EEPROM_rdata_2\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[8\] " "Net \"var_i2c_EEPROM_rdata_2\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[31\] " "Net \"var_i2c_EEPROM_rdata_3\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[30\] " "Net \"var_i2c_EEPROM_rdata_3\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[29\] " "Net \"var_i2c_EEPROM_rdata_3\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[28\] " "Net \"var_i2c_EEPROM_rdata_3\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[27\] " "Net \"var_i2c_EEPROM_rdata_3\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[26\] " "Net \"var_i2c_EEPROM_rdata_3\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[25\] " "Net \"var_i2c_EEPROM_rdata_3\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[24\] " "Net \"var_i2c_EEPROM_rdata_3\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[23\] " "Net \"var_i2c_EEPROM_rdata_3\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[22\] " "Net \"var_i2c_EEPROM_rdata_3\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[21\] " "Net \"var_i2c_EEPROM_rdata_3\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[20\] " "Net \"var_i2c_EEPROM_rdata_3\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[19\] " "Net \"var_i2c_EEPROM_rdata_3\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[18\] " "Net \"var_i2c_EEPROM_rdata_3\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[17\] " "Net \"var_i2c_EEPROM_rdata_3\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[16\] " "Net \"var_i2c_EEPROM_rdata_3\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[15\] " "Net \"var_i2c_EEPROM_rdata_3\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[14\] " "Net \"var_i2c_EEPROM_rdata_3\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[13\] " "Net \"var_i2c_EEPROM_rdata_3\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[12\] " "Net \"var_i2c_EEPROM_rdata_3\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[11\] " "Net \"var_i2c_EEPROM_rdata_3\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[10\] " "Net \"var_i2c_EEPROM_rdata_3\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[9\] " "Net \"var_i2c_EEPROM_rdata_3\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[8\] " "Net \"var_i2c_EEPROM_rdata_3\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[31\] " "Net \"var_i2c_EEPROM_rdata_4\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[30\] " "Net \"var_i2c_EEPROM_rdata_4\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[29\] " "Net \"var_i2c_EEPROM_rdata_4\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[28\] " "Net \"var_i2c_EEPROM_rdata_4\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[27\] " "Net \"var_i2c_EEPROM_rdata_4\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[26\] " "Net \"var_i2c_EEPROM_rdata_4\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[25\] " "Net \"var_i2c_EEPROM_rdata_4\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[24\] " "Net \"var_i2c_EEPROM_rdata_4\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[23\] " "Net \"var_i2c_EEPROM_rdata_4\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[22\] " "Net \"var_i2c_EEPROM_rdata_4\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[21\] " "Net \"var_i2c_EEPROM_rdata_4\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[20\] " "Net \"var_i2c_EEPROM_rdata_4\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[19\] " "Net \"var_i2c_EEPROM_rdata_4\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[18\] " "Net \"var_i2c_EEPROM_rdata_4\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[17\] " "Net \"var_i2c_EEPROM_rdata_4\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[16\] " "Net \"var_i2c_EEPROM_rdata_4\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[15\] " "Net \"var_i2c_EEPROM_rdata_4\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[14\] " "Net \"var_i2c_EEPROM_rdata_4\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[13\] " "Net \"var_i2c_EEPROM_rdata_4\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[12\] " "Net \"var_i2c_EEPROM_rdata_4\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[11\] " "Net \"var_i2c_EEPROM_rdata_4\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[10\] " "Net \"var_i2c_EEPROM_rdata_4\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[9\] " "Net \"var_i2c_EEPROM_rdata_4\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[8\] " "Net \"var_i2c_EEPROM_rdata_4\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796042 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765179796042 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[31\] " "Net \"var_i2c_EEPROM_rdata_1\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[30\] " "Net \"var_i2c_EEPROM_rdata_1\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[29\] " "Net \"var_i2c_EEPROM_rdata_1\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[28\] " "Net \"var_i2c_EEPROM_rdata_1\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[27\] " "Net \"var_i2c_EEPROM_rdata_1\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[26\] " "Net \"var_i2c_EEPROM_rdata_1\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[25\] " "Net \"var_i2c_EEPROM_rdata_1\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[24\] " "Net \"var_i2c_EEPROM_rdata_1\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[23\] " "Net \"var_i2c_EEPROM_rdata_1\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[22\] " "Net \"var_i2c_EEPROM_rdata_1\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[21\] " "Net \"var_i2c_EEPROM_rdata_1\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[20\] " "Net \"var_i2c_EEPROM_rdata_1\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[19\] " "Net \"var_i2c_EEPROM_rdata_1\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[18\] " "Net \"var_i2c_EEPROM_rdata_1\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[17\] " "Net \"var_i2c_EEPROM_rdata_1\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[16\] " "Net \"var_i2c_EEPROM_rdata_1\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[15\] " "Net \"var_i2c_EEPROM_rdata_1\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[14\] " "Net \"var_i2c_EEPROM_rdata_1\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[13\] " "Net \"var_i2c_EEPROM_rdata_1\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[12\] " "Net \"var_i2c_EEPROM_rdata_1\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[11\] " "Net \"var_i2c_EEPROM_rdata_1\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[10\] " "Net \"var_i2c_EEPROM_rdata_1\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[9\] " "Net \"var_i2c_EEPROM_rdata_1\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[8\] " "Net \"var_i2c_EEPROM_rdata_1\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[31\] " "Net \"var_i2c_EEPROM_rdata_2\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[30\] " "Net \"var_i2c_EEPROM_rdata_2\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[29\] " "Net \"var_i2c_EEPROM_rdata_2\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[28\] " "Net \"var_i2c_EEPROM_rdata_2\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[27\] " "Net \"var_i2c_EEPROM_rdata_2\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[26\] " "Net \"var_i2c_EEPROM_rdata_2\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[25\] " "Net \"var_i2c_EEPROM_rdata_2\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[24\] " "Net \"var_i2c_EEPROM_rdata_2\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[23\] " "Net \"var_i2c_EEPROM_rdata_2\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[22\] " "Net \"var_i2c_EEPROM_rdata_2\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[21\] " "Net \"var_i2c_EEPROM_rdata_2\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[20\] " "Net \"var_i2c_EEPROM_rdata_2\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[19\] " "Net \"var_i2c_EEPROM_rdata_2\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[18\] " "Net \"var_i2c_EEPROM_rdata_2\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[17\] " "Net \"var_i2c_EEPROM_rdata_2\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[16\] " "Net \"var_i2c_EEPROM_rdata_2\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[15\] " "Net \"var_i2c_EEPROM_rdata_2\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[14\] " "Net \"var_i2c_EEPROM_rdata_2\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[13\] " "Net \"var_i2c_EEPROM_rdata_2\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[12\] " "Net \"var_i2c_EEPROM_rdata_2\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[11\] " "Net \"var_i2c_EEPROM_rdata_2\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[10\] " "Net \"var_i2c_EEPROM_rdata_2\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[9\] " "Net \"var_i2c_EEPROM_rdata_2\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[8\] " "Net \"var_i2c_EEPROM_rdata_2\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[31\] " "Net \"var_i2c_EEPROM_rdata_3\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[30\] " "Net \"var_i2c_EEPROM_rdata_3\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[29\] " "Net \"var_i2c_EEPROM_rdata_3\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[28\] " "Net \"var_i2c_EEPROM_rdata_3\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[27\] " "Net \"var_i2c_EEPROM_rdata_3\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[26\] " "Net \"var_i2c_EEPROM_rdata_3\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[25\] " "Net \"var_i2c_EEPROM_rdata_3\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[24\] " "Net \"var_i2c_EEPROM_rdata_3\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[23\] " "Net \"var_i2c_EEPROM_rdata_3\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[22\] " "Net \"var_i2c_EEPROM_rdata_3\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[21\] " "Net \"var_i2c_EEPROM_rdata_3\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[20\] " "Net \"var_i2c_EEPROM_rdata_3\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[19\] " "Net \"var_i2c_EEPROM_rdata_3\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[18\] " "Net \"var_i2c_EEPROM_rdata_3\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[17\] " "Net \"var_i2c_EEPROM_rdata_3\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[16\] " "Net \"var_i2c_EEPROM_rdata_3\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[15\] " "Net \"var_i2c_EEPROM_rdata_3\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[14\] " "Net \"var_i2c_EEPROM_rdata_3\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[13\] " "Net \"var_i2c_EEPROM_rdata_3\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[12\] " "Net \"var_i2c_EEPROM_rdata_3\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[11\] " "Net \"var_i2c_EEPROM_rdata_3\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[10\] " "Net \"var_i2c_EEPROM_rdata_3\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[9\] " "Net \"var_i2c_EEPROM_rdata_3\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[8\] " "Net \"var_i2c_EEPROM_rdata_3\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[31\] " "Net \"var_i2c_EEPROM_rdata_4\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[30\] " "Net \"var_i2c_EEPROM_rdata_4\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[29\] " "Net \"var_i2c_EEPROM_rdata_4\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[28\] " "Net \"var_i2c_EEPROM_rdata_4\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[27\] " "Net \"var_i2c_EEPROM_rdata_4\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[26\] " "Net \"var_i2c_EEPROM_rdata_4\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[25\] " "Net \"var_i2c_EEPROM_rdata_4\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[24\] " "Net \"var_i2c_EEPROM_rdata_4\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[23\] " "Net \"var_i2c_EEPROM_rdata_4\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[22\] " "Net \"var_i2c_EEPROM_rdata_4\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[21\] " "Net \"var_i2c_EEPROM_rdata_4\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[20\] " "Net \"var_i2c_EEPROM_rdata_4\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[19\] " "Net \"var_i2c_EEPROM_rdata_4\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[18\] " "Net \"var_i2c_EEPROM_rdata_4\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[17\] " "Net \"var_i2c_EEPROM_rdata_4\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[16\] " "Net \"var_i2c_EEPROM_rdata_4\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[15\] " "Net \"var_i2c_EEPROM_rdata_4\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[14\] " "Net \"var_i2c_EEPROM_rdata_4\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[13\] " "Net \"var_i2c_EEPROM_rdata_4\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[12\] " "Net \"var_i2c_EEPROM_rdata_4\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[11\] " "Net \"var_i2c_EEPROM_rdata_4\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[10\] " "Net \"var_i2c_EEPROM_rdata_4\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[9\] " "Net \"var_i2c_EEPROM_rdata_4\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[8\] " "Net \"var_i2c_EEPROM_rdata_4\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796047 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765179796047 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[31\] " "Net \"var_i2c_EEPROM_rdata_1\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[30\] " "Net \"var_i2c_EEPROM_rdata_1\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[29\] " "Net \"var_i2c_EEPROM_rdata_1\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[28\] " "Net \"var_i2c_EEPROM_rdata_1\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[27\] " "Net \"var_i2c_EEPROM_rdata_1\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[26\] " "Net \"var_i2c_EEPROM_rdata_1\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[25\] " "Net \"var_i2c_EEPROM_rdata_1\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[24\] " "Net \"var_i2c_EEPROM_rdata_1\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[23\] " "Net \"var_i2c_EEPROM_rdata_1\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[22\] " "Net \"var_i2c_EEPROM_rdata_1\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[21\] " "Net \"var_i2c_EEPROM_rdata_1\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[20\] " "Net \"var_i2c_EEPROM_rdata_1\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[19\] " "Net \"var_i2c_EEPROM_rdata_1\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[18\] " "Net \"var_i2c_EEPROM_rdata_1\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[17\] " "Net \"var_i2c_EEPROM_rdata_1\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[16\] " "Net \"var_i2c_EEPROM_rdata_1\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[15\] " "Net \"var_i2c_EEPROM_rdata_1\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[14\] " "Net \"var_i2c_EEPROM_rdata_1\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[13\] " "Net \"var_i2c_EEPROM_rdata_1\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[12\] " "Net \"var_i2c_EEPROM_rdata_1\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[11\] " "Net \"var_i2c_EEPROM_rdata_1\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[10\] " "Net \"var_i2c_EEPROM_rdata_1\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[9\] " "Net \"var_i2c_EEPROM_rdata_1\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[8\] " "Net \"var_i2c_EEPROM_rdata_1\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[31\] " "Net \"var_i2c_EEPROM_rdata_2\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[30\] " "Net \"var_i2c_EEPROM_rdata_2\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[29\] " "Net \"var_i2c_EEPROM_rdata_2\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[28\] " "Net \"var_i2c_EEPROM_rdata_2\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[27\] " "Net \"var_i2c_EEPROM_rdata_2\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[26\] " "Net \"var_i2c_EEPROM_rdata_2\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[25\] " "Net \"var_i2c_EEPROM_rdata_2\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[24\] " "Net \"var_i2c_EEPROM_rdata_2\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[23\] " "Net \"var_i2c_EEPROM_rdata_2\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[22\] " "Net \"var_i2c_EEPROM_rdata_2\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[21\] " "Net \"var_i2c_EEPROM_rdata_2\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[20\] " "Net \"var_i2c_EEPROM_rdata_2\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[19\] " "Net \"var_i2c_EEPROM_rdata_2\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[18\] " "Net \"var_i2c_EEPROM_rdata_2\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[17\] " "Net \"var_i2c_EEPROM_rdata_2\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[16\] " "Net \"var_i2c_EEPROM_rdata_2\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[15\] " "Net \"var_i2c_EEPROM_rdata_2\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[14\] " "Net \"var_i2c_EEPROM_rdata_2\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[13\] " "Net \"var_i2c_EEPROM_rdata_2\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[12\] " "Net \"var_i2c_EEPROM_rdata_2\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[11\] " "Net \"var_i2c_EEPROM_rdata_2\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[10\] " "Net \"var_i2c_EEPROM_rdata_2\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[9\] " "Net \"var_i2c_EEPROM_rdata_2\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[8\] " "Net \"var_i2c_EEPROM_rdata_2\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[31\] " "Net \"var_i2c_EEPROM_rdata_3\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[30\] " "Net \"var_i2c_EEPROM_rdata_3\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[29\] " "Net \"var_i2c_EEPROM_rdata_3\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[28\] " "Net \"var_i2c_EEPROM_rdata_3\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[27\] " "Net \"var_i2c_EEPROM_rdata_3\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[26\] " "Net \"var_i2c_EEPROM_rdata_3\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[25\] " "Net \"var_i2c_EEPROM_rdata_3\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[24\] " "Net \"var_i2c_EEPROM_rdata_3\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[23\] " "Net \"var_i2c_EEPROM_rdata_3\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[22\] " "Net \"var_i2c_EEPROM_rdata_3\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[21\] " "Net \"var_i2c_EEPROM_rdata_3\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[20\] " "Net \"var_i2c_EEPROM_rdata_3\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[19\] " "Net \"var_i2c_EEPROM_rdata_3\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[18\] " "Net \"var_i2c_EEPROM_rdata_3\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[17\] " "Net \"var_i2c_EEPROM_rdata_3\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[16\] " "Net \"var_i2c_EEPROM_rdata_3\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[15\] " "Net \"var_i2c_EEPROM_rdata_3\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[14\] " "Net \"var_i2c_EEPROM_rdata_3\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[13\] " "Net \"var_i2c_EEPROM_rdata_3\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[12\] " "Net \"var_i2c_EEPROM_rdata_3\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[11\] " "Net \"var_i2c_EEPROM_rdata_3\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[10\] " "Net \"var_i2c_EEPROM_rdata_3\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[9\] " "Net \"var_i2c_EEPROM_rdata_3\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[8\] " "Net \"var_i2c_EEPROM_rdata_3\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[31\] " "Net \"var_i2c_EEPROM_rdata_4\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[30\] " "Net \"var_i2c_EEPROM_rdata_4\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[29\] " "Net \"var_i2c_EEPROM_rdata_4\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[28\] " "Net \"var_i2c_EEPROM_rdata_4\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[27\] " "Net \"var_i2c_EEPROM_rdata_4\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[26\] " "Net \"var_i2c_EEPROM_rdata_4\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[25\] " "Net \"var_i2c_EEPROM_rdata_4\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[24\] " "Net \"var_i2c_EEPROM_rdata_4\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[23\] " "Net \"var_i2c_EEPROM_rdata_4\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[22\] " "Net \"var_i2c_EEPROM_rdata_4\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[21\] " "Net \"var_i2c_EEPROM_rdata_4\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[20\] " "Net \"var_i2c_EEPROM_rdata_4\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[19\] " "Net \"var_i2c_EEPROM_rdata_4\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[18\] " "Net \"var_i2c_EEPROM_rdata_4\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[17\] " "Net \"var_i2c_EEPROM_rdata_4\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[16\] " "Net \"var_i2c_EEPROM_rdata_4\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[15\] " "Net \"var_i2c_EEPROM_rdata_4\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[14\] " "Net \"var_i2c_EEPROM_rdata_4\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[13\] " "Net \"var_i2c_EEPROM_rdata_4\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[12\] " "Net \"var_i2c_EEPROM_rdata_4\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[11\] " "Net \"var_i2c_EEPROM_rdata_4\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[10\] " "Net \"var_i2c_EEPROM_rdata_4\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[9\] " "Net \"var_i2c_EEPROM_rdata_4\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[8\] " "Net \"var_i2c_EEPROM_rdata_4\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796052 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765179796052 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[31\] " "Net \"var_i2c_EEPROM_rdata_1\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[30\] " "Net \"var_i2c_EEPROM_rdata_1\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[29\] " "Net \"var_i2c_EEPROM_rdata_1\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[28\] " "Net \"var_i2c_EEPROM_rdata_1\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[27\] " "Net \"var_i2c_EEPROM_rdata_1\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[26\] " "Net \"var_i2c_EEPROM_rdata_1\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[25\] " "Net \"var_i2c_EEPROM_rdata_1\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[24\] " "Net \"var_i2c_EEPROM_rdata_1\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[23\] " "Net \"var_i2c_EEPROM_rdata_1\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[22\] " "Net \"var_i2c_EEPROM_rdata_1\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[21\] " "Net \"var_i2c_EEPROM_rdata_1\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[20\] " "Net \"var_i2c_EEPROM_rdata_1\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[19\] " "Net \"var_i2c_EEPROM_rdata_1\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[18\] " "Net \"var_i2c_EEPROM_rdata_1\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[17\] " "Net \"var_i2c_EEPROM_rdata_1\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[16\] " "Net \"var_i2c_EEPROM_rdata_1\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[15\] " "Net \"var_i2c_EEPROM_rdata_1\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[14\] " "Net \"var_i2c_EEPROM_rdata_1\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[13\] " "Net \"var_i2c_EEPROM_rdata_1\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[12\] " "Net \"var_i2c_EEPROM_rdata_1\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[11\] " "Net \"var_i2c_EEPROM_rdata_1\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[10\] " "Net \"var_i2c_EEPROM_rdata_1\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[9\] " "Net \"var_i2c_EEPROM_rdata_1\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_1\[8\] " "Net \"var_i2c_EEPROM_rdata_1\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_1\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[31\] " "Net \"var_i2c_EEPROM_rdata_2\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[30\] " "Net \"var_i2c_EEPROM_rdata_2\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[29\] " "Net \"var_i2c_EEPROM_rdata_2\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[28\] " "Net \"var_i2c_EEPROM_rdata_2\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[27\] " "Net \"var_i2c_EEPROM_rdata_2\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[26\] " "Net \"var_i2c_EEPROM_rdata_2\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[25\] " "Net \"var_i2c_EEPROM_rdata_2\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[24\] " "Net \"var_i2c_EEPROM_rdata_2\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[23\] " "Net \"var_i2c_EEPROM_rdata_2\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[22\] " "Net \"var_i2c_EEPROM_rdata_2\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[21\] " "Net \"var_i2c_EEPROM_rdata_2\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[20\] " "Net \"var_i2c_EEPROM_rdata_2\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[19\] " "Net \"var_i2c_EEPROM_rdata_2\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[18\] " "Net \"var_i2c_EEPROM_rdata_2\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[17\] " "Net \"var_i2c_EEPROM_rdata_2\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[16\] " "Net \"var_i2c_EEPROM_rdata_2\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[15\] " "Net \"var_i2c_EEPROM_rdata_2\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[14\] " "Net \"var_i2c_EEPROM_rdata_2\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[13\] " "Net \"var_i2c_EEPROM_rdata_2\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[12\] " "Net \"var_i2c_EEPROM_rdata_2\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[11\] " "Net \"var_i2c_EEPROM_rdata_2\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[10\] " "Net \"var_i2c_EEPROM_rdata_2\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[9\] " "Net \"var_i2c_EEPROM_rdata_2\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_2\[8\] " "Net \"var_i2c_EEPROM_rdata_2\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_2\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[31\] " "Net \"var_i2c_EEPROM_rdata_3\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[30\] " "Net \"var_i2c_EEPROM_rdata_3\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[29\] " "Net \"var_i2c_EEPROM_rdata_3\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[28\] " "Net \"var_i2c_EEPROM_rdata_3\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[27\] " "Net \"var_i2c_EEPROM_rdata_3\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[26\] " "Net \"var_i2c_EEPROM_rdata_3\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[25\] " "Net \"var_i2c_EEPROM_rdata_3\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[24\] " "Net \"var_i2c_EEPROM_rdata_3\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[23\] " "Net \"var_i2c_EEPROM_rdata_3\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[22\] " "Net \"var_i2c_EEPROM_rdata_3\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[21\] " "Net \"var_i2c_EEPROM_rdata_3\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[20\] " "Net \"var_i2c_EEPROM_rdata_3\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[19\] " "Net \"var_i2c_EEPROM_rdata_3\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[18\] " "Net \"var_i2c_EEPROM_rdata_3\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[17\] " "Net \"var_i2c_EEPROM_rdata_3\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[16\] " "Net \"var_i2c_EEPROM_rdata_3\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[15\] " "Net \"var_i2c_EEPROM_rdata_3\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[14\] " "Net \"var_i2c_EEPROM_rdata_3\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[13\] " "Net \"var_i2c_EEPROM_rdata_3\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[12\] " "Net \"var_i2c_EEPROM_rdata_3\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[11\] " "Net \"var_i2c_EEPROM_rdata_3\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[10\] " "Net \"var_i2c_EEPROM_rdata_3\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[9\] " "Net \"var_i2c_EEPROM_rdata_3\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_3\[8\] " "Net \"var_i2c_EEPROM_rdata_3\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_3\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 230 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[31\] " "Net \"var_i2c_EEPROM_rdata_4\[31\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[31\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[30\] " "Net \"var_i2c_EEPROM_rdata_4\[30\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[30\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[29\] " "Net \"var_i2c_EEPROM_rdata_4\[29\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[29\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[28\] " "Net \"var_i2c_EEPROM_rdata_4\[28\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[28\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[27\] " "Net \"var_i2c_EEPROM_rdata_4\[27\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[27\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[26\] " "Net \"var_i2c_EEPROM_rdata_4\[26\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[26\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[25\] " "Net \"var_i2c_EEPROM_rdata_4\[25\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[25\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[24\] " "Net \"var_i2c_EEPROM_rdata_4\[24\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[24\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[23\] " "Net \"var_i2c_EEPROM_rdata_4\[23\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[23\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[22\] " "Net \"var_i2c_EEPROM_rdata_4\[22\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[22\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[21\] " "Net \"var_i2c_EEPROM_rdata_4\[21\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[21\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[20\] " "Net \"var_i2c_EEPROM_rdata_4\[20\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[20\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[19\] " "Net \"var_i2c_EEPROM_rdata_4\[19\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[19\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[18\] " "Net \"var_i2c_EEPROM_rdata_4\[18\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[18\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[17\] " "Net \"var_i2c_EEPROM_rdata_4\[17\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[17\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[16\] " "Net \"var_i2c_EEPROM_rdata_4\[16\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[16\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[15\] " "Net \"var_i2c_EEPROM_rdata_4\[15\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[15\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[14\] " "Net \"var_i2c_EEPROM_rdata_4\[14\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[14\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[13\] " "Net \"var_i2c_EEPROM_rdata_4\[13\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[13\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[12\] " "Net \"var_i2c_EEPROM_rdata_4\[12\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[12\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[11\] " "Net \"var_i2c_EEPROM_rdata_4\[11\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[11\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[10\] " "Net \"var_i2c_EEPROM_rdata_4\[10\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[10\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[9\] " "Net \"var_i2c_EEPROM_rdata_4\[9\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[9\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "var_i2c_EEPROM_rdata_4\[8\] " "Net \"var_i2c_EEPROM_rdata_4\[8\]\" is missing source, defaulting to GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "var_i2c_EEPROM_rdata_4\[8\]" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 231 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765179796057 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765179796057 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765179796475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.08.15:43:19 Progress: Loading sld009ca3ec/alt_sld_fab_wrapper_hw.tcl " "2025.12.08.15:43:19 Progress: Loading sld009ca3ec/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179799884 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179802096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179802215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179805314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179805378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179805457 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179805550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179805555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179805555 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765179806261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld009ca3ec/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld009ca3ec/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld009ca3ec/alt_sld_fab.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/sld009ca3ec/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179806425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179806425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179806497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179806497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179806503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179806503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179806549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179806549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179806623 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179806623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179806623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/sld009ca3ec/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179806671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179806671 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_fog_v2:my_fog_ch3_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0 " "Inferred RAM node \"my_fog_v2:my_fog_ch3_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765179816242 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_fog_v1:my_fog_ch2_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0 " "Inferred RAM node \"my_fog_v1:my_fog_ch2_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765179816243 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_fog_v1:my_fog_ch1_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0 " "Inferred RAM node \"my_fog_v1:my_fog_ch1_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765179816244 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"CPU:u0\|CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765179816244 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765179816244 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_fog_v2:my_fog_ch3_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_fog_v1:my_fog_ch2_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_fog_v1:my_fog_ch1_inst\|myMV_filter_gate_v1:u_myMV_filter\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765179826096 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765179826096 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765179826096 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "160 " "Inferred 160 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult31\"" {  } { { "myfir_filter.sv" "Mult31" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult30\"" {  } { { "myfir_filter.sv" "Mult30" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult29\"" {  } { { "myfir_filter.sv" "Mult29" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult28\"" {  } { { "myfir_filter.sv" "Mult28" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult27\"" {  } { { "myfir_filter.sv" "Mult27" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult26\"" {  } { { "myfir_filter.sv" "Mult26" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult25\"" {  } { { "myfir_filter.sv" "Mult25" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult24\"" {  } { { "myfir_filter.sv" "Mult24" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult31\"" {  } { { "myfir_filter.sv" "Mult31" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult30\"" {  } { { "myfir_filter.sv" "Mult30" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult29\"" {  } { { "myfir_filter.sv" "Mult29" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult28\"" {  } { { "myfir_filter.sv" "Mult28" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult27\"" {  } { { "myfir_filter.sv" "Mult27" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult26\"" {  } { { "myfir_filter.sv" "Mult26" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult25\"" {  } { { "myfir_filter.sv" "Mult25" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult24\"" {  } { { "myfir_filter.sv" "Mult24" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult31\"" {  } { { "myfir_filter.sv" "Mult31" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult30\"" {  } { { "myfir_filter.sv" "Mult30" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult29\"" {  } { { "myfir_filter.sv" "Mult29" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult28\"" {  } { { "myfir_filter.sv" "Mult28" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult27\"" {  } { { "myfir_filter.sv" "Mult27" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult26\"" {  } { { "myfir_filter.sv" "Mult26" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult25\"" {  } { { "myfir_filter.sv" "Mult25" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult24\"" {  } { { "myfir_filter.sv" "Mult24" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult23\"" {  } { { "myfir_filter.sv" "Mult23" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult22\"" {  } { { "myfir_filter.sv" "Mult22" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult21\"" {  } { { "myfir_filter.sv" "Mult21" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult20\"" {  } { { "myfir_filter.sv" "Mult20" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult19\"" {  } { { "myfir_filter.sv" "Mult19" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult18\"" {  } { { "myfir_filter.sv" "Mult18" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult17\"" {  } { { "myfir_filter.sv" "Mult17" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult16\"" {  } { { "myfir_filter.sv" "Mult16" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult23\"" {  } { { "myfir_filter.sv" "Mult23" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult22\"" {  } { { "myfir_filter.sv" "Mult22" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult21\"" {  } { { "myfir_filter.sv" "Mult21" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult20\"" {  } { { "myfir_filter.sv" "Mult20" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult19\"" {  } { { "myfir_filter.sv" "Mult19" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult18\"" {  } { { "myfir_filter.sv" "Mult18" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult17\"" {  } { { "myfir_filter.sv" "Mult17" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult16\"" {  } { { "myfir_filter.sv" "Mult16" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult23\"" {  } { { "myfir_filter.sv" "Mult23" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult22\"" {  } { { "myfir_filter.sv" "Mult22" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult21\"" {  } { { "myfir_filter.sv" "Mult21" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult20\"" {  } { { "myfir_filter.sv" "Mult20" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult19\"" {  } { { "myfir_filter.sv" "Mult19" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult18\"" {  } { { "myfir_filter.sv" "Mult18" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult17\"" {  } { { "myfir_filter.sv" "Mult17" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult16\"" {  } { { "myfir_filter.sv" "Mult16" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult5\"" {  } { { "myfir_filter.sv" "Mult5" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult4\"" {  } { { "myfir_filter.sv" "Mult4" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult7\"" {  } { { "myfir_filter.sv" "Mult7" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult6\"" {  } { { "myfir_filter.sv" "Mult6" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult1\"" {  } { { "myfir_filter.sv" "Mult1" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult0\"" {  } { { "myfir_filter.sv" "Mult0" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult3\"" {  } { { "myfir_filter.sv" "Mult3" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult2\"" {  } { { "myfir_filter.sv" "Mult2" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult15\"" {  } { { "myfir_filter.sv" "Mult15" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult14\"" {  } { { "myfir_filter.sv" "Mult14" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult13\"" {  } { { "myfir_filter.sv" "Mult13" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult12\"" {  } { { "myfir_filter.sv" "Mult12" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult9\"" {  } { { "myfir_filter.sv" "Mult9" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult8\"" {  } { { "myfir_filter.sv" "Mult8" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult11\"" {  } { { "myfir_filter.sv" "Mult11" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult10\"" {  } { { "myfir_filter.sv" "Mult10" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult5\"" {  } { { "myfir_filter.sv" "Mult5" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult4\"" {  } { { "myfir_filter.sv" "Mult4" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult7\"" {  } { { "myfir_filter.sv" "Mult7" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult6\"" {  } { { "myfir_filter.sv" "Mult6" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult1\"" {  } { { "myfir_filter.sv" "Mult1" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult0\"" {  } { { "myfir_filter.sv" "Mult0" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult3\"" {  } { { "myfir_filter.sv" "Mult3" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult2\"" {  } { { "myfir_filter.sv" "Mult2" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult15\"" {  } { { "myfir_filter.sv" "Mult15" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult14\"" {  } { { "myfir_filter.sv" "Mult14" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult13\"" {  } { { "myfir_filter.sv" "Mult13" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult12\"" {  } { { "myfir_filter.sv" "Mult12" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult9\"" {  } { { "myfir_filter.sv" "Mult9" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult8\"" {  } { { "myfir_filter.sv" "Mult8" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult11\"" {  } { { "myfir_filter.sv" "Mult11" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult10\"" {  } { { "myfir_filter.sv" "Mult10" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult5\"" {  } { { "myfir_filter.sv" "Mult5" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult4\"" {  } { { "myfir_filter.sv" "Mult4" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult7\"" {  } { { "myfir_filter.sv" "Mult7" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult6\"" {  } { { "myfir_filter.sv" "Mult6" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult1\"" {  } { { "myfir_filter.sv" "Mult1" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult0\"" {  } { { "myfir_filter.sv" "Mult0" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult3\"" {  } { { "myfir_filter.sv" "Mult3" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult2\"" {  } { { "myfir_filter.sv" "Mult2" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult15\"" {  } { { "myfir_filter.sv" "Mult15" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult14\"" {  } { { "myfir_filter.sv" "Mult14" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult13\"" {  } { { "myfir_filter.sv" "Mult13" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult12\"" {  } { { "myfir_filter.sv" "Mult12" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult9\"" {  } { { "myfir_filter.sv" "Mult9" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult8\"" {  } { { "myfir_filter.sv" "Mult8" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult11\"" {  } { { "myfir_filter.sv" "Mult11" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|Mult10\"" {  } { { "myfir_filter.sv" "Mult10" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult31\"" {  } { { "myfir_filter.sv" "Mult31" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult30\"" {  } { { "myfir_filter.sv" "Mult30" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult29\"" {  } { { "myfir_filter.sv" "Mult29" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult28\"" {  } { { "myfir_filter.sv" "Mult28" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult27\"" {  } { { "myfir_filter.sv" "Mult27" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult26\"" {  } { { "myfir_filter.sv" "Mult26" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult25\"" {  } { { "myfir_filter.sv" "Mult25" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult24\"" {  } { { "myfir_filter.sv" "Mult24" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult31\"" {  } { { "myfir_filter.sv" "Mult31" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult30\"" {  } { { "myfir_filter.sv" "Mult30" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult29\"" {  } { { "myfir_filter.sv" "Mult29" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult28\"" {  } { { "myfir_filter.sv" "Mult28" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult27\"" {  } { { "myfir_filter.sv" "Mult27" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult26\"" {  } { { "myfir_filter.sv" "Mult26" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult25\"" {  } { { "myfir_filter.sv" "Mult25" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult24\"" {  } { { "myfir_filter.sv" "Mult24" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult23\"" {  } { { "myfir_filter.sv" "Mult23" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult22\"" {  } { { "myfir_filter.sv" "Mult22" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult21\"" {  } { { "myfir_filter.sv" "Mult21" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult20\"" {  } { { "myfir_filter.sv" "Mult20" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult19\"" {  } { { "myfir_filter.sv" "Mult19" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult18\"" {  } { { "myfir_filter.sv" "Mult18" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult17\"" {  } { { "myfir_filter.sv" "Mult17" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult16\"" {  } { { "myfir_filter.sv" "Mult16" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult23\"" {  } { { "myfir_filter.sv" "Mult23" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult22\"" {  } { { "myfir_filter.sv" "Mult22" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult21\"" {  } { { "myfir_filter.sv" "Mult21" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult20\"" {  } { { "myfir_filter.sv" "Mult20" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult19\"" {  } { { "myfir_filter.sv" "Mult19" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult18\"" {  } { { "myfir_filter.sv" "Mult18" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult17\"" {  } { { "myfir_filter.sv" "Mult17" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult16\"" {  } { { "myfir_filter.sv" "Mult16" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult5\"" {  } { { "myfir_filter.sv" "Mult5" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult4\"" {  } { { "myfir_filter.sv" "Mult4" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult7\"" {  } { { "myfir_filter.sv" "Mult7" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult6\"" {  } { { "myfir_filter.sv" "Mult6" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult1\"" {  } { { "myfir_filter.sv" "Mult1" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult0\"" {  } { { "myfir_filter.sv" "Mult0" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult3\"" {  } { { "myfir_filter.sv" "Mult3" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult2\"" {  } { { "myfir_filter.sv" "Mult2" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult15\"" {  } { { "myfir_filter.sv" "Mult15" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult14\"" {  } { { "myfir_filter.sv" "Mult14" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult13\"" {  } { { "myfir_filter.sv" "Mult13" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult12\"" {  } { { "myfir_filter.sv" "Mult12" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult9\"" {  } { { "myfir_filter.sv" "Mult9" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult8\"" {  } { { "myfir_filter.sv" "Mult8" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult11\"" {  } { { "myfir_filter.sv" "Mult11" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch2_inst\|myfir_filter:ADC_fir_inst\|Mult10\"" {  } { { "myfir_filter.sv" "Mult10" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult5\"" {  } { { "myfir_filter.sv" "Mult5" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult4\"" {  } { { "myfir_filter.sv" "Mult4" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult7\"" {  } { { "myfir_filter.sv" "Mult7" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult6\"" {  } { { "myfir_filter.sv" "Mult6" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult1\"" {  } { { "myfir_filter.sv" "Mult1" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult0\"" {  } { { "myfir_filter.sv" "Mult0" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult3\"" {  } { { "myfir_filter.sv" "Mult3" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult2\"" {  } { { "myfir_filter.sv" "Mult2" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult15\"" {  } { { "myfir_filter.sv" "Mult15" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult14\"" {  } { { "myfir_filter.sv" "Mult14" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult13\"" {  } { { "myfir_filter.sv" "Mult13" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult12\"" {  } { { "myfir_filter.sv" "Mult12" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult9\"" {  } { { "myfir_filter.sv" "Mult9" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult8\"" {  } { { "myfir_filter.sv" "Mult8" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult11\"" {  } { { "myfir_filter.sv" "Mult11" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"my_fog_v1:my_fog_ch1_inst\|myfir_filter:ADC_fir_inst\|Mult10\"" {  } { { "myfir_filter.sv" "Mult10" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179826108 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765179826108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myMV_filter_gate_v1:u_myMV_filter\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myMV_filter_gate_v1:u_myMV_filter\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myMV_filter_gate_v1:u_myMV_filter\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myMV_filter_gate_v1:u_myMV_filter\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826144 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179826144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3fi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3fi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3fi1 " "Found entity 1: altsyncram_3fi1" {  } { { "db/altsyncram_3fi1.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/altsyncram_3fi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179826200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179826200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826299 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179826299 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826415 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_ckh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179826515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179826515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179826586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179826586 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179826669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179826669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|altshift:external_latency_ffs my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult31\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult30\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult30 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826728 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179826728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179826837 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179826837 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826862 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826882 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179826949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179826949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179826976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_j9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179827020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179827020 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_hkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179827101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179827101 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|altshift:external_latency_ffs my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult29\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult28 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult28\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult28 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827136 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179827136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827243 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179827243 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827262 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_ekh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179827347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179827347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_k9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179827420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179827420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827439 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_ikh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179827503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179827503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|altshift:external_latency_ffs my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult27\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult26 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult26\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult26 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827542 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179827542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827640 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179827640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827663 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179827747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179827747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l9h " "Found entity 1: add_sub_l9h" {  } { { "db/add_sub_l9h.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_l9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179827818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179827818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkh " "Found entity 1: add_sub_jkh" {  } { { "db/add_sub_jkh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_jkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179827897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179827897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|altshift:external_latency_ffs my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult25\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult24 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult24\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179827941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult24 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179827942 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179827942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829243 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179829243 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m9h " "Found entity 1: add_sub_m9h" {  } { { "db/add_sub_m9h.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_m9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179829369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179829369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_bkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179829449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179829449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|altshift:external_latency_ffs my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult23\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult22\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult22 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829491 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179829491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult21\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult21 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829597 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179829597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult20\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult20 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829700 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179829700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult19\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult19 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829800 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179829800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult18\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179829919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult18 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179829920 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179829920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179830022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830022 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179830022 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179830041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179830060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179830097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n9h " "Found entity 1: add_sub_n9h" {  } { { "db/add_sub_n9h.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_n9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179830144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179830144 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179830164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179830183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kkh " "Found entity 1: add_sub_kkh" {  } { { "db/add_sub_kkh.tdf" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/add_sub_kkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765179830230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179830230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|altshift:external_latency_ffs my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179830248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult16\"" {  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179830270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult16 " "Instantiated megafunction \"my_fog_v2:my_fog_ch3_inst\|myfir_filter_gate:fir_gate_inst\|myfir_filter:ADC3_fir_inst\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765179830270 ""}  } { { "myfir_filter.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765179830270 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765179846109 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDA_BMM350 " "bidirectional pin \"SDA_BMM350\" has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1765179846619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SCL_BMM350 " "bidirectional pin \"SCL_BMM350\" has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 169 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1765179846619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDA_BMM581 " "bidirectional pin \"SDA_BMM581\" has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 173 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1765179846619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SCL_BMM581 " "bidirectional pin \"SCL_BMM581\" has no driver" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1765179846619 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1765179846619 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 442 -1 0 } } { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 44 -1 0 } } { "db/ip/cpu/submodules/cpu_uart_dbg.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 44 -1 0 } } { "db/ip/cpu/submodules/cpu_dac_rst.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_dac_rst.v" 58 -1 0 } } { "db/ip/cpu/submodules/cpu_spi_adc.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_spi_adc.v" 243 -1 0 } } { "db/ip/cpu/submodules/cpu_spi_adc.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_spi_adc.v" 132 -1 0 } } { "db/ip/cpu/submodules/cpu_epcs.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 243 -1 0 } } { "db/ip/cpu/submodules/cpu_epcs.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 132 -1 0 } } { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 61 -1 0 } } { "db/ip/cpu/submodules/cpu_uart_dbg.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 61 -1 0 } } { "my_sync_gen.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Common/my_sync_gen.sv" 15 -1 0 } } { "db/ip/cpu/submodules/cpu_spi_adc.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_spi_adc.v" 253 -1 0 } } { "db/ip/cpu/submodules/cpu_epcs.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_epcs.v" 253 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2878 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 3878 -1 0 } } { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 306 -1 0 } } { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 352 -1 0 } } { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "phase_ramp_gen_v2.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/phase_ramp_gen_v2.v" 53 -1 0 } } { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 99 -1 0 } } { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 108 -1 0 } } { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 118 -1 0 } } { "feedback_step_gen_v5.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/FOG/feedback_step_gen_v5.v" 53 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 3500 -1 0 } } { "db/ip/cpu/submodules/cpu_jtag_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_jtag_uart.v" 398 -1 0 } } { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 42 -1 0 } } { "db/ip/cpu/submodules/cpu_uart_dbg.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 42 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 689 -1 0 } } { "db/ip/cpu/submodules/cpu_uart_dbg.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart_dbg.v" 43 -1 0 } } { "db/ip/cpu/submodules/cpu_uart.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_uart.v" 43 -1 0 } } { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 297 -1 0 } } { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765179846953 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765179846954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDR\[12\] GND " "Pin \"SDRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|SDRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDT_EN GND " "Pin \"WDT_EN\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|WDT_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDI GND " "Pin \"WDI\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|WDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "EXT_SYNC_OUT GND " "Pin \"EXT_SYNC_OUT\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|EXT_SYNC_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "MOSI_XLM550 GND " "Pin \"MOSI_XLM550\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|MOSI_XLM550"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK_XLM550 GND " "Pin \"SCLK_XLM550\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|SCLK_XLM550"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCL_XLM550 GND " "Pin \"SCL_XLM550\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|SCL_XLM550"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDA_XLM550 GND " "Pin \"SDA_XLM550\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|SDA_XLM550"} { "Warning" "WMLS_MLS_STUCK_PIN" "GNSS_TX GND " "Pin \"GNSS_TX\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|GNSS_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SENSOR GND " "Pin \"LED_SENSOR\" is stuck at GND" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765179862381 "|IRIS1_TOP_V1|LED_SENSOR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765179862381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179863665 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|sda_out High " "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|sda_out will power up to High" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 99 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1765179864228 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|sda_out High " "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|sda_out will power up to High" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1765179864228 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|sda_out High " "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|sda_out will power up to High" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 118 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1765179864228 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1765179864228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "671 " "671 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765179883555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/IRIS_PRJ_V1.map.smsg " "Generated suppressed messages file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/IRIS_PRJ_V1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179884622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765179886871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765179886871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_SYNC_IN " "No output dependent on input pin \"EXT_SYNC_IN\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179888674 "|IRIS1_TOP_V1|EXT_SYNC_IN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MISO_XLM550 " "No output dependent on input pin \"MISO_XLM550\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179888674 "|IRIS1_TOP_V1|MISO_XLM550"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRDY_SPI_XLM550 " "No output dependent on input pin \"DRDY_SPI_XLM550\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 151 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179888674 "|IRIS1_TOP_V1|DRDY_SPI_XLM550"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRDY_I2C_XLM550 " "No output dependent on input pin \"DRDY_I2C_XLM550\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179888674 "|IRIS1_TOP_V1|DRDY_I2C_XLM550"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRDY_BMM350 " "No output dependent on input pin \"DRDY_BMM350\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 170 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179888674 "|IRIS1_TOP_V1|DRDY_BMM350"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRDY_BMM581 " "No output dependent on input pin \"DRDY_BMM581\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179888674 "|IRIS1_TOP_V1|DRDY_BMM581"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GNSS_RX " "No output dependent on input pin \"GNSS_RX\"" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765179888674 "|IRIS1_TOP_V1|GNSS_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765179888674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32133 " "Implemented 32133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765179888674 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765179888674 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "26 " "Implemented 26 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1765179888674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31705 " "Implemented 31705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765179888674 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765179888674 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1765179888674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765179888674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1043 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1043 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5285 " "Peak virtual memory: 5285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765179888872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 15:44:48 2025 " "Processing ended: Mon Dec 08 15:44:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765179888872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:35 " "Elapsed time: 00:02:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765179888872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:11 " "Total CPU time (on all processors): 00:03:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765179888872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765179888872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765179890648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765179890654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 15:44:49 2025 " "Processing started: Mon Dec 08 15:44:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765179890654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765179890654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IRIS_PRJ_V1 -c IRIS_PRJ_V1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IRIS_PRJ_V1 -c IRIS_PRJ_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765179890654 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765179891617 ""}
{ "Info" "0" "" "Project  = IRIS_PRJ_V1" {  } {  } 0 0 "Project  = IRIS_PRJ_V1" 0 0 "Fitter" 0 0 1765179891618 ""}
{ "Info" "0" "" "Revision = IRIS_PRJ_V1" {  } {  } 0 0 "Revision = IRIS_PRJ_V1" 0 0 "Fitter" 0 0 1765179891618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765179892067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765179892068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IRIS_PRJ_V1 EP4CE40F23I7 " "Selected device EP4CE40F23I7 for design \"IRIS_PRJ_V1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765179892228 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1765179892266 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1765179892266 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1765179892384 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1765179892384 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 -45 -1250 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-1250 ps) for PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1765179892384 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1765179892384 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1765179892384 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765179892805 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765179892814 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765179893224 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765179893224 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 67077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765179893262 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765179893262 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765179893263 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765179893263 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765179893263 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765179893263 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_K22 IOPAD_X67_Y27_N21 " "Can't place multiple pins assigned to pin location Pin_K22 (IOPAD_X67_Y27_N21)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "SDRAM_DQ\[4\] Pin_K22 IOPAD_X67_Y27_N21 " "Pin SDRAM_DQ\[4\] is assigned to pin location Pin_K22 (IOPAD_X67_Y27_N21)" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765179893274 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_nCEO~ Pin_K22 IOPAD_X67_Y27_N21 " "Pin ~ALTERA_nCEO~ is assigned to pin location Pin_K22 (IOPAD_X67_Y27_N21)" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 67077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765179893274 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1765179893274 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765179893275 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765179901405 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1765179901406 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765179902590 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 08 15:45:02 2025 " "Processing ended: Mon Dec 08 15:45:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765179902590 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765179902590 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765179902590 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765179902590 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1046 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1046 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765179903332 ""}
