SCHM0103

HEADER
{
 FREEID 208
 VARIABLES
 {
  #ARCHITECTURE="FA"
  #BLOCKTABLE_FILE="#LARC.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="FA"
  #LANGUAGE="VHDL"
  AUTHOR="Wilson Ruggiero"
  COMPANY="LARC-EPUSP"
  CREATIONDATE="20/11/2008"
  PAGECOUNT="2"
  TITLE="No Title"
 }
 SYMBOL "#default" "ha" "ha"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="Tgate:TIME:=1 ns"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1227231814"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,120,120)
    FREEID 13
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,100,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,36,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (82,70,95,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,36,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (82,30,95,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  12, 0, 0
    {
     TEXT "HA"
     RECT (40,40,68,64)
     MARGINS (1,1)
     COLOR (0,4,132)
     FONT (8,0,0,400,0,0,0,"Arial")
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="x"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (120,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="g"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="y"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (120,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="p"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="1"
  }
 }
 
 BODY
 {
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="x"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (440,500)
   VERTEXES ( (2,73) )
  }
  TEXT  16, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (354,483,369,518)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15
  }
  INSTANCE  20, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="y"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (440,540)
   VERTEXES ( (2,77) )
  }
  TEXT  21, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (354,523,369,558)
   ALIGN 6
   MARGINS (1,1)
   PARENT 20
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="ci"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (440,780)
   VERTEXES ( (2,85) )
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (345,763,369,798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 25
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="s"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (1420,500)
   VERTEXES ( (2,159) )
  }
  TEXT  31, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1492,483,1509,518)
   ALIGN 4
   MARGINS (1,1)
   PARENT 30
  }
  INSTANCE  35, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="co"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (1420,660)
   VERTEXES ( (2,156) )
  }
  TEXT  36, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1492,643,1525,678)
   ALIGN 4
   MARGINS (1,1)
   PARENT 35
  }
  INSTANCE  52, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or2"
    #LIBRARY="#builtin"
    #REFERENCE="U3"
    #SYMBOL="or2"
   }
   COORD (1060,620)
   VERTEXES ( (2,99), (6,107), (4,155) )
  }
  INSTANCE  61, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ha"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="ha"
   }
   COORD (560,460)
   VERTEXES ( (2,74), (6,78), (8,81), (4,93) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  62, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (580,424,619,459)
   ALIGN 8
   MARGINS (1,1)
   PARENT 61
  }
  INSTANCE  70, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ha"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="ha"
   }
   COORD (820,460)
   VERTEXES ( (2,82), (6,91), (4,101), (8,158) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  71, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (840,424,879,459)
   ALIGN 8
   MARGINS (1,1)
   PARENT 70
  }
  VTX  73, 0, 0
  {
   COORD (440,500)
  }
  VTX  74, 0, 0
  {
   COORD (560,500)
  }
  NET WIRE  75, 0, 0
  WIRE  76, 0, 0
  {
   NET 75
   VTX 73, 74
  }
  VTX  77, 0, 0
  {
   COORD (440,540)
  }
  VTX  78, 0, 0
  {
   COORD (560,540)
  }
  NET WIRE  79, 0, 0
  WIRE  80, 0, 0
  {
   NET 79
   VTX 77, 78
  }
  VTX  81, 0, 0
  {
   COORD (680,500)
  }
  VTX  82, 0, 0
  {
   COORD (820,500)
  }
  NET WIRE  83, 0, 0
  WIRE  84, 0, 0
  {
   NET 83
   VTX 81, 82
  }
  VTX  85, 0, 0
  {
   COORD (440,780)
  }
  VTX  86, 0, 0
  {
   COORD (740,780)
  }
  NET WIRE  87, 0, 0
  WIRE  88, 0, 0
  {
   NET 87
   VTX 85, 86
  }
  VTX  89, 0, 0
  {
   COORD (740,540)
  }
  WIRE  90, 0, 0
  {
   NET 87
   VTX 86, 89
  }
  VTX  91, 0, 0
  {
   COORD (820,540)
  }
  WIRE  92, 0, 0
  {
   NET 87
   VTX 89, 91
  }
  VTX  93, 0, 0
  {
   COORD (680,540)
  }
  VTX  94, 0, 0
  {
   COORD (700,540)
  }
  NET WIRE  95, 0, 0
  WIRE  96, 0, 0
  {
   NET 95
   VTX 93, 94
  }
  VTX  97, 0, 0
  {
   COORD (700,680)
  }
  WIRE  98, 0, 0
  {
   NET 95
   VTX 94, 97
  }
  VTX  99, 0, 0
  {
   COORD (1060,680)
  }
  WIRE  100, 0, 0
  {
   NET 95
   VTX 97, 99
  }
  VTX  101, 0, 0
  {
   COORD (940,540)
  }
  VTX  102, 0, 0
  {
   COORD (1020,540)
  }
  NET WIRE  103, 0, 0
  WIRE  104, 0, 0
  {
   NET 103
   VTX 101, 102
  }
  VTX  105, 0, 0
  {
   COORD (1020,640)
  }
  WIRE  106, 0, 0
  {
   NET 103
   VTX 102, 105
  }
  VTX  107, 0, 0
  {
   COORD (1060,640)
  }
  WIRE  108, 0, 0
  {
   NET 103
   VTX 105, 107
  }
  NET WIRE  111, 0, 0
  VTX  155, 0, 0
  {
   COORD (1220,660)
  }
  VTX  156, 0, 0
  {
   COORD (1420,660)
  }
  WIRE  157, 0, 0
  {
   NET 111
   VTX 155, 156
  }
  VTX  158, 0, 0
  {
   COORD (940,500)
  }
  VTX  159, 0, 0
  {
   COORD (1420,500)
  }
  NET WIRE  160, 0, 0
  WIRE  161, 0, 0
  {
   NET 160
   VTX 158, 159
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1282850256"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  190, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Data:"
   RECT (1180,1384,1253,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  191, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1310,1393,1448,1428)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  TEXT  192, 0, 0
  {
   PAGEALIGN 10
   TEXT "Titulo:"
   RECT (1179,1444,1268,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  193, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1453,1407,1488)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  LINE  194, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1500), (1170,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  195, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  196, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  LINE  197, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1380), (1300,1500) )
  }
  LINE  198, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1260), (2000,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  199, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2000,1500), (2000,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  200, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1500), (2000,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  201, 0, 0
  {
   PAGEALIGN 10
   TEXT "PCS-2307: Organização de Computadores"
   RECT (1420,1300,1986,1335)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  202, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1400,1260), (1400,1380) )
  }
  LINE  203, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1860,1380), (1860,1440) )
  }
  TEXT  204, 0, 0
  {
   PAGEALIGN 10
   TEXT "Pagina:"
   RECT (1718,1384,1822,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  205, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT"
   RECT (1876,1382,1998,1442)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  206, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1700,1380), (1700,1440) )
  }
  LINKBMPPICT  207, 0, 0
  {
   FILENAME ".\\..\\..\\..\\DAT\\#LARC.bmp"
   RECT (1180,1280,1380,1360)
  }
 }
 
}

