

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct 30 17:12:59 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.542 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1299530746|  1299530746|  12.995 sec|  12.995 sec|  1299530747|  1299530747|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |                             |                  |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |           Instance          |      Module      |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_srcnn_Pipeline_1_fu_234  |srcnn_Pipeline_1  |     4161602|     4161602|   41.616 ms|   41.616 ms|     4161602|     4161602|       no|
        |grp_srcnn_Pipeline_2_fu_241  |srcnn_Pipeline_2  |     2080802|     2080802|   20.808 ms|   20.808 ms|     2080802|     2080802|       no|
        |grp_srcnn_Pipeline_3_fu_248  |srcnn_Pipeline_3  |       65027|       65027|    0.650 ms|    0.650 ms|       65027|       65027|       no|
        |grp_conv1_fu_255             |conv1             |  1111694626|  1111694626|  11.117 sec|  11.117 sec|  1111694626|  1111694626|       no|
        |grp_conv2_fu_269             |conv2             |   121281526|   121281526|   1.213 sec|   1.213 sec|   121281526|   121281526|       no|
        |grp_conv3_fu_299             |conv3             |    60247126|    60247126|   0.602 sec|   0.602 sec|    60247126|    60247126|       no|
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       91|    16|   46774|   41001|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     794|    -|
|Register         |        -|     -|     934|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       91|    16|   47708|   41795|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       31|     1|      20|      35|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                      |control_s_axi                   |        0|   0|    736|   1320|    0|
    |grp_conv1_fu_255                     |conv1                           |       40|   2|   1621|   3040|    0|
    |grp_conv2_fu_269                     |conv2                           |       38|   7|   2969|   5085|    0|
    |grp_conv3_fu_299                     |conv3                           |        9|   2|  40195|  30206|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U158  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U160     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U159   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |gmem_m_axi_U                         |gmem_m_axi                      |        4|   0|    830|    694|    0|
    |grp_srcnn_Pipeline_1_fu_234          |srcnn_Pipeline_1                |        0|   0|     25|    107|    0|
    |grp_srcnn_Pipeline_2_fu_241          |srcnn_Pipeline_2                |        0|   0|     24|    105|    0|
    |grp_srcnn_Pipeline_3_fu_248          |srcnn_Pipeline_3                |        0|   0|     19|     95|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                |       91|  16|  46774|  41001|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  173|         39|    1|         39|
    |gmem_ARADDR        |   26|          5|   64|        320|
    |gmem_ARLEN         |   26|          5|   32|        160|
    |gmem_ARVALID       |   26|          5|    1|          5|
    |gmem_AWADDR        |   54|         10|   64|        640|
    |gmem_AWLEN         |   54|         10|   32|        320|
    |gmem_AWVALID       |   43|          8|    1|          8|
    |gmem_BREADY        |   43|          8|    1|          8|
    |gmem_RREADY        |   26|          5|    1|          5|
    |gmem_WDATA         |   37|          7|   32|        224|
    |gmem_WSTRB         |   37|          7|    4|         28|
    |gmem_WVALID        |   37|          7|    1|          7|
    |gmem_blk_n_AR      |    9|          2|    1|          2|
    |gmem_blk_n_AW      |    9|          2|    1|          2|
    |gmem_blk_n_B       |    9|          2|    1|          2|
    |gmem_blk_n_R       |    9|          2|    1|          2|
    |grp_fu_493_ce      |   20|          4|    1|          4|
    |grp_fu_493_p0      |   20|          4|   32|        128|
    |grp_fu_493_p1      |   20|          4|   32|        128|
    |grp_fu_497_ce      |   20|          4|    1|          4|
    |grp_fu_497_p0      |   20|          4|   32|        128|
    |grp_fu_497_p1      |   20|          4|   32|        128|
    |grp_fu_501_ce      |   14|          3|    1|          3|
    |grp_fu_501_opcode  |   14|          3|    5|         15|
    |grp_fu_501_p0      |   14|          3|   32|         96|
    |grp_fu_501_p1      |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  794|        160|  438|       2502|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  38|   0|   38|          0|
    |conv1_biases_read_reg_429                 |  64|   0|   64|          0|
    |conv1_output_ftmap_read_reg_423           |  64|   0|   64|          0|
    |conv1_weights_read_reg_434                |  64|   0|   64|          0|
    |conv2_biases_read_reg_413                 |  64|   0|   64|          0|
    |conv2_output_ftmap_read_reg_407           |  64|   0|   64|          0|
    |conv2_weights_read_reg_418                |  64|   0|   64|          0|
    |conv3_weights_read_reg_402                |  64|   0|   64|          0|
    |empty_48_reg_488                          |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_483                  |  32|   0|   32|          0|
    |gmem_addr_3_reg_462                       |  64|   0|   64|          0|
    |grp_conv1_fu_255_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_fu_269_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv3_fu_299_ap_start_reg             |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_1_fu_234_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_2_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_3_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |input_ftmap_read_reg_439                  |  64|   0|   64|          0|
    |output_ftmap_read_reg_397                 |  64|   0|   64|          0|
    |trunc_ln1_reg_450                         |  62|   0|   62|          0|
    |trunc_ln2_reg_456                         |  62|   0|   62|          0|
    |trunc_ln_reg_444                          |  62|   0|   62|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 934|   0|  934|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:6]   --->   Operation 39 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases" [src/srcnn.cpp:6]   --->   Operation 40 'read' 'conv3_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:6]   --->   Operation 41 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 42 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases" [src/srcnn.cpp:6]   --->   Operation 43 'read' 'conv2_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:6]   --->   Operation 44 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 45 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases" [src/srcnn.cpp:6]   --->   Operation 46 'read' 'conv1_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:6]   --->   Operation 47 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:6]   --->   Operation 48 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:34]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:35]   --->   Operation 50 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:36]   --->   Operation 51 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_biases_read, i32 2, i32 63" [src/srcnn.cpp:6]   --->   Operation 52 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [src/srcnn.cpp:6]   --->   Operation 53 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %p_cast_cast" [src/srcnn.cpp:6]   --->   Operation 54 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln" [src/srcnn.cpp:34]   --->   Operation 55 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln34" [src/srcnn.cpp:34]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i32 4161600" [src/srcnn.cpp:34]   --->   Operation 57 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln34 = call void @srcnn_Pipeline_1, i32 %gmem, i62 %trunc_ln" [src/srcnn.cpp:34]   --->   Operation 58 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln34 = call void @srcnn_Pipeline_1, i32 %gmem, i62 %trunc_ln" [src/srcnn.cpp:34]   --->   Operation 59 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [5/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 60 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 61 [4/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 61 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [3/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 62 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 63 [2/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 63 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 64 [1/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 64 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i62 %trunc_ln1" [src/srcnn.cpp:35]   --->   Operation 65 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln35" [src/srcnn.cpp:35]   --->   Operation 66 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (7.30ns)   --->   "%empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_1, i32 2080800" [src/srcnn.cpp:35]   --->   Operation 67 'writereq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln35 = call void @srcnn_Pipeline_2, i32 %gmem, i62 %trunc_ln1" [src/srcnn.cpp:35]   --->   Operation 68 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln35 = call void @srcnn_Pipeline_2, i32 %gmem, i62 %trunc_ln1" [src/srcnn.cpp:35]   --->   Operation 69 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 70 [5/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 70 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 71 [4/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 71 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 72 [3/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 72 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 73 [2/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 73 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 74 [1/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 74 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln2" [src/srcnn.cpp:36]   --->   Operation 75 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln36" [src/srcnn.cpp:36]   --->   Operation 76 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (7.30ns)   --->   "%empty_46 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_2, i32 65025" [src/srcnn.cpp:36]   --->   Operation 77 'writereq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln36 = call void @srcnn_Pipeline_3, i32 %gmem, i62 %trunc_ln2" [src/srcnn.cpp:36]   --->   Operation 78 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln36 = call void @srcnn_Pipeline_3, i32 %gmem, i62 %trunc_ln2" [src/srcnn.cpp:36]   --->   Operation 79 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 80 [5/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [src/srcnn.cpp:39]   --->   Operation 80 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 81 [4/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [src/srcnn.cpp:39]   --->   Operation 81 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 82 [3/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [src/srcnn.cpp:39]   --->   Operation 82 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 83 [2/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [src/srcnn.cpp:39]   --->   Operation 83 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 84 [1/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [src/srcnn.cpp:39]   --->   Operation 84 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln39 = call void @conv1, i32 %gmem, i64 %input_ftmap_read, i64 %conv1_weights_read, i64 %conv1_biases_read, i64 %conv1_output_ftmap_read, i32 %output_fm_buffer_1, i32 %input_fm_buffer_2_0" [src/srcnn.cpp:39]   --->   Operation 85 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln39 = call void @conv1, i32 %gmem, i64 %input_ftmap_read, i64 %conv1_weights_read, i64 %conv1_biases_read, i64 %conv1_output_ftmap_read, i32 %output_fm_buffer_1, i32 %input_fm_buffer_2_0" [src/srcnn.cpp:39]   --->   Operation 86 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln42 = call void @conv2, i32 %gmem, i64 %conv1_output_ftmap_read, i64 %conv2_weights_read, i64 %conv2_biases_read, i64 %conv2_output_ftmap_read, i32 %output_fm_buffer, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/srcnn.cpp:42]   --->   Operation 87 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln42 = call void @conv2, i32 %gmem, i64 %conv1_output_ftmap_read, i64 %conv2_weights_read, i64 %conv2_biases_read, i64 %conv2_output_ftmap_read, i32 %output_fm_buffer, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/srcnn.cpp:42]   --->   Operation 88 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 89 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [src/srcnn.cpp:6]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 90 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [src/srcnn.cpp:6]   --->   Operation 90 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 91 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [src/srcnn.cpp:6]   --->   Operation 91 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 92 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [src/srcnn.cpp:6]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 93 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [src/srcnn.cpp:6]   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 94 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [src/srcnn.cpp:6]   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 95 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [src/srcnn.cpp:6]   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 96 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [src/srcnn.cpp:6]   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 97 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_3" [src/srcnn.cpp:6]   --->   Operation 97 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 98 [1/1] (0.00ns)   --->   "%empty_48 = bitcast i32 %gmem_addr_3_read" [src/srcnn.cpp:6]   --->   Operation 98 'bitcast' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln45 = call void @conv3, i32 %gmem, i64 %conv2_output_ftmap_read, i64 %conv3_weights_read, i32 %empty_48, i64 %output_ftmap_read, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 99 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 100 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [src/srcnn.cpp:6]   --->   Operation 100 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_14, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_3, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_18, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_19, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_20, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_21, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_22, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_24, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_25, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_15, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_26, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv3, i32 %gmem, i64 %conv2_output_ftmap_read, i64 %conv3_weights_read, i32 %empty_48, i64 %output_ftmap_read, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 124 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [src/srcnn.cpp:47]   --->   Operation 125 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_read       (read         ) [ 001111111111111111111111111111111111111]
conv3_biases_read       (read         ) [ 000000000000000000000000000000000000000]
conv3_weights_read      (read         ) [ 001111111111111111111111111111111111111]
conv2_output_ftmap_read (read         ) [ 001111111111111111111111111111111111111]
conv2_biases_read       (read         ) [ 001111111111111111111111111100000000000]
conv2_weights_read      (read         ) [ 001111111111111111111111111100000000000]
conv1_output_ftmap_read (read         ) [ 001111111111111111111111111100000000000]
conv1_biases_read       (read         ) [ 001111111111111111111111110000000000000]
conv1_weights_read      (read         ) [ 001111111111111111111111110000000000000]
input_ftmap_read        (read         ) [ 001111111111111111111111110000000000000]
trunc_ln                (partselect   ) [ 001110000000000000000000000000000000000]
trunc_ln1               (partselect   ) [ 001111111111000000000000000000000000000]
trunc_ln2               (partselect   ) [ 001111111111111111100000000000000000000]
p_cast                  (partselect   ) [ 000000000000000000000000000000000000000]
p_cast_cast             (sext         ) [ 000000000000000000000000000000000000000]
gmem_addr_3             (getelementptr) [ 001111111111111111111111111111111111100]
sext_ln34               (sext         ) [ 000000000000000000000000000000000000000]
gmem_addr               (getelementptr) [ 000111111100000000000000000000000000000]
empty                   (writereq     ) [ 000000000000000000000000000000000000000]
call_ln34               (call         ) [ 000000000000000000000000000000000000000]
empty_43                (writeresp    ) [ 000000000000000000000000000000000000000]
sext_ln35               (sext         ) [ 000000000000000000000000000000000000000]
gmem_addr_1             (getelementptr) [ 000000000011111110000000000000000000000]
empty_44                (writereq     ) [ 000000000000000000000000000000000000000]
call_ln35               (call         ) [ 000000000000000000000000000000000000000]
empty_45                (writeresp    ) [ 000000000000000000000000000000000000000]
sext_ln36               (sext         ) [ 000000000000000000000000000000000000000]
gmem_addr_2             (getelementptr) [ 000000000000000001111111000000000000000]
empty_46                (writereq     ) [ 000000000000000000000000000000000000000]
call_ln36               (call         ) [ 000000000000000000000000000000000000000]
empty_47                (writeresp    ) [ 000000000000000000000000000000000000000]
call_ln39               (call         ) [ 000000000000000000000000000000000000000]
call_ln42               (call         ) [ 000000000000000000000000000000000000000]
gmem_load_req           (readreq      ) [ 000000000000000000000000000000000000000]
gmem_addr_3_read        (read         ) [ 000000000000000000000000000000000000010]
empty_48                (bitcast      ) [ 000000000000000000000000000000000000001]
spectopmodule_ln6       (spectopmodule) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000000000000]
call_ln45               (call         ) [ 000000000000000000000000000000000000000]
ret_ln47                (ret          ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_weights">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv3_biases">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_ftmap">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="output_ftmap_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv3_biases_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv3_weights_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="36"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv2_output_ftmap_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv2_biases_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv2_weights_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv1_output_ftmap_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv1_biases_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_biases_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv1_weights_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_ftmap_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_writeresp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="23" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_43/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_writeresp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="22" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_44/9 empty_45/12 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_writeresp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="17" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_46/16 empty_47/19 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_readreq_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="27"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/28 "/>
</bind>
</comp>

<comp id="229" class="1004" name="gmem_addr_3_read_read_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="35"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/36 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_srcnn_Pipeline_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="62" slack="2"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_srcnn_Pipeline_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="62" slack="9"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_srcnn_Pipeline_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="62" slack="16"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/17 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_conv1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="64" slack="23"/>
<pin id="259" dir="0" index="3" bw="64" slack="23"/>
<pin id="260" dir="0" index="4" bw="64" slack="23"/>
<pin id="261" dir="0" index="5" bw="64" slack="23"/>
<pin id="262" dir="0" index="6" bw="32" slack="0"/>
<pin id="263" dir="0" index="7" bw="32" slack="0"/>
<pin id="264" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/24 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_conv2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="64" slack="25"/>
<pin id="273" dir="0" index="3" bw="64" slack="25"/>
<pin id="274" dir="0" index="4" bw="64" slack="25"/>
<pin id="275" dir="0" index="5" bw="64" slack="25"/>
<pin id="276" dir="0" index="6" bw="32" slack="0"/>
<pin id="277" dir="0" index="7" bw="32" slack="0"/>
<pin id="278" dir="0" index="8" bw="32" slack="0"/>
<pin id="279" dir="0" index="9" bw="32" slack="0"/>
<pin id="280" dir="0" index="10" bw="32" slack="0"/>
<pin id="281" dir="0" index="11" bw="32" slack="0"/>
<pin id="282" dir="0" index="12" bw="32" slack="0"/>
<pin id="283" dir="0" index="13" bw="32" slack="0"/>
<pin id="284" dir="0" index="14" bw="32" slack="0"/>
<pin id="285" dir="0" index="15" bw="32" slack="0"/>
<pin id="286" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/26 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_conv3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="64" slack="36"/>
<pin id="303" dir="0" index="3" bw="64" slack="36"/>
<pin id="304" dir="0" index="4" bw="32" slack="0"/>
<pin id="305" dir="0" index="5" bw="64" slack="36"/>
<pin id="306" dir="0" index="6" bw="32" slack="0"/>
<pin id="307" dir="0" index="7" bw="32" slack="0"/>
<pin id="308" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/37 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="62" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="62" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="3" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="62" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="62" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="62" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="62" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_cast_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="62" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="gmem_addr_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="1" index="2" bw="64" slack="27"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln34_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="62" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="gmem_addr_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln35_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="62" slack="8"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="gmem_addr_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln36_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="62" slack="15"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/16 "/>
</bind>
</comp>

<comp id="386" class="1004" name="gmem_addr_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/16 "/>
</bind>
</comp>

<comp id="393" class="1004" name="empty_48_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_48/37 "/>
</bind>
</comp>

<comp id="397" class="1005" name="output_ftmap_read_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="36"/>
<pin id="399" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="402" class="1005" name="conv3_weights_read_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="36"/>
<pin id="404" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="407" class="1005" name="conv2_output_ftmap_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="25"/>
<pin id="409" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_read "/>
</bind>
</comp>

<comp id="413" class="1005" name="conv2_biases_read_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="25"/>
<pin id="415" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="conv2_biases_read "/>
</bind>
</comp>

<comp id="418" class="1005" name="conv2_weights_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="25"/>
<pin id="420" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="conv1_output_ftmap_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="23"/>
<pin id="425" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_read "/>
</bind>
</comp>

<comp id="429" class="1005" name="conv1_biases_read_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="23"/>
<pin id="431" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv1_biases_read "/>
</bind>
</comp>

<comp id="434" class="1005" name="conv1_weights_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="23"/>
<pin id="436" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="input_ftmap_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="23"/>
<pin id="441" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="444" class="1005" name="trunc_ln_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="62" slack="1"/>
<pin id="446" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="450" class="1005" name="trunc_ln1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="62" slack="8"/>
<pin id="452" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="62" slack="15"/>
<pin id="458" dir="1" index="1" bw="62" slack="15"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="gmem_addr_3_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="27"/>
<pin id="464" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="468" class="1005" name="gmem_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="3"/>
<pin id="470" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="gmem_addr_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="3"/>
<pin id="475" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="gmem_addr_2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="3"/>
<pin id="480" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="gmem_addr_3_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="empty_48_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_48 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="496" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add_i/3 add/7 add56_2/16 add56_4/25 add56_6/34 add_i/12 add23_i/16 add/14 add57_1/18 add57_2/22 add57_3/26 add57_4/30 add57_5/34 add57_6/38 add57_7/42 add_0_1/46 add57_1_0_1/50 add57_2_0_1/54 add57_3_0_1/58 add57_4_0_1/62 add57_5_0_1/66 add57_6_0_1/70 add57_7_0_1/74 add_0_2/78 add57_1_0_2/82 add57_2_0_2/86 add57_3_0_2/90 add57_4_0_2/94 add57_5_0_2/98 add57_6_0_2/102 add57_7_0_2/106 add_0_3/110 add57_1_0_3/114 add57_2_0_3/118 add57_3_0_3/122 add57_4_0_3/126 add57_5_0_3/130 add57_6_0_3/134 add57_7_0_3/138 add_0_4/142 add57_1_0_4/146 add57_2_0_4/150 add57_3_0_4/154 add57_4_0_4/158 add57_5_0_4/162 add57_6_0_4/166 add57_7_0_4/170 add_1/174 add57_1_1/178 add57_2_1/182 add57_3_1/186 add57_4_1/190 add57_5_1/194 add57_6_1/198 add57_7_1/202 add_1_1/206 add57_1_1_1/210 add57_2_1_1/215 add57_3_1_1/219 add57_4_1_1/223 add57_5_1_1/227 add57_6_1_1/231 add57_7_1_1/235 add_1_2/239 add57_1_1_2/243 add57_2_1_2/247 add57_3_1_2/251 add57_4_1_2/255 add57_5_1_2/259 add57_6_1_2/263 add57_7_1_2/267 add_1_3/271 add57_1_1_3/275 add57_2_1_3/279 add57_3_1_3/283 add57_4_1_3/287 add57_5_1_3/291 add57_6_1_3/295 add57_7_1_3/299 add_1_4/303 add57_1_1_4/307 add57_2_1_4/311 add57_3_1_4/315 add57_4_1_4/319 add57_5_1_4/323 add57_6_1_4/327 add57_7_1_4/331 add_2/335 add57_1_2/339 add57_2_2/343 add57_3_2/347 add57_4_2/351 add57_5_2/355 add57_6_2/359 add57_7_2/363 add_2_1/367 add57_1_2_1/371 add57_2_2_1/375 add57_3_2_1/379 add57_4_2_1/383 add57_5_2_1/387 add57_6_2_1/391 add57_7_2_1/395 add_2_2/399 add57_1_2_2/403 add57_2_2_2/407 add57_3_2_2/411 add57_4_2_2/416 add57_5_2_2/420 add57_6_2_2/424 add57_7_2_2/428 add_2_3/432 add57_1_2_3/436 add57_2_2_3/440 add57_3_2_3/444 add57_4_2_3/448 add57_5_2_3/452 add57_6_2_3/456 add57_7_2_3/460 add_2_4/464 add57_1_2_4/468 add57_2_2_4/472 add57_3_2_4/476 add57_4_2_4/480 add57_5_2_4/484 add57_6_2_4/488 add57_7_2_4/492 add_3/496 add57_1_3/500 add57_2_3/504 add57_3_3/508 add57_4_3/512 add57_5_3/516 add57_6_3/520 add57_7_3/524 add_3_1/528 add57_1_3_1/532 add57_2_3_1/536 add57_3_3_1/540 add57_4_3_1/544 add57_5_3_1/548 add57_6_3_1/552 add57_7_3_1/556 add_3_2/560 add57_1_3_2/564 add57_2_3_2/568 add57_3_3_2/572 add57_4_3_2/576 add57_5_3_2/580 add57_6_3_2/584 add57_7_3_2/588 add_3_3/592 add57_1_3_3/596 add57_2_3_3/600 add57_3_3_3/604 add57_4_3_3/608 add57_5_3_3/612 add57_6_3_3/617 add57_7_3_3/621 add_3_4/625 add57_1_3_4/629 add57_2_3_4/633 add57_3_3_4/637 add57_4_3_4/641 add57_5_3_4/645 add57_6_3_4/649 add57_7_3_4/653 add_4/657 add57_1_4/661 add57_2_4/665 add57_3_4/669 add57_4_4/673 add57_5_4/677 add57_6_4/681 add57_7_4/685 add_4_1/689 add57_1_4_1/693 add57_2_4_1/697 add57_3_4_1/701 add57_4_4_1/705 add57_5_4_1/709 add57_6_4_1/713 add57_7_4_1/717 add_4_2/721 add57_1_4_2/725 add57_2_4_2/729 add57_3_4_2/733 add57_4_4_2/737 add57_5_4_2/741 add57_6_4_2/745 add57_7_4_2/749 add_4_3/753 add57_1_4_3/757 add57_2_4_3/761 add57_3_4_3/765 add57_4_4_3/769 add57_5_4_3/773 add57_6_4_3/777 add57_7_4_3/781 add_4_4/785 add57_1_4_4/789 add57_2_4_4/793 add57_3_4_4/797 add57_4_4_4/801 add57_5_4_4/805 add57_6_4_4/809 add57_7_4_4/813 add_i/3 add23_i/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="500" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 mul/4 mul49_2/5 mul49_4/6 mul49_6/7 mul/11 mul50_1/12 mul50_2/13 mul50_3/14 mul50_4/15 mul50_5/16 mul50_6/17 mul50_7/18 mul_0_1/19 mul50_1_0_1/20 mul50_2_0_1/21 mul50_3_0_1/22 mul50_4_0_1/23 mul50_5_0_1/24 mul50_6_0_1/25 mul50_7_0_1/26 mul_0_2/27 mul50_1_0_2/28 mul50_2_0_2/29 mul50_3_0_2/30 mul50_4_0_2/31 mul50_5_0_2/32 mul50_6_0_2/33 mul50_7_0_2/34 mul_0_3/35 mul50_1_0_3/36 mul50_2_0_3/37 mul50_3_0_3/38 mul50_4_0_3/39 mul50_5_0_3/40 mul50_6_0_3/41 mul50_7_0_3/42 mul_0_4/43 mul50_1_0_4/44 mul50_2_0_4/45 mul50_3_0_4/46 mul50_4_0_4/47 mul50_5_0_4/48 mul50_6_0_4/49 mul50_7_0_4/50 mul_1/51 mul50_1_1/52 mul50_2_1/53 mul50_3_1/54 mul50_4_1/55 mul50_5_1/56 mul50_6_1/57 mul50_7_1/58 mul_1_1/59 mul50_1_1_1/60 mul50_2_1_1/61 mul50_3_1_1/62 mul50_4_1_1/63 mul50_5_1_1/64 mul50_6_1_1/65 mul50_7_1_1/66 mul_1_2/67 mul50_1_1_2/68 mul50_2_1_2/69 mul50_3_1_2/70 mul50_4_1_2/71 mul50_5_1_2/72 mul50_6_1_2/73 mul50_7_1_2/74 mul_1_3/75 mul50_1_1_3/76 mul50_2_1_3/77 mul50_3_1_3/78 mul50_4_1_3/79 mul50_5_1_3/80 mul50_6_1_3/81 mul50_7_1_3/82 mul_1_4/83 mul50_1_1_4/84 mul50_2_1_4/85 mul50_3_1_4/86 mul50_4_1_4/87 mul50_5_1_4/88 mul50_6_1_4/89 mul50_7_1_4/90 mul_2/91 mul50_1_2/92 mul50_2_2/93 mul50_3_2/94 mul50_4_2/95 mul50_5_2/96 mul50_6_2/97 mul50_7_2/98 mul_2_1/99 mul50_1_2_1/100 mul50_2_2_1/101 mul50_3_2_1/102 mul50_4_2_1/103 mul50_5_2_1/104 mul50_6_2_1/105 mul50_7_2_1/106 mul_2_2/107 mul50_1_2_2/108 mul50_2_2_2/109 mul50_3_2_2/110 mul50_4_2_2/111 mul50_5_2_2/112 mul50_6_2_2/113 mul50_7_2_2/114 mul_2_3/115 mul50_1_2_3/116 mul50_2_2_3/117 mul50_3_2_3/118 mul50_4_2_3/119 mul50_5_2_3/120 mul50_6_2_3/121 mul50_7_2_3/122 mul_2_4/123 mul50_1_2_4/124 mul50_2_2_4/125 mul50_3_2_4/126 mul50_4_2_4/127 mul50_5_2_4/128 mul50_6_2_4/129 mul50_7_2_4/130 mul_3/131 mul50_1_3/132 mul50_2_3/133 mul50_3_3/134 mul50_4_3/135 mul50_5_3/136 mul50_6_3/137 mul50_7_3/138 mul_3_1/139 mul50_1_3_1/140 mul50_2_3_1/141 mul50_3_3_1/142 mul50_4_3_1/143 mul50_5_3_1/144 mul50_6_3_1/145 mul50_7_3_1/146 mul_3_2/147 mul50_1_3_2/148 mul50_2_3_2/149 mul50_3_3_2/150 mul50_4_3_2/151 mul50_5_3_2/152 mul50_6_3_2/153 mul50_7_3_2/154 mul_3_3/155 mul50_1_3_3/156 mul50_2_3_3/157 mul50_3_3_3/158 mul50_4_3_3/159 mul50_5_3_3/160 mul50_6_3_3/161 mul50_7_3_3/162 mul_3_4/163 mul50_1_3_4/164 mul50_2_3_4/165 mul50_3_3_4/166 mul50_4_3_4/167 mul50_5_3_4/168 mul50_6_3_4/169 mul50_7_3_4/170 mul_4/171 mul50_1_4/172 mul50_2_4/173 mul50_3_4/174 mul50_4_4/175 mul50_5_4/176 mul50_6_4/177 mul50_7_4/178 mul_4_1/179 mul50_1_4_1/180 mul50_2_4_1/181 mul50_3_4_1/182 mul50_4_4_1/183 mul50_5_4_1/184 mul50_6_4_1/185 mul50_7_4_1/186 mul_4_2/187 mul50_1_4_2/188 mul50_2_4_2/189 mul50_3_4_2/190 mul50_4_4_2/191 mul50_5_4_2/192 mul50_6_4_2/193 mul50_7_4_2/194 mul_4_3/195 mul50_1_4_3/196 mul50_2_4_3/197 mul50_3_4_3/198 mul50_4_4_3/199 mul50_5_4_3/200 mul50_6_4_3/201 mul50_7_4_3/202 mul_4_4/203 mul50_1_4_4/204 mul50_2_4_4/205 mul50_3_4_4/206 mul50_4_4_4/207 mul50_5_4_4/208 mul50_6_4_4/209 mul50_7_4_4/210 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/7 tmp_4/20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="64" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="64" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="227"><net_src comp="78" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="80" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="82" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="62" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="72" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="265"><net_src comp="74" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="0" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="255" pin=6"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="255" pin=7"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="269" pin=6"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="269" pin=7"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="269" pin=8"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="269" pin=9"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="269" pin=10"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="269" pin=11"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="269" pin=12"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="269" pin=13"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="269" pin=14"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="269" pin=15"/></net>

<net id="309"><net_src comp="84" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="299" pin=6"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="299" pin=7"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="174" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="156" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="138" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="144" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="343" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="0" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="370"><net_src comp="0" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="376" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="390"><net_src comp="0" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="386" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="299" pin=4"/></net>

<net id="400"><net_src comp="138" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="299" pin=5"/></net>

<net id="405"><net_src comp="150" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="299" pin=3"/></net>

<net id="410"><net_src comp="156" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="269" pin=5"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="416"><net_src comp="162" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="421"><net_src comp="168" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="426"><net_src comp="174" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="255" pin=5"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="432"><net_src comp="180" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="437"><net_src comp="186" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="442"><net_src comp="192" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="447"><net_src comp="313" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="453"><net_src comp="323" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="459"><net_src comp="333" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="465"><net_src comp="357" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="471"><net_src comp="366" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="476"><net_src comp="376" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="481"><net_src comp="386" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="486"><net_src comp="229" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="491"><net_src comp="393" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="299" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 37 38 }
	Port: output_fm_buffer_1 | {24 25 }
	Port: input_fm_buffer_2_0 | {24 25 }
	Port: output_fm_buffer | {26 27 }
	Port: input_fm_buffer_1 | {26 27 }
	Port: weights_buffer_0_0_0 | {26 27 }
	Port: weights_buffer_0_0_1 | {26 27 }
	Port: weights_buffer_0_0_2 | {26 27 }
	Port: weights_buffer_0_0_3 | {26 27 }
	Port: weights_buffer_0_0_4 | {26 27 }
	Port: weights_buffer_0_0_5 | {26 27 }
	Port: weights_buffer_0_0_6 | {26 27 }
	Port: weights_buffer_0_0_7 | {26 27 }
	Port: output_fm_buffer_0 | {37 38 }
	Port: input_fm_buffer | {37 38 }
 - Input state : 
	Port: srcnn : gmem | {24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
	Port: srcnn : input_ftmap | {1 }
	Port: srcnn : conv1_weights | {1 }
	Port: srcnn : conv1_biases | {1 }
	Port: srcnn : conv1_output_ftmap | {1 }
	Port: srcnn : conv2_weights | {1 }
	Port: srcnn : conv2_biases | {1 }
	Port: srcnn : conv2_output_ftmap | {1 }
	Port: srcnn : conv3_weights | {1 }
	Port: srcnn : conv3_biases | {1 }
	Port: srcnn : output_ftmap | {1 }
	Port: srcnn : output_fm_buffer_1 | {24 25 }
	Port: srcnn : input_fm_buffer_2_0 | {24 25 }
	Port: srcnn : output_fm_buffer | {26 27 }
	Port: srcnn : input_fm_buffer_1 | {26 27 }
	Port: srcnn : weights_buffer_0_0_0 | {26 27 }
	Port: srcnn : weights_buffer_0_0_1 | {26 27 }
	Port: srcnn : weights_buffer_0_0_2 | {26 27 }
	Port: srcnn : weights_buffer_0_0_3 | {26 27 }
	Port: srcnn : weights_buffer_0_0_4 | {26 27 }
	Port: srcnn : weights_buffer_0_0_5 | {26 27 }
	Port: srcnn : weights_buffer_0_0_6 | {26 27 }
	Port: srcnn : weights_buffer_0_0_7 | {26 27 }
	Port: srcnn : output_fm_buffer_0 | {37 38 }
	Port: srcnn : input_fm_buffer | {37 38 }
  - Chain level:
	State 1
		p_cast_cast : 1
		gmem_addr_3 : 2
	State 2
		gmem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		gmem_addr_1 : 1
		empty_44 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		gmem_addr_2 : 1
		empty_46 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		call_ln45 : 1
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |     grp_srcnn_Pipeline_1_fu_234     |    0    |    0    |    54   |    58   |
|          |     grp_srcnn_Pipeline_2_fu_241     |    0    |    0    |    53   |    56   |
|   call   |     grp_srcnn_Pipeline_3_fu_248     |    0    |    0    |    48   |    46   |
|          |           grp_conv1_fu_255          |    14   |  7.686  |   2417  |   2749  |
|          |           grp_conv2_fu_269          |    19   |  14.58  |   3811  |   4001  |
|          |           grp_conv3_fu_299          |    14   | 47.2905 |  39742  |  27507  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fadd   |              grp_fu_493             |    2    |    0    |   227   |   214   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fmul   |              grp_fu_497             |    3    |    0    |   128   |   135   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |    output_ftmap_read_read_fu_138    |    0    |    0    |    0    |    0    |
|          |    conv3_biases_read_read_fu_144    |    0    |    0    |    0    |    0    |
|          |    conv3_weights_read_read_fu_150   |    0    |    0    |    0    |    0    |
|          | conv2_output_ftmap_read_read_fu_156 |    0    |    0    |    0    |    0    |
|          |    conv2_biases_read_read_fu_162    |    0    |    0    |    0    |    0    |
|   read   |    conv2_weights_read_read_fu_168   |    0    |    0    |    0    |    0    |
|          | conv1_output_ftmap_read_read_fu_174 |    0    |    0    |    0    |    0    |
|          |    conv1_biases_read_read_fu_180    |    0    |    0    |    0    |    0    |
|          |    conv1_weights_read_read_fu_186   |    0    |    0    |    0    |    0    |
|          |     input_ftmap_read_read_fu_192    |    0    |    0    |    0    |    0    |
|          |     gmem_addr_3_read_read_fu_229    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |         grp_writeresp_fu_198        |    0    |    0    |    0    |    0    |
| writeresp|         grp_writeresp_fu_206        |    0    |    0    |    0    |    0    |
|          |         grp_writeresp_fu_214        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|  readreq |          grp_readreq_fu_222         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           trunc_ln_fu_313           |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln1_fu_323          |    0    |    0    |    0    |    0    |
|          |           trunc_ln2_fu_333          |    0    |    0    |    0    |    0    |
|          |            p_cast_fu_343            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          p_cast_cast_fu_353         |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln34_fu_363          |    0    |    0    |    0    |    0    |
|          |           sext_ln35_fu_373          |    0    |    0    |    0    |    0    |
|          |           sext_ln36_fu_383          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fcmp   |              grp_fu_501             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    52   | 69.5565 |  46480  |  34766  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|   input_fm_buffer  |    8   |    0   |    0   |    0   |
|  input_fm_buffer_1 |    8   |    0   |    0   |    0   |
| input_fm_buffer_2_0|    2   |    0   |    0   |    0   |
|  output_fm_buffer  |   22   |    0   |    0   |    0   |
| output_fm_buffer_0 |    1   |    0   |    0   |    0   |
| output_fm_buffer_1 |   38   |    0   |    0   |    0   |
|weights_buffer_0_0_0|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_1|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_2|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_3|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_4|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_5|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_6|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_7|    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   87   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   conv1_biases_read_reg_429   |   64   |
|conv1_output_ftmap_read_reg_423|   64   |
|   conv1_weights_read_reg_434  |   64   |
|   conv2_biases_read_reg_413   |   64   |
|conv2_output_ftmap_read_reg_407|   64   |
|   conv2_weights_read_reg_418  |   64   |
|   conv3_weights_read_reg_402  |   64   |
|        empty_48_reg_488       |   32   |
|      gmem_addr_1_reg_473      |   32   |
|      gmem_addr_2_reg_478      |   32   |
|    gmem_addr_3_read_reg_483   |   32   |
|      gmem_addr_3_reg_462      |   32   |
|       gmem_addr_reg_468       |   32   |
|    input_ftmap_read_reg_439   |   64   |
|   output_ftmap_read_reg_397   |   64   |
|       trunc_ln1_reg_450       |   62   |
|       trunc_ln2_reg_456       |   62   |
|        trunc_ln_reg_444       |   62   |
+-------------------------------+--------+
|             Total             |   954  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_198 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_198 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_206 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_206 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_214 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_214 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_conv3_fu_299   |  p4  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   262  ||  2.989  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   52   |   69   |  46480 |  34766 |    -   |
|   Memory  |   87   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   954  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   87   |   52   |   72   |  47434 |  34802 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
