0.6
2019.2
Nov  6 2019
21:42:20
/home/alik/repos/DDCA/lab_6_testbench/lab_6_testbench.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/alik/repos/DDCA/lab_6_testbench/lab_6_testbench.srcs/sim_1/imports/lab6_files/ALU_test.v,1683900936,verilog,,,,ALU_test,,,,,,,,
/home/alik/repos/DDCA/lab_6_testbench/lab_6_testbench.srcs/sources_1/imports/new/Alu.v,1682066812,verilog,,/home/alik/repos/DDCA/lab_6_testbench/lab_6_testbench.srcs/sources_1/imports/new/Arithmetic.v,,Alu,,,,,,,,
/home/alik/repos/DDCA/lab_6_testbench/lab_6_testbench.srcs/sources_1/imports/new/Arithmetic.v,1682523852,verilog,,/home/alik/repos/DDCA/lab_6_testbench/lab_6_testbench.srcs/sources_1/imports/new/Logic.v,,Arithmetic,,,,,,,,
/home/alik/repos/DDCA/lab_6_testbench/lab_6_testbench.srcs/sources_1/imports/new/Logic.v,1682524441,verilog,,/home/alik/repos/DDCA/lab_6_testbench/lab_6_testbench.srcs/sim_1/imports/lab6_files/ALU_test.v,,Logic,,,,,,,,
