// Seed: 3431544196
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7
    , id_10,
    output supply1 id_8
);
  wire id_11;
  module_0(
      id_11, id_11
  );
  assign id_7 = id_6 ^ {id_5{1 == id_6}} ? id_0 : 1;
  wire id_12;
endmodule
