# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MfunCode.srcs/sources_1/new/MfunCode.vhd" \
"../../../../MfunCode.srcs/sim_1/new/MfuncCode_tb.vhd" \

# Do not sort compile order
nosort
