# system info dj_tb on 2024.04.22.17:02:58
system_info:
name,value
DEVICE,5CEBA2F17A7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1713819777
#
#
# Files generated for dj_tb on 2024.04.22.17:02:58
files:
filepath,kind,attributes,module,is_top
dj/testbench/dj_tb/simulation/dj_tb.v,VERILOG,,dj_tb,true
dj/testbench/dj_tb/simulation/submodules/dj.v,VERILOG,,dj,false
dj/testbench/dj_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
dj/testbench/dj_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
dj/testbench/dj_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
dj/testbench/dj_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
dj/testbench/dj_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_sink_bfm,false
dj/testbench/dj_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_sink_bfm,false
dj/testbench/dj_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
dj/testbench/dj_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_source_bfm,false
dj/testbench/dj_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_source_bfm,false
dj/testbench/dj_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
dj/testbench/dj_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
dj/testbench/dj_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
dj/testbench/dj_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
dj/testbench/dj_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dj_tb.dj_inst,dj
dj_tb.dj_inst.sc_fifo_0,altera_avalon_sc_fifo
dj_tb.dj_inst.rst_controller,altera_reset_controller
dj_tb.dj_inst_clk_bfm,altera_avalon_clock_source
dj_tb.dj_inst_reset_bfm,altera_avalon_reset_source
dj_tb.dj_inst_sc_fifo_0_almost_empty_bfm,altera_avalon_st_sink_bfm
dj_tb.dj_inst_sc_fifo_0_almost_full_bfm,altera_avalon_st_sink_bfm
dj_tb.dj_inst_sc_fifo_0_out_bfm,altera_avalon_st_sink_bfm
dj_tb.dj_inst_sc_fifo_0_in_bfm,altera_avalon_st_source_bfm
