// Seed: 1671453382
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  wor  id_3,
    input  tri  id_4,
    output wire id_5
);
  wire  id_7 = id_2;
  logic id_8 = id_2#(.id_2(1), .id_2(1), .id_2(1));
endmodule
module module_1 (
    output supply0 id_0
    , id_8,
    input supply1 id_1,
    input wand id_2
    , id_9, id_10,
    input uwire id_3,
    output supply1 id_4,
    output supply1 id_5,
    output wor id_6
);
  tri1 id_11;
  wire [(  -1 'h0 ) : -1] id_12;
  assign id_11 = 1;
  assign id_11 = 1'd0;
  wire id_13;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_6
  );
endmodule
