{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@337:347@HdlStmAssign", "assign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\nassign m_dest_axi_wid = 'h0;\nassign m_dest_axi_arid = 'h0;\nassign m_dest_axi_arlock = 'h0;\nassign m_src_axi_awaddr = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@334:344", "wire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\nassign m_dest_axi_wid = 'h0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@602:612", "assign m_dest_axi_arvalid = 1'b0;\nassign m_dest_axi_rready = 1'b0;\nassign m_dest_axi_araddr = 'h0;\nassign m_dest_axi_arlen = 'h0;\nassign m_dest_axi_arsize = 'h0;\nassign m_dest_axi_arburst = 'h0;\nassign m_dest_axi_arcache = 'h0;\nassign m_dest_axi_arprot = 'h0;\n\nassign m_src_axi_awvalid = 1'b0;\nassign m_src_axi_wvalid = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@603:613", "assign m_dest_axi_rready = 1'b0;\nassign m_dest_axi_araddr = 'h0;\nassign m_dest_axi_arlen = 'h0;\nassign m_dest_axi_arsize = 'h0;\nassign m_dest_axi_arburst = 'h0;\nassign m_dest_axi_arcache = 'h0;\nassign m_dest_axi_arprot = 'h0;\n\nassign m_src_axi_awvalid = 1'b0;\nassign m_src_axi_wvalid = 1'b0;\nassign m_src_axi_bready = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@340:350", "assign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\nassign m_dest_axi_wid = 'h0;\nassign m_dest_axi_arid = 'h0;\nassign m_dest_axi_arlock = 'h0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\nassign m_src_axi_awburst = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@336:346", "assign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\nassign m_dest_axi_wid = 'h0;\nassign m_dest_axi_arid = 'h0;\nassign m_dest_axi_arlock = 'h0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@341:351", "assign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\nassign m_dest_axi_wid = 'h0;\nassign m_dest_axi_arid = 'h0;\nassign m_dest_axi_arlock = 'h0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\nassign m_src_axi_awburst = 'd0;\nassign m_src_axi_awcache = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@342:352", "assign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\nassign m_dest_axi_wid = 'h0;\nassign m_dest_axi_arid = 'h0;\nassign m_dest_axi_arlock = 'h0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\nassign m_src_axi_awburst = 'd0;\nassign m_src_axi_awcache = 'd0;\nassign m_src_axi_awprot = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@338:348", "assign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\nassign m_dest_axi_wid = 'h0;\nassign m_dest_axi_arid = 'h0;\nassign m_dest_axi_arlock = 'h0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@333:343", "wire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@601:611", "\nassign m_dest_axi_arvalid = 1'b0;\nassign m_dest_axi_rready = 1'b0;\nassign m_dest_axi_araddr = 'h0;\nassign m_dest_axi_arlen = 'h0;\nassign m_dest_axi_arsize = 'h0;\nassign m_dest_axi_arburst = 'h0;\nassign m_dest_axi_arcache = 'h0;\nassign m_dest_axi_arprot = 'h0;\n\nassign m_src_axi_awvalid = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@339:349", "assign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\nassign m_dest_axi_wid = 'h0;\nassign m_dest_axi_arid = 'h0;\nassign m_dest_axi_arlock = 'h0;\nassign m_src_axi_awaddr = 'd0;\nassign m_src_axi_awlen = 'd0;\nassign m_src_axi_awsize = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@335:345", "\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\nassign m_dest_axi_wid = 'h0;\nassign m_dest_axi_arid = 'h0;\n"]], "Diff Content": {"Delete": [[342, "assign m_dest_axi_awid = 'h0;\n"]], "Add": []}}