Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,113
design__inferred_latch__count,0
design__instance__count,4728
design__instance__area,61025.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0013305805623531342
power__switching__total,0.00047713701496832073
power__leakage__total,0.000004598005943989847
power__total,0.0018123156623914838
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.36363943441240726
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.36065984553022534
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10481638076387566
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.072059582562792
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104816
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,15.600204
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5138906112766022
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5138906112766022
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6067285734444193
timing__setup__ws__corner:nom_slow_1p08V_125C,9.82778508612944
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.606729
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,9.827785
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4192446508620494
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4186451304117962
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29241371263141847
timing__setup__ws__corner:nom_typ_1p20V_25C,13.46338811877033
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.292414
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.463388
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.36363943441240726
clock__skew__worst_setup,0.36065984553022534
timing__hold__ws,0.10481638076387566
timing__setup__ws,9.82778508612944
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104816
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.827785
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4728
design__instance__area__stdcell,61025.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.481711
design__instance__utilization__stdcell,0.481711
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,172
design__instance__area__class:inverter,999.734
design__instance__count__class:sequential_cell,306
design__instance__area__class:sequential_cell,14435.4
design__instance__count__class:multi_input_combinational_cell,3389
design__instance__area__class:multi_input_combinational_cell,34422.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,758
design__instance__area__class:timing_repair_buffer,10294.9
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,118023
design__violations,0
design__instance__count__class:clock_buffer,61
design__instance__area__class:clock_buffer,542.506
design__instance__count__class:clock_inverter,20
design__instance__area__class:clock_inverter,201.398
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,395
antenna__violating__nets,8
antenna__violating__pins,8
route__antenna_violation__count,8
antenna_diodes_count,17
design__instance__count__class:antenna_cell,17
design__instance__area__class:antenna_cell,92.5344
route__net,5010
route__net__special,2
route__drc_errors__iter:0,4253
route__wirelength__iter:0,134821
route__drc_errors__iter:1,2313
route__wirelength__iter:1,133622
route__drc_errors__iter:2,2174
route__wirelength__iter:2,133025
route__drc_errors__iter:3,545
route__wirelength__iter:3,131835
route__drc_errors__iter:4,87
route__wirelength__iter:4,131715
route__drc_errors__iter:5,4
route__wirelength__iter:5,131692
route__drc_errors__iter:6,0
route__wirelength__iter:6,131688
route__drc_errors,0
route__wirelength,131688
route__vias,31996
route__vias__singlecut,31996
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,561.07
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,240
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,240
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,240
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,240
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000204254
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000211804
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000430943
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000211804
design_powergrid__voltage__worst,0.0000211804
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000211804
design_powergrid__drop__worst__net:VPWR,0.0000204254
design_powergrid__voltage__worst__net:VGND,0.0000211804
design_powergrid__drop__worst__net:VGND,0.0000211804
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000004799999999999999782790936764254041690946905873715877532958984375
ir__drop__worst,0.0000204000000000000011944438493838305248573306016623973846435546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
