0.6
2019.2
Nov  6 2019
21:57:16
F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v,1697462873,verilog,,,,tb_all,,,../../../../project_1.srcs/sources_1/ip/pll_clk,,,,,
F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk.v,1697177127,verilog,,F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v,,pll_clk,,,../../../../project_1.srcs/sources_1/ip/pll_clk,,,,,
F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk_clk_wiz.v,1697177127,verilog,,F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk.v,,pll_clk_clk_wiz,,,../../../../project_1.srcs/sources_1/ip/pll_clk,,,,,
F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v,1697178415,verilog,,F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v,,rom_vga,,,../../../../project_1.srcs/sources_1/ip/pll_clk,,,,,
F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v,1697460053,verilog,,F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v,,vga_ctrl,,,../../../../project_1.srcs/sources_1/ip/pll_clk,,,,,
F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v,1697437742,verilog,,F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v,,vga_pic,,,../../../../project_1.srcs/sources_1/ip/pll_clk,,,,,
F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v,1697463052,verilog,,F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v,,vga_rom,,,../../../../project_1.srcs/sources_1/ip/pll_clk,,,,,
