# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do digitalClock_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work gate_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {digitalClock_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 08:40:18 on May 12,2017
# vcom -reportprogress 300 -93 -work work digitalClock_6_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity digitalClock
# -- Compiling architecture structure of digitalClock
# End time: 08:40:19 on May 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.digitalclock(structure)
# vsim -gui "+altera" -l msim_transcript -do "digitalClock_run_msim_gate_vhdl.do" 
# Start time: 08:40:26 on May 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_components
# Loading work.digitalclock(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneiv.cycloneiv_io_obuf(arch)
# Loading cycloneiv.cycloneiv_io_ibuf(arch)
# Loading cycloneiv.cycloneiv_clkctrl(vital_clkctrl)
# Loading cycloneiv.cycloneiv_ena_reg(behave)
# Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
add wave -position end  sim:/digitalclock/clock
add wave -position end  sim:/digitalclock/habilita
add wave -position end  sim:/digitalclock/MinutosUni
add wave -position end  sim:/digitalclock/MinutosDez
add wave -position end  sim:/digitalclock/HorasUni
add wave -position end  sim:/digitalclock/HorasDez
force -freeze sim:/digitalclock/habilita 1 0
force -freeze sim:/digitalclock/clock 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 08:41:31 on May 12,2017, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
