xpm_cdc.sv,systemverilog,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
memory_system_cache_0_0_sim_netlist.v,verilog,xil_defaultlib,d:/code/zed-68k/zed68k.srcs/sources_1/bd/memory/ip/memory_system_cache_0_0/memory_system_cache_0_0_sim_netlist.v,
memory_util_vector_logic_0_0_sim_netlist.v,verilog,xil_defaultlib,d:/code/zed-68k/zed68k.srcs/sources_1/bd/memory/ip/memory_util_vector_logic_0_0/memory_util_vector_logic_0_0_sim_netlist.v,
memory_proc_sys_reset_0_0_sim_netlist.v,verilog,xil_defaultlib,d:/code/zed-68k/zed68k.srcs/sources_1/bd/memory/ip/memory_proc_sys_reset_0_0/memory_proc_sys_reset_0_0_sim_netlist.v,
memory_util_vector_logic_1_0_sim_netlist.v,verilog,xil_defaultlib,d:/code/zed-68k/zed68k.srcs/sources_1/bd/memory/ip/memory_util_vector_logic_1_0/memory_util_vector_logic_1_0_sim_netlist.v,
memory_mig_7series_0_2_sim_netlist.v,verilog,xil_defaultlib,d:/code/zed-68k/zed68k.srcs/sources_1/bd/memory/ip/memory_mig_7series_0_2/memory_mig_7series_0_2_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
