xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
aurora_8b10b_0_reset_logic.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_reset_logic.v,
aurora_8b10b_0_core.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_core.v,
aurora_8b10b_0_axi_to_ll.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_axi_to_ll.v,
aurora_8b10b_0_idle_and_ver_gen.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_idle_and_ver_gen.v,
aurora_8b10b_0_ll_to_axi.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_ll_to_axi.v,
aurora_8b10b_0_standard_cc_module.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_standard_cc_module.v,
aurora_8b10b_0_sym_gen_4byte.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_gen_4byte.v,
aurora_8b10b_0_cdc_sync.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v,
aurora_8b10b_0_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_tx_startup_fsm.v,
aurora_8b10b_0_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_rx_startup_fsm.v,
aurora_8b10b_0_gt.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gt.v,
aurora_8b10b_0_multi_gt.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_multi_gt.v,
aurora_8b10b_0_transceiver_wrapper.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v,
aurora_8b10b_0_tx_aurora_lane_simplex_4byte.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_aurora_lane_simplex_4byte.v,
aurora_8b10b_0_tx_channel_err_detect_simplex.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_channel_err_detect_simplex.v,
aurora_8b10b_0_tx_channel_init_sm_simplex.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_channel_init_sm_simplex.v,
aurora_8b10b_0_tx_err_detect_simplex.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_err_detect_simplex.v,
aurora_8b10b_0_tx_global_logic_simplex.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_global_logic_simplex.v,
aurora_8b10b_0_tx_lane_init_sm_simplex_4byte.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_lane_init_sm_simplex_4byte.v,
aurora_8b10b_0_tx_ll.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll.v,
aurora_8b10b_0_tx_ll_control.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_control.v,
aurora_8b10b_0_tx_ll_datapath.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_datapath.v,
aurora_8b10b_0.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
