Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: STMTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "STMTest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "STMTest"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : STMTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\sw_repo\Soft\STM_Test\STMTest.vhd" into library work
Parsing entity <STMTest>.
Parsing architecture <STMTest_a> of entity <stmtest>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <STMTest> (architecture <STMTest_a>) from library <work>.
WARNING:HDLCompiler:92 - "C:\sw_repo\Soft\STM_Test\STMTest.vhd" Line 140: state should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\sw_repo\Soft\STM_Test\STMTest.vhd" Line 169. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\sw_repo\Soft\STM_Test\STMTest.vhd" Line 174: Assignment to drdata ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <STMTest>.
    Related source file is "C:\sw_repo\Soft\STM_Test\STMTest.vhd".
WARNING:Xst:647 - Input <TDO_jtag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <clk_prescaler>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <bit_count>.
    Found 1-bit register for signal <TCK>.
    Found 1-bit register for signal <TDI_jtag>.
    Found 1-bit register for signal <trigger_strobe>.
    Found 3-bit adder for signal <clk_prescaler[2]_GND_5_o_add_3_OUT> created at line 116.
    Found 3-bit adder for signal <bit_count[2]_GND_5_o_add_36_OUT> created at line 186.
    Found 4x1-bit Read Only RAM for signal <bit_count[1]_X_5_o_Mux_47_o>
    Found 4x2-bit Read Only RAM for signal <_n0096>
    Found 8x3-bit Read Only RAM for signal <_n0105>
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator lessequal for signal <clk_prescaler[2]_GND_5_o_LessThan_7_o> created at line 120
    Found 3-bit comparator equal for signal <n0032> created at line 183
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <STMTest> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x1-bit single-port Read Only RAM                     : 1
 4x2-bit single-port Read Only RAM                     : 1
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 2
# Registers                                            : 6
 1-bit register                                        : 3
 3-bit register                                        : 3
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 2
 3-bit comparator equal                                : 1
 3-bit comparator lessequal                            : 1
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 11
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <STMTest>.
INFO:Xst:3217 - HDL ADVISOR - Register <TDI_jtag> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_bit_count[1]_X_5_o_Mux_47_o> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bit_count<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0105> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0096> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bit_count<2:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <STMTest> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x1-bit single-port distributed Read Only RAM         : 1
 4x2-bit single-port distributed Read Only RAM         : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 2
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 2
 3-bit comparator equal                                : 1
 3-bit comparator lessequal                            : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <STMTest> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block STMTest, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : STMTest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 7
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 3
#      VCC                         : 1
# FlipFlops/Latches                : 15
#      FDC                         : 5
#      FDCE                        : 7
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              15  out of  126800     0%  
 Number of Slice LUTs:                   20  out of  63400     0%  
    Number used as Logic:                20  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     22
   Number with an unused Flip Flop:       7  out of     22    31%  
   Number with an unused LUT:             2  out of     22     9%  
   Number of fully used LUT-FF pairs:    13  out of     22    59%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   7  out of    210     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------+------------------------+-------+
clk                                                          | BUFGP                  | 12    |
state[2]_PWR_6_o_Mux_29_o(Mmux_state[2]_PWR_6_o_Mux_29_o13:O)| NONE(*)(next_state_1)  | 3     |
-------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.801ns (Maximum Frequency: 555.247MHz)
   Minimum input arrival time before clock: 1.072ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.801ns (frequency: 555.247MHz)
  Total number of paths / destination ports: 68 / 16
-------------------------------------------------------------------------
Delay:               1.801ns (Levels of Logic = 2)
  Source:            state_1 (FF)
  Destination:       bit_count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_1 to bit_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.553  state_1 (state_1)
     LUT6:I3->O            4   0.097   0.309  n003231 (n0032)
     LUT4:I3->O            3   0.097   0.289  _n0076_inv1 (_n0076_inv)
     FDCE:CE                   0.095          bit_count_0
    ----------------------------------------
    Total                      1.801ns (0.650ns logic, 1.151ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              1.072ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       clk_prescaler_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to clk_prescaler_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  reset_IBUF (reset_IBUF)
     INV:I->O             12   0.113   0.330  reset_inv1_INV_0 (reset_inv)
     FDC:CLR                   0.349          state_0
    ----------------------------------------
    Total                      1.072ns (0.463ns logic, 0.609ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            TDI_jtag (FF)
  Destination:       TDI_jtag (PAD)
  Source Clock:      clk rising

  Data Path: TDI_jtag to TDI_jtag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  TDI_jtag (TDI_jtag_OBUF)
     OBUF:I->O                 0.000          TDI_jtag_OBUF (TDI_jtag)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk                      |    1.801|         |         |         |
state[2]_PWR_6_o_Mux_29_o|         |    2.057|         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[2]_PWR_6_o_Mux_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.011|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.68 secs
 
--> 

Total memory usage is 450240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

