
module piso(
input clk,rst,load,
input [3:0]pi,
output  reg so, 
output reg [3:0]temp);

always @(posedge clk or posedge rst )
begin 
if (rst)
temp<=4'b0000;
else if (load)
temp<=pi;
else
temp<={temp[2:0],1'b0};
 so =temp[3];
end
endmodule
