<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `arch/src/x86_common/paging.rs`."><title>paging.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="tartan_arch" data-themes="" data-resource-suffix="" data-rustdoc-version="1.92.0-nightly (2cb4e7dce 2025-10-04)" data-channel="nightly" data-search-js="search-de4c8920.js" data-stringdex-js="stringdex-828709d0.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-ce535bd0.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">tartan_arch/x86_common/</div>paging.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Support for virtual memory paging.
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">use </span><span class="kw">crate</span>::simple_register_access;
<a href=#4 id=4 data-nosnippet>4</a><span class="kw">use </span>tartan_bitfield::{bitfield, bitfield_accessors, Bitfield};
<a href=#5 id=5 data-nosnippet>5</a>
<a href=#6 id=6 data-nosnippet>6</a><span class="attr">#[cfg(doc)]
<a href=#7 id=7 data-nosnippet>7</a></span><span class="kw">use </span><span class="kw">super</span>::features::BasicFeatures;
<a href=#8 id=8 data-nosnippet>8</a><span class="attr">#[cfg(doc)]
<a href=#9 id=9 data-nosnippet>9</a></span><span class="kw">use </span><span class="kw">super</span>::ControlRegister4;
<a href=#10 id=10 data-nosnippet>10</a><span class="attr">#[cfg(doc)]
<a href=#11 id=11 data-nosnippet>11</a></span><span class="kw">use </span><span class="kw">crate</span>::x86_64::ExtendedFeatureEnableRegister;
<a href=#12 id=12 data-nosnippet>12</a>
<a href=#13 id=13 data-nosnippet>13</a>
<a href=#14 id=14 data-nosnippet>14</a><span class="macro">bitfield!</span> {
<a href=#15 id=15 data-nosnippet>15</a>    <span class="doccomment">/// `CR2`: Contains the address that triggered a page fault.
<a href=#16 id=16 data-nosnippet>16</a>    </span><span class="kw">pub struct </span>ControlRegister2(usize) {}
<a href=#17 id=17 data-nosnippet>17</a>}
<a href=#18 id=18 data-nosnippet>18</a>
<a href=#19 id=19 data-nosnippet>19</a><span class="macro">simple_register_access!</span>(ControlRegister2, <span class="string">"cr2"</span>);
<a href=#20 id=20 data-nosnippet>20</a>
<a href=#21 id=21 data-nosnippet>21</a>
<a href=#22 id=22 data-nosnippet>22</a><span class="macro">bitfield!</span> {
<a href=#23 id=23 data-nosnippet>23</a>    <span class="doccomment">/// `CR3`: System control register that contains the top-level page table address
<a href=#24 id=24 data-nosnippet>24</a>    /// and two associated caching flags.
<a href=#25 id=25 data-nosnippet>25</a>    ///
<a href=#26 id=26 data-nosnippet>26</a>    /// Getters and setters for this structure only access a value in memory, not the
<a href=#27 id=27 data-nosnippet>27</a>    /// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to work
<a href=#28 id=28 data-nosnippet>28</a>    /// with the actual register.
<a href=#29 id=29 data-nosnippet>29</a>    </span><span class="kw">pub struct </span>ControlRegister3(usize) {
<a href=#30 id=30 data-nosnippet>30</a>        <span class="doccomment">/// `CR3.PWT`: Enables write-through caching for the top-level page table.
<a href=#31 id=31 data-nosnippet>31</a>        ///
<a href=#32 id=32 data-nosnippet>32</a>        /// Does not apply when [`ControlRegister4::process_context_ids`] or
<a href=#33 id=33 data-nosnippet>33</a>        /// [`ControlRegister4::physical_address_extension`] is enabled.
<a href=#34 id=34 data-nosnippet>34</a>        </span>[<span class="number">3</span>] <span class="kw">pub </span>write_through,
<a href=#35 id=35 data-nosnippet>35</a>
<a href=#36 id=36 data-nosnippet>36</a>        <span class="doccomment">/// `CR3.PCD`: Disables caching for the top-level page table.
<a href=#37 id=37 data-nosnippet>37</a>        ///
<a href=#38 id=38 data-nosnippet>38</a>        /// Does not apply when [`ControlRegister4::process_context_ids`] or
<a href=#39 id=39 data-nosnippet>39</a>        /// [`ControlRegister4::physical_address_extension`] is enabled.
<a href=#40 id=40 data-nosnippet>40</a>        </span>[<span class="number">4</span>] <span class="kw">pub </span>cache_disabled,
<a href=#41 id=41 data-nosnippet>41</a>
<a href=#42 id=42 data-nosnippet>42</a>        <span class="doccomment">/// `CR4.PCIDE`: The process-context identifier (PCID) associated with this
<a href=#43 id=43 data-nosnippet>43</a>        /// series of page tables.
<a href=#44 id=44 data-nosnippet>44</a>        ///
<a href=#45 id=45 data-nosnippet>45</a>        /// Requires 64-bit mode and [`ControlRegister4::process_context_ids`].
<a href=#46 id=46 data-nosnippet>46</a>        </span><span class="attr">#[cfg(any(target_arch = <span class="string">"x86_64"</span>, doc))]
<a href=#47 id=47 data-nosnippet>47</a>        #[doc(cfg(target_arch = <span class="string">"x86_64"</span>))]
<a href=#48 id=48 data-nosnippet>48</a>        </span>[<span class="number">0</span>..<span class="number">11</span>] <span class="kw">pub </span>process_context_id: u16,
<a href=#49 id=49 data-nosnippet>49</a>    }
<a href=#50 id=50 data-nosnippet>50</a>}
<a href=#51 id=51 data-nosnippet>51</a>
<a href=#52 id=52 data-nosnippet>52</a><span class="macro">simple_register_access!</span>(ControlRegister3, <span class="string">"cr3"</span>);
<a href=#53 id=53 data-nosnippet>53</a>
<a href=#54 id=54 data-nosnippet>54</a><span class="kw">impl </span>ControlRegister3 {
<a href=#55 id=55 data-nosnippet>55</a>    <span class="kw">const </span>ADDRESS_MASK: usize = !<span class="number">0xfff</span>;
<a href=#56 id=56 data-nosnippet>56</a>
<a href=#57 id=57 data-nosnippet>57</a>    <span class="doccomment">/// Get the address of the top-level page table.
<a href=#58 id=58 data-nosnippet>58</a>    </span><span class="kw">pub fn </span>address(<span class="self">self</span>) -&gt; usize {
<a href=#59 id=59 data-nosnippet>59</a>        <span class="self">self</span>.<span class="number">0 </span>&amp; <span class="self">Self</span>::ADDRESS_MASK
<a href=#60 id=60 data-nosnippet>60</a>    }
<a href=#61 id=61 data-nosnippet>61</a>
<a href=#62 id=62 data-nosnippet>62</a>    <span class="doccomment">/// Set the address of the top-level page table.
<a href=#63 id=63 data-nosnippet>63</a>    ///
<a href=#64 id=64 data-nosnippet>64</a>    /// # Panics
<a href=#65 id=65 data-nosnippet>65</a>    /// Panics if the new address is not 4K-aligned.
<a href=#66 id=66 data-nosnippet>66</a>    </span><span class="kw">pub fn </span>set_address(<span class="kw-2">&amp;mut </span><span class="self">self</span>, value: usize) {
<a href=#67 id=67 data-nosnippet>67</a>        <span class="macro">assert!</span>(
<a href=#68 id=68 data-nosnippet>68</a>            value &amp; <span class="self">Self</span>::ADDRESS_MASK == <span class="number">0</span>,
<a href=#69 id=69 data-nosnippet>69</a>            <span class="string">"Invalid page table address {value:#x}. Must be 4K aligned."
<a href=#70 id=70 data-nosnippet>70</a>        </span>);
<a href=#71 id=71 data-nosnippet>71</a>        <span class="self">self</span>.<span class="number">0 </span>&amp;= !<span class="self">Self</span>::ADDRESS_MASK;
<a href=#72 id=72 data-nosnippet>72</a>        <span class="self">self</span>.<span class="number">0 </span>|= value;
<a href=#73 id=73 data-nosnippet>73</a>    }
<a href=#74 id=74 data-nosnippet>74</a>}
<a href=#75 id=75 data-nosnippet>75</a>
<a href=#76 id=76 data-nosnippet>76</a>
<a href=#77 id=77 data-nosnippet>77</a><span class="doccomment">/// An entry in a page table at any level.
<a href=#78 id=78 data-nosnippet>78</a></span><span class="kw">pub trait </span>GenericPageTableEntry: Bitfield&lt;usize&gt; {
<a href=#79 id=79 data-nosnippet>79</a>    <span class="macro">bitfield_accessors!</span> {
<a href=#80 id=80 data-nosnippet>80</a>        <span class="doccomment">/// `P`: Indicates that this entry is mapped. Otherwise the whole entry is
<a href=#81 id=81 data-nosnippet>81</a>        /// ignored.
<a href=#82 id=82 data-nosnippet>82</a>        </span>[<span class="number">0</span>] present,
<a href=#83 id=83 data-nosnippet>83</a>
<a href=#84 id=84 data-nosnippet>84</a>        <span class="doccomment">/// `R/W`: Allows writes to this memory region.
<a href=#85 id=85 data-nosnippet>85</a>        </span>[<span class="number">1</span>] writable,
<a href=#86 id=86 data-nosnippet>86</a>
<a href=#87 id=87 data-nosnippet>87</a>        <span class="doccomment">/// `U/S`: Allows access to this memory region from permission level 3. Otherwise,
<a href=#88 id=88 data-nosnippet>88</a>        /// it is only accessible from levels 0–2.
<a href=#89 id=89 data-nosnippet>89</a>        </span>[<span class="number">2</span>] user,
<a href=#90 id=90 data-nosnippet>90</a>
<a href=#91 id=91 data-nosnippet>91</a>        <span class="doccomment">/// `PWT`: Enables write-through caching for this memory region.
<a href=#92 id=92 data-nosnippet>92</a>        </span>[<span class="number">3</span>] write_through,
<a href=#93 id=93 data-nosnippet>93</a>
<a href=#94 id=94 data-nosnippet>94</a>        <span class="doccomment">/// `PCD`: Disables caching for this memory region.
<a href=#95 id=95 data-nosnippet>95</a>        </span>[<span class="number">4</span>] cache_disabled,
<a href=#96 id=96 data-nosnippet>96</a>
<a href=#97 id=97 data-nosnippet>97</a>        <span class="doccomment">/// `A`: Set by the processor when an instruction accesses the memory region.
<a href=#98 id=98 data-nosnippet>98</a>        </span>[<span class="number">5</span>] accessed,
<a href=#99 id=99 data-nosnippet>99</a>
<a href=#100 id=100 data-nosnippet>100</a>        <span class="doccomment">/// `XD`/`NX`: Prevent the processor from executing any instructions in this
<a href=#101 id=101 data-nosnippet>101</a>        /// memory region.
<a href=#102 id=102 data-nosnippet>102</a>        ///
<a href=#103 id=103 data-nosnippet>103</a>        /// Requires [`ExtendedFeatureEnableRegister::no_execute`].
<a href=#104 id=104 data-nosnippet>104</a>        </span><span class="attr">#[cfg(any(target_arch = <span class="string">"x86_64"</span>, doc))]
<a href=#105 id=105 data-nosnippet>105</a>        #[doc(cfg(target_arch = <span class="string">"x86_64"</span>))]
<a href=#106 id=106 data-nosnippet>106</a>        </span>[<span class="number">63</span>] no_execute,
<a href=#107 id=107 data-nosnippet>107</a>    }
<a href=#108 id=108 data-nosnippet>108</a>}
<a href=#109 id=109 data-nosnippet>109</a>
<a href=#110 id=110 data-nosnippet>110</a>
<a href=#111 id=111 data-nosnippet>111</a><span class="doccomment">/// An page table entry (any level) that directly maps a page.
<a href=#112 id=112 data-nosnippet>112</a></span><span class="kw">pub trait </span>DirectPageTableEntry: GenericPageTableEntry {
<a href=#113 id=113 data-nosnippet>113</a>    <span class="macro">bitfield_accessors!</span> {
<a href=#114 id=114 data-nosnippet>114</a>        <span class="doccomment">/// `D`: Set by the processor when an instruction modifies the memory region.
<a href=#115 id=115 data-nosnippet>115</a>        </span>[<span class="number">6</span>] dirty,
<a href=#116 id=116 data-nosnippet>116</a>
<a href=#117 id=117 data-nosnippet>117</a>        <span class="doccomment">/// `PAT`: Used to associate this page with a page attribute table.
<a href=#118 id=118 data-nosnippet>118</a>        ///
<a href=#119 id=119 data-nosnippet>119</a>        /// In 32-bit mode, requires [`BasicFeatures::page_attribute_table`]. Always
<a href=#120 id=120 data-nosnippet>120</a>        /// applicable in 64-bit mode.
<a href=#121 id=121 data-nosnippet>121</a>        </span><span class="comment">//
<a href=#122 id=122 data-nosnippet>122</a>        // NOTE: This bit is remapped for implementations of `HybridPageTableEntry`.
<a href=#123 id=123 data-nosnippet>123</a>        </span>[<span class="number">7</span>] attribute_table,
<a href=#124 id=124 data-nosnippet>124</a>
<a href=#125 id=125 data-nosnippet>125</a>        <span class="doccomment">/// `G`: Indicates that this is a global page shared by all task contexts.
<a href=#126 id=126 data-nosnippet>126</a>        ///
<a href=#127 id=127 data-nosnippet>127</a>        /// Requires [`ControlRegister4::global_pages`].
<a href=#128 id=128 data-nosnippet>128</a>        </span>[<span class="number">8</span>] global,
<a href=#129 id=129 data-nosnippet>129</a>
<a href=#130 id=130 data-nosnippet>130</a>        <span class="doccomment">/// The protection key that applies to this memory region.
<a href=#131 id=131 data-nosnippet>131</a>        ///
<a href=#132 id=132 data-nosnippet>132</a>        /// Requires [`ControlRegister4::user_protection_keys`] or
<a href=#133 id=133 data-nosnippet>133</a>        /// [`ControlRegister4::supervisor_protection_keys`].
<a href=#134 id=134 data-nosnippet>134</a>        </span><span class="attr">#[cfg(any(target_arch = <span class="string">"x86_64"</span>, doc))]
<a href=#135 id=135 data-nosnippet>135</a>        #[doc(cfg(target_arch = <span class="string">"x86_64"</span>))]
<a href=#136 id=136 data-nosnippet>136</a>        </span>[<span class="number">59</span>..<span class="number">63</span>] protection_key: u8,
<a href=#137 id=137 data-nosnippet>137</a>    }
<a href=#138 id=138 data-nosnippet>138</a>}
<a href=#139 id=139 data-nosnippet>139</a>
<a href=#140 id=140 data-nosnippet>140</a>
<a href=#141 id=141 data-nosnippet>141</a><span class="doccomment">/// A page table entry (any level) that either directly maps a page or points to another
<a href=#142 id=142 data-nosnippet>142</a>/// page table.
<a href=#143 id=143 data-nosnippet>143</a>///
<a href=#144 id=144 data-nosnippet>144</a>/// This trait provides an implementation for [`DirectPageTableEntry`], but its methods
<a href=#145 id=145 data-nosnippet>145</a>/// are only applicable if [`is_page`](Self::is_page) is true.
<a href=#146 id=146 data-nosnippet>146</a></span><span class="kw">pub trait </span>HybridPageTableEntry: GenericPageTableEntry {
<a href=#147 id=147 data-nosnippet>147</a>    <span class="macro">bitfield_accessors!</span> {
<a href=#148 id=148 data-nosnippet>148</a>        <span class="doccomment">/// `PS`: Indicates that this entry directly maps a page. Otherwise, this
<a href=#149 id=149 data-nosnippet>149</a>        /// is a pointer to a lower-level page table.
<a href=#150 id=150 data-nosnippet>150</a>        ///
<a href=#151 id=151 data-nosnippet>151</a>        /// In 32-bit mode, requires [`ControlRegister4::page_size_extensions`]. Always
<a href=#152 id=152 data-nosnippet>152</a>        /// applicable in 64-bit mode.
<a href=#153 id=153 data-nosnippet>153</a>        </span>[<span class="number">7</span>] is_page,
<a href=#154 id=154 data-nosnippet>154</a>    }
<a href=#155 id=155 data-nosnippet>155</a>}
<a href=#156 id=156 data-nosnippet>156</a>
<a href=#157 id=157 data-nosnippet>157</a><span class="kw">impl</span>&lt;T&gt; DirectPageTableEntry <span class="kw">for </span>T
<a href=#158 id=158 data-nosnippet>158</a><span class="kw">where
<a href=#159 id=159 data-nosnippet>159</a>    </span>T: HybridPageTableEntry,
<a href=#160 id=160 data-nosnippet>160</a>{
<a href=#161 id=161 data-nosnippet>161</a>    <span class="macro">bitfield_accessors!</span> {
<a href=#162 id=162 data-nosnippet>162</a>        <span class="comment">// This field is moved in hybrid page tables, because it conflicts with `is_page`.
<a href=#163 id=163 data-nosnippet>163</a>        </span>[<span class="number">12</span>] attribute_table,
<a href=#164 id=164 data-nosnippet>164</a>    }
<a href=#165 id=165 data-nosnippet>165</a>}
<a href=#166 id=166 data-nosnippet>166</a>
<a href=#167 id=167 data-nosnippet>167</a>
<a href=#168 id=168 data-nosnippet>168</a><span class="macro">bitfield!</span> {
<a href=#169 id=169 data-nosnippet>169</a>    <span class="doccomment">/// Second-level page table (page directory) entry that either points to a
<a href=#170 id=170 data-nosnippet>170</a>    /// bottom-level page table or directly maps a 2MB/4MB page.
<a href=#171 id=171 data-nosnippet>171</a>    </span><span class="kw">pub struct </span>Level2PageTableEntry(usize) {}
<a href=#172 id=172 data-nosnippet>172</a>}
<a href=#173 id=173 data-nosnippet>173</a>
<a href=#174 id=174 data-nosnippet>174</a><span class="kw">impl </span>GenericPageTableEntry <span class="kw">for </span>Level2PageTableEntry {}
<a href=#175 id=175 data-nosnippet>175</a><span class="kw">impl </span>HybridPageTableEntry <span class="kw">for </span>Level2PageTableEntry {}
<a href=#176 id=176 data-nosnippet>176</a>
<a href=#177 id=177 data-nosnippet>177</a>
<a href=#178 id=178 data-nosnippet>178</a><span class="macro">bitfield!</span> {
<a href=#179 id=179 data-nosnippet>179</a>    <span class="doccomment">/// Bottom-level page table entry that maps a single 4KB page.
<a href=#180 id=180 data-nosnippet>180</a>    </span><span class="kw">pub struct </span>Level1PageTableEntry(usize) {}
<a href=#181 id=181 data-nosnippet>181</a>}
<a href=#182 id=182 data-nosnippet>182</a>
<a href=#183 id=183 data-nosnippet>183</a><span class="kw">impl </span>GenericPageTableEntry <span class="kw">for </span>Level1PageTableEntry {}
<a href=#184 id=184 data-nosnippet>184</a><span class="kw">impl </span>DirectPageTableEntry <span class="kw">for </span>Level1PageTableEntry {}</code></pre></div></section></main></body></html>