/** @file
*
*  Copyright (c) 2007-2014, Allwinner Technology Co., Ltd. All rights reserved.
*  http://www.allwinnertech.com
*
*  tangmanliang <tangmanliang@allwinnertech.com>
*  
*  This program and the accompanying materials                          
*  are licensed and made available under the terms and conditions of the BSD License         
*  which accompanies this distribution.  The full text of the license may be found at        
*  http://opensource.org/licenses/bsd-license.php                                            
*
*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,                     
*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.             
*
**/

#include <Library/TimerLib.h>
//#include <Sunxi_type/PrivateDef.h>
#include <boot0_include/boot0_helper.h>
#include <Sunxi_type/Sunxi_type.h>  
#include <Sun50iW1P1/cpu.h>
#include <Sun50iW1P1/ccmu.h>

//#define __usdelay(n)  MicroSecondDelay(n) 

void enable_pll_lock_bit(__u32 lock_bit)
{
  __u32 reg_val;
  reg_val = readl(CCMU_PLL_LOCK_CTRL_REG);
  reg_val |= lock_bit;
  writel(reg_val, CCMU_PLL_LOCK_CTRL_REG);

}

void disable_pll_lock_bit(__u32 lock_bit)
{
  __u32 reg_val;
  reg_val = readl(CCMU_PLL_LOCK_CTRL_REG);
  reg_val &= (~lock_bit);
  writel(reg_val, CCMU_PLL_LOCK_CTRL_REG);
}

void set_pll_cpux_axi(void)
{
  __u32 reg_val;
  //select CPUX  clock src: OSC24M,AXI divide ratio is 3, system apb clk ratio is 4
  //cpu/axi /sys apb  clock ratio
  writel((1<<16) | (3<<8) | (2<<0), CCMU_CPUX_AXI_CFG_REG);
  __usdelay(20);

  //set PLL_CPUX, the  default  clk is 1008M  ,PLL_OUTPUT= 24M*N*K/( M*P)
  disable_pll_lock_bit(LOCK_EN_PLL_CPUX);
  writel((0x1000), CCMU_PLL_CPUX_CTRL_REG);
  enable_pll_lock_bit(LOCK_EN_PLL_CPUX);
  writel((1<<31) | readl(CCMU_PLL_CPUX_CTRL_REG), CCMU_PLL_CPUX_CTRL_REG);
  //wait PLL_CPUX stable
#ifndef FPGA_PLATFORM
  while(!(readl(CCMU_PLL_CPUX_CTRL_REG) & (0x1<<28)));
  __usdelay(20);
#endif
  disable_pll_lock_bit(LOCK_EN_PLL_CPUX);

  //set and change cpu clk src to PLL_CPUX,  PLL_CPUX:AXI0 = 408M:136M
  reg_val = readl(CCMU_CPUX_AXI_CFG_REG);
  reg_val &=  ~(3 << 16);
  reg_val |=  (2 << 16);
  writel(reg_val, CCMU_CPUX_AXI_CFG_REG);
  __usdelay(1000);
}

void set_pll_hsic(void)
{
  //enable pll_hsic, default is 480M
  disable_pll_lock_bit(LOCK_EN_PLL_HSIC);
  writel(0x03001300, CCMU_PLL_HSIC_CTRL_REG);  //set default value
  enable_pll_lock_bit(LOCK_EN_PLL_HSIC);
  writel((1<<31) | readl(CCMU_PLL_HSIC_CTRL_REG), CCMU_PLL_HSIC_CTRL_REG);  //set default value
#ifndef FPGA_PLATFORM
  while(!(readl(CCMU_PLL_HSIC_CTRL_REG) & (0x1<<28)));
  __usdelay(20);
#endif
  disable_pll_lock_bit(LOCK_EN_PLL_HSIC);
}

void set_pll_periph0_ahb_apb(void)
{
  //change ahb src before set pll6
  writel((0x01 << 12) | (readl(CCMU_AHB1_APB1_CFG_REG)&(~(0x3<<12))), CCMU_AHB1_APB1_CFG_REG);

  //enable PLL6:  600M(1X)  1200M(2x)
  disable_pll_lock_bit(LOCK_EN_PLL_PERIPH0);
  writel( 0x41811, CCMU_PLL_PERIPH0_CTRL_REG);
  enable_pll_lock_bit(LOCK_EN_PLL_PERIPH0);
  writel( (1U << 31)|readl(CCMU_PLL_PERIPH0_CTRL_REG), CCMU_PLL_PERIPH0_CTRL_REG);
#ifndef FPGA_PLATFORM
  while(!(readl(CCMU_PLL_PERIPH0_CTRL_REG) & (0x1<<28)));
  __usdelay(20);
#endif
  disable_pll_lock_bit(LOCK_EN_PLL_PERIPH0);

  //set AHB1/APB1 clock  divide ratio
  //ahb1 clock src is PLL6,                           (0x03<< 12)
  //apb1 clk src is ahb1 clk src, divide  ratio is 2  (1<<8)
  //ahb1 pre divide  ratio is 2:    0:1  , 1:2,  2:3,   3:4 (2<<6)
  //PLL6:AHB1:APB1 = 600M:200M:100M ,
  writel((1<<8) | (2<<6) | (0<<4), CCMU_AHB1_APB1_CFG_REG);
  writel((0x03 << 12)|readl(CCMU_AHB1_APB1_CFG_REG), CCMU_AHB1_APB1_CFG_REG);
}

void set_pll_periph0_ahb_apb_in_secure_mode(void)
{
  //change ahb src before set pll6
  writel((0x01 << 12) | (readl(CCMU_AHB1_APB1_CFG_REG)&(~(0x3<<12))), CCMU_AHB1_APB1_CFG_REG);

  //enable PLL6:  600M(1X)  1200M(2x)
  disable_pll_lock_bit(LOCK_EN_PLL_PERIPH0);
  writel( 0x41811, CCMU_PLL_PERIPH0_CTRL_REG);
  enable_pll_lock_bit(LOCK_EN_PLL_PERIPH0);
  writel( (1U << 31)|readl(CCMU_PLL_PERIPH0_CTRL_REG), CCMU_PLL_PERIPH0_CTRL_REG);
#ifndef FPGA_PLATFORM
  while(!(readl(CCMU_PLL_PERIPH0_CTRL_REG) & (0x1<<28)));
  __usdelay(20);
#endif
  disable_pll_lock_bit(LOCK_EN_PLL_PERIPH0);

  //set AHB1/APB1 clock  divide ratio
  //ahb1 clock src is PLL6,                           (0x03<< 12)
  //apb1 clk src is ahb1 clk src, divide  ratio is 2  (1<<8)
  //ahb1 pre divide  ratio is 2:    0:1  , 1:2,  2:3,   3:4 (2<<6)
  //PLL6:AHB1:APB1 = 600M:100M:50M ,
  writel((1<<8) | (2<<6) | (1<<4), CCMU_AHB1_APB1_CFG_REG);
  writel((0x03 << 12)|readl(CCMU_AHB1_APB1_CFG_REG), CCMU_AHB1_APB1_CFG_REG);
}

void set_pll_dma(void)
{
  //----DMA function--------
  //dma reset
  writel(readl(CCMU_BUS_SOFT_RST_REG0)  | (1 << 6), CCMU_BUS_SOFT_RST_REG0);
  __usdelay(20);
  //gating clock for dma pass
  writel(readl(CCMU_BUS_CLK_GATING_REG0) | (1 << 6), CCMU_BUS_CLK_GATING_REG0);
  //auto gating disable ---auto gating function on1680&1689 is ok,so not need disable
  //writel(7, (SUNXI_DMA_BASE+0x28));
}

void set_pll_mbus(void)
{
  //reset mbus domain
  writel(0x80000000, CCMU_MBUS_RST_REG);
  //open MBUS,clk src is pll6(2x) , pll6/(m+1) = 400M
  //writel((1<<31) | (1<<24) | (2<<0), CCMU_MBUS_CLK_REG);
  writel((2<<0), CCMU_MBUS_CLK_REG); __usdelay(1);//set MBUS div
  writel((1<<24) | (2<<0), CCMU_MBUS_CLK_REG); __usdelay(1);//set MBUS clock source
  writel((1<<31) | (1<<24) | (2<<0), CCMU_MBUS_CLK_REG); __usdelay(1);//open MBUS clock
}

void SetPll( void )
{
  //use new mode
  printf("set pll start\n");
  enable_pll_lock_bit(LOCK_EN_NEW_MODE);

  set_pll_cpux_axi();
  set_pll_hsic();
  set_pll_periph0_ahb_apb();
  set_pll_dma();
  set_pll_mbus();

  disable_pll_lock_bit(LOCK_EN_NEW_MODE);
  printf("set pll end\n");
  return ;
}

void set_pll_in_secure_mode( void )
{
  //use new mode
  printf("set pll start\n");
  enable_pll_lock_bit(LOCK_EN_NEW_MODE);

  set_pll_cpux_axi();
  set_pll_hsic();
  set_pll_periph0_ahb_apb_in_secure_mode();
  set_pll_dma();
  set_pll_mbus();

  disable_pll_lock_bit(LOCK_EN_NEW_MODE);
  printf("set pll end\n");
  return ;
}

void ResetPll( void )
{
  writel(0x01010, CCMU_AHB1_APB1_CFG_REG);
  writel(0x10300, CCMU_CPUX_AXI_CFG_REG);
  return ;
}

void set_gpio_gate(void)
{

}

