-0.30000000000000004
0.425557483188341
-0.1
0.47502081252106
-0.1
0.47502081252106
0.10000000000000003
0.52497918747894
and_gate
-0.2
0.45016600268752216
0.5
0.6224593312018546
0.5
0.6224593312018546
1.1999999999999997
0.7685247834990175
or_gate
0.6
0.6456563062257954
-0.09999999999999995
0.47502081252106
not_gate
0.8999999999999999
0.7109495026250039
0.09999999999999992
0.5249791874789399
0.09999999999999992
0.5249791874789399
-0.7
0.3318122278318339
nand_gate
0.6
0.6456563062257954
-0.09999999999999995
0.47502081252106
-0.09999999999999995
0.47502081252106
-0.7999999999999999
0.31002551887238755
nor_gate
Logic Gate: AND_GATE
X0	X1	X2	Y
1	0	0	0.0
1	0	1	0.0
1	1	0	0.0
1	1	1	1.0
Logic Gate: OR_GATE
X0	X1	X2	Y
1	0	0	0.0
1	0	1	1.0
1	1	0	1.0
1	1	1	1.0
Logic Gate: NOT_GATE
X0	X1	X2	Y
1	0	0	1.0
1	0	1	0.0
Logic Gate: NAND_GATE
X0	X1	X2	Y
1	0	0	1.0
1	0	1	1.0
1	1	0	1.0
1	1	1	0.0
Logic Gate: NOR_GATE
X0	X1	X2	Y
1	0	0	1.0
1	0	1	0.0
1	1	0	0.0
1	1	1	0.0
