{"sha": "38f4b55004b0e6c7ffc5a8138db457ce5df12ff1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzhmNGI1NTAwNGIwZTZjN2ZmYzVhODEzOGRiNDU3Y2U1ZGYxMmZmMQ==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-08-27T11:14:16Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-08-27T11:14:16Z"}, "message": "sse.md (define_mode_iterator VI48_AVX2_48_AVX512F): Delete.\n\ngcc/\n        * config/i386/sse.md\n\t(define_mode_iterator VI48_AVX2_48_AVX512F): Delete.\n\t(define_mode_iterator VI48_AVX512BW): New.\n\t(define_insn \"<avx2_avx512f>_<shift_insn>v<mode><mask_name>\"): Delete.\n\t(define_insn \"<avx2_avx512bw>_<shift_insn>v<mode><mask_name>\"\n\twith VI48_AVX2_48_AVX512F): New.\n\t(define_insn \"<avx2_avx512bw>_<shift_insn>v<mode><mask_name>\"\n\twith VI2_AVX512VL): Ditto.\n\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r214569", "tree": {"sha": "da504fa051abea76ccc31686d3541044c4a83d37", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/da504fa051abea76ccc31686d3541044c4a83d37"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/38f4b55004b0e6c7ffc5a8138db457ce5df12ff1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/38f4b55004b0e6c7ffc5a8138db457ce5df12ff1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/38f4b55004b0e6c7ffc5a8138db457ce5df12ff1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/38f4b55004b0e6c7ffc5a8138db457ce5df12ff1/comments", "author": null, "committer": null, "parents": [{"sha": "07f1cf564b3b64096998da79ea1963e100688a0e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/07f1cf564b3b64096998da79ea1963e100688a0e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/07f1cf564b3b64096998da79ea1963e100688a0e"}], "stats": {"total": 45, "additions": 37, "deletions": 8}, "files": [{"sha": "ded0288c0827815b15bff56772ca60ad437d8be2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 18, "deletions": 0, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/38f4b55004b0e6c7ffc5a8138db457ce5df12ff1/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/38f4b55004b0e6c7ffc5a8138db457ce5df12ff1/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=38f4b55004b0e6c7ffc5a8138db457ce5df12ff1", "patch": "@@ -1,3 +1,21 @@\n+2014-08-27  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+        * config/i386/sse.md\n+\t(define_mode_iterator VI48_AVX2_48_AVX512F): Delete.\n+\t(define_mode_iterator VI48_AVX512BW): New.\n+\t(define_insn \"<avx2_avx512f>_<shift_insn>v<mode><mask_name>\"): Delete.\n+\t(define_insn \"<avx2_avx512bw>_<shift_insn>v<mode><mask_name>\"\n+\twith VI48_AVX2_48_AVX512F): New.\n+\t(define_insn \"<avx2_avx512bw>_<shift_insn>v<mode><mask_name>\"\n+\twith VI2_AVX512VL): Ditto.\n+\n 2014-08-27  Richard Biener  <rguenther@suse.de>\n \n \tPR middle-end/62239"}, {"sha": "cd0c08e77b678eae3dad8af570a2901a8b9d5f04", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 19, "deletions": 8, "changes": 27, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/38f4b55004b0e6c7ffc5a8138db457ce5df12ff1/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/38f4b55004b0e6c7ffc5a8138db457ce5df12ff1/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=38f4b55004b0e6c7ffc5a8138db457ce5df12ff1", "patch": "@@ -359,9 +359,9 @@\n    (V8SI \"TARGET_AVX2\") V4SI\n    (V8DI \"TARGET_AVX512F\") (V4DI \"TARGET_AVX2\") V2DI])\n \n-(define_mode_iterator VI48_AVX2_48_AVX512F\n-  [(V16SI \"TARGET_AVX512F\") (V8SI \"TARGET_AVX2\") V4SI\n-   (V8DI \"TARGET_AVX512F\") (V4DI \"TARGET_AVX2\") V2DI])\n+(define_mode_iterator VI48_AVX512F\n+  [(V16SI \"TARGET_AVX512F\") V8SI V4SI\n+   (V8DI \"TARGET_AVX512F\") V4DI V2DI])\n \n (define_mode_iterator V48_AVX2\n   [V4SF V2DF\n@@ -15320,17 +15320,28 @@\n    (set_attr \"prefix\" \"maybe_evex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_insn \"<avx2_avx512f>_<shift_insn>v<mode><mask_name>\"\n-  [(set (match_operand:VI48_AVX2_48_AVX512F 0 \"register_operand\" \"=v\")\n-\t(any_lshift:VI48_AVX2_48_AVX512F\n-\t  (match_operand:VI48_AVX2_48_AVX512F 1 \"register_operand\" \"v\")\n-\t  (match_operand:VI48_AVX2_48_AVX512F 2 \"nonimmediate_operand\" \"vm\")))]\n+(define_insn \"<avx2_avx512bw>_<shift_insn>v<mode><mask_name>\"\n+  [(set (match_operand:VI48_AVX512F 0 \"register_operand\" \"=v\")\n+\t(any_lshift:VI48_AVX512F\n+\t  (match_operand:VI48_AVX512F 1 \"register_operand\" \"v\")\n+\t  (match_operand:VI48_AVX512F 2 \"nonimmediate_operand\" \"vm\")))]\n   \"TARGET_AVX2 && <mask_mode512bit_condition>\"\n   \"vp<vshift>v<ssemodesuffix>\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n   [(set_attr \"type\" \"sseishft\")\n    (set_attr \"prefix\" \"maybe_evex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n+(define_insn \"<avx2_avx512bw>_<shift_insn>v<mode><mask_name>\"\n+  [(set (match_operand:VI2_AVX512VL 0 \"register_operand\" \"=v\")\n+\t(any_lshift:VI2_AVX512VL\n+\t  (match_operand:VI2_AVX512VL 1 \"register_operand\" \"v\")\n+\t  (match_operand:VI2_AVX512VL 2 \"nonimmediate_operand\" \"vm\")))]\n+  \"TARGET_AVX512BW\"\n+  \"vp<vshift>v<ssemodesuffix>\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n+  [(set_attr \"type\" \"sseishft\")\n+   (set_attr \"prefix\" \"maybe_evex\")\n+   (set_attr \"mode\" \"<sseinsnmode>\")])\n+\n ;; For avx_vec_concat<mode> insn pattern\n (define_mode_attr concat_tg_mode\n   [(V32QI \"t\") (V16HI \"t\") (V8SI \"t\") (V4DI \"t\") (V8SF \"t\") (V4DF \"t\")"}]}