./plot2


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
bbdd2f53e76a9a0a61eaa1269dac25ca  /media/sf_code/csc-506-program1/plot2/plot2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot2.cu
self exe links to: /media/sf_code/csc-506-program1/plot2/plot2
Running md5sum using "md5sum /media/sf_code/csc-506-program1/plot2/plot2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /media/sf_code/csc-506-program1/plot2/plot2 > _cuobjdump_complete_output_d4Hns5"
Parsing file _cuobjdump_complete_output_d4Hns5
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot2.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot2.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z5plot2PKfS0_PfS1_S1_i : hostFun 0x0x40180e, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z5plot2PKfS0_PfS1_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z5plot2PKfS0_PfS1_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:71) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (_1.ptx:114) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5plot2PKfS0_PfS1_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5plot2PKfS0_PfS1_S1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ivEoL4"
Running: cat _ptx_ivEoL4 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_qEcf93
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_qEcf93 --output-file  /dev/null 2> _ptx_ivEoL4info"
GPGPU-Sim PTX: Kernel '_Z5plot2PKfS0_PfS1_S1_i' : regs=14, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ivEoL4 _ptx2_qEcf93 _ptx_ivEoL4info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Plot 2 Vector Addition calculation for 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x40180e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z5plot2PKfS0_PfS1_S1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z5plot2PKfS0_PfS1_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=56176 (inst/sec) elapsed = 0:0:00:02 / Wed Jan 24 10:16:47 2024
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 241792 (ipc=241.8) sim_rate=80597 (inst/sec) elapsed = 0:0:00:03 / Wed Jan 24 10:16:48 2024
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 389888 (ipc=194.9) sim_rate=97472 (inst/sec) elapsed = 0:0:00:04 / Wed Jan 24 10:16:49 2024
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(47,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 514912 (ipc=206.0) sim_rate=102982 (inst/sec) elapsed = 0:0:00:05 / Wed Jan 24 10:16:50 2024
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(33,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(62,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(29,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3366,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3367,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3373,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3374,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3457,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3458,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3471,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3472,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3474,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3475,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(69,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 973824 (ipc=278.2) sim_rate=162304 (inst/sec) elapsed = 0:0:00:06 / Wed Jan 24 10:16:51 2024
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3503,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3504,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3510,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3511,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3531,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3532,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3557,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3558,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3568,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3569,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3623,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3624,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3656,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3657,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3675,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3676,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3702,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3703,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3742,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3743,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3758,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3759,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3763,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3764,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3785,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3786,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3820,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3821,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3831,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3832,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3907,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3908,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3938,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3939,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3963,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3964,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3999,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4000,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1057344 (ipc=264.3) sim_rate=151049 (inst/sec) elapsed = 0:0:00:07 / Wed Jan 24 10:16:52 2024
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4022,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4023,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4030,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4031,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(115,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4056,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4057,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4095,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4096,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4111,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4112,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4131,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4132,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4135,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4136,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4149,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4150,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4174,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4175,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4209,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4210,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4217,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4218,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4244,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4245,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4328,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4329,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4332,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4333,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4359,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4360,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4391,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4392,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4394,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4395,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4398,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4399,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4432,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4433,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4440,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4441,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4441,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4442,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4471,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4472,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4472,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4472,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4473,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4473,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4476,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4476,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4477,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4477,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4479,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4480,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4519,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4520,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(140,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4534,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4535,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4536,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4537,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4537,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4538,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4547,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4548,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4554,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4555,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4571,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4572,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4619,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4620,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4643,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4644,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4665,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4666,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4673,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4674,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4728,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4729,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4838,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4839,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4880,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4881,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(154,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1249024 (ipc=249.8) sim_rate=156128 (inst/sec) elapsed = 0:0:00:08 / Wed Jan 24 10:16:53 2024
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5039,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5040,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5057,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5058,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5095,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5096,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5096,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5097,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5202,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5203,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5276,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5277,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5378,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5379,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(161,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5446,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5447,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1360128 (ipc=247.3) sim_rate=151125 (inst/sec) elapsed = 0:0:00:09 / Wed Jan 24 10:16:54 2024
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5502,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5503,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5512,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5513,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5547,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5548,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5548,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5549,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5558,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5559,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5593,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5594,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5647,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5648,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5733,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5734,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5760,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5761,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(169,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5892,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5893,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5910,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5911,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5914,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5915,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5961,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5962,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1519360 (ipc=253.2) sim_rate=151936 (inst/sec) elapsed = 0:0:00:10 / Wed Jan 24 10:16:55 2024
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6027,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6028,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(95,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6071,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6072,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6077,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6078,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(109,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6435,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6436,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(104,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1754496 (ipc=269.9) sim_rate=159499 (inst/sec) elapsed = 0:0:00:11 / Wed Jan 24 10:16:56 2024
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6674,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6675,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6772,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6773,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6779,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6780,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6781,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6782,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(182,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6822,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6823,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6899,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6900,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6904,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6905,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6919,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6920,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6938,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6939,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6975,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6976,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6990,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6991,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7006,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7007,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7087,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7088,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7122,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7123,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7142,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7143,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7208,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7209,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7255,0), 5 CTAs running
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(144,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7353,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7378,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7415,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7450,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7484,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7490,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7492,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1969232 (ipc=262.6) sim_rate=164102 (inst/sec) elapsed = 0:0:00:12 / Wed Jan 24 10:16:57 2024
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7597,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7600,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7601,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7730,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7742,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7772,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7809,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7869,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7930,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7940,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7951,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8010,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8022,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8033,0), 4 CTAs running
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(175,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (8085,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8124,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8173,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8177,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8178,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8179,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8189,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8207,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8236,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8242,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8273,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8302,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8303,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8331,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8372,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8376,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8407,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8457,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2118352 (ipc=249.2) sim_rate=162950 (inst/sec) elapsed = 0:0:00:13 / Wed Jan 24 10:16:58 2024
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8506,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8548,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8551,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8554,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8594,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8616,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8621,0), 2 CTAs running
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(178,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8631,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8658,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8730,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8828,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8834,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8843,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8850,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8863,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8924,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8962,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8977,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9012,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9127,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9174,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9355,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9381,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9474,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9478,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2248192 (ipc=236.7) sim_rate=160585 (inst/sec) elapsed = 0:0:00:14 / Wed Jan 24 10:16:59 2024
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9522,0), 1 CTAs running
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(187,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9571,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9602,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9606,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9638,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9686,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9708,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9731,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9752,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9753,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9796,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9797,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9820,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9840,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9841,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9902,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9906,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9955,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9977,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z5plot2PKfS0_PfS1_S1_i' finished on shader 12.
kernel_name = _Z5plot2PKfS0_PfS1_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 9978
gpu_sim_insn = 2251584
gpu_ipc =     225.6548
gpu_tot_sim_cycle = 9978
gpu_tot_sim_insn = 2251584
gpu_tot_ipc =     225.6548
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15360
gpu_stall_icnt2sh    = 25559
gpu_total_sim_rate=160827

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37281
	L1I_total_cache_misses = 1302
	L1I_total_cache_miss_rate = 0.0349
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4837
L1D_cache:
	L1D_cache_core[0]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3369
	L1D_cache_core[1]: Access = 600, Miss = 600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3517
	L1D_cache_core[2]: Access = 600, Miss = 600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2874
	L1D_cache_core[3]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3134
	L1D_cache_core[4]: Access = 535, Miss = 535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3336
	L1D_cache_core[5]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3367
	L1D_cache_core[6]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3515
	L1D_cache_core[7]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2998
	L1D_cache_core[8]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3426
	L1D_cache_core[9]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3711
	L1D_cache_core[10]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3592
	L1D_cache_core[11]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2463
	L1D_cache_core[12]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3546
	L1D_cache_core[13]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3346
	L1D_cache_core[14]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3084
	L1D_total_cache_accesses = 7815
	L1D_total_cache_misses = 7815
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 49278
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 9383
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0512
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46625
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8903
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2653
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 35979
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1302
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4837
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 2302176
gpgpu_n_tot_w_icount = 71943
gpgpu_n_stall_shd_mem = 52519
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6252
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 200000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 300176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 49278
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67882	W0_Idle:24539	W0_Scoreboard:123470	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:37	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:71906
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50016 {8:6252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 850272 {136:6252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 1184 
maxdqlatency = 0 
maxmflatency = 2206 
averagemflatency = 480 
max_icnt2mem_latency = 861 
max_icnt2sh_latency = 9977 
mrq_lat_table:2777 	286 	521 	715 	1060 	1241 	1297 	1172 	252 	50 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18 	5518 	2007 	284 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4882 	745 	636 	740 	445 	339 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1325 	3619 	1301 	22 	0 	0 	0 	0 	371 	866 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	13 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        10        14        19        12        12        32        32        24        18        32        32        12        22        29        32 
dram[1]:        12        11        16        24        12        13        32        32        26        20        40        54        42        26        29        31 
dram[2]:        13        10        31        30        16        17        32        32        21        23        32        32        11         8        28        30 
dram[3]:        15        11        16        25        14        12        32        32        18        21        60        32        12        22        29        28 
dram[4]:        14        14        27        30        14        14        32        32        26        20        38        54        34        26        31        30 
dram[5]:        12        14        28        29        14        14        32        32        28        16        32        32        18        12        31        28 
maximum service time to same row:
dram[0]:      1507      2107      5046      5163      2563      2523      1472      1624      1294      1400      4541      4658      3587      3784      7137      1597 
dram[1]:      1610      1682      5025      5103      2633      2810      1444      1540      1372      1406      4594      4758      3581      3919      6666      1604 
dram[2]:      1718      1719      4892      5013      2894      3118      1369      1516      1245      1208      4560      4560      3591      3950      6587      1601 
dram[3]:      1613      1641      4939      5132      2710      2849      1636      1426      1365      1228      4560      4604      3591      3986      6519      1625 
dram[4]:      1618      1687      5185      5144      2937      3017      1653      1450      1441      1511      4856      4710      3643      4667      6418      1604 
dram[5]:      1669      1591      5042      5010      2784      2856      1552      1469      1484      1389      4667      4631      3666      4019      6606      1606 
average row accesses per activate:
dram[0]:  2.481482  4.266667  4.000000  7.111111  3.636364  2.962963 42.666668 42.666668 10.666667  7.529412 18.285715 14.222222  5.478261  6.526316  9.428572 32.000000 
dram[1]:  3.421053  3.555556  8.000000  7.111111  4.210526  3.636364 42.666668 42.666668  9.142858 10.666667 25.600000 16.000000  6.526316  7.750000 13.200000 16.000000 
dram[2]:  5.333333  3.200000 16.000000 16.000000  3.809524  3.727273 42.666668 42.666668  7.111111  9.846154 42.666668 42.666668  5.166667  4.133333 13.200000 16.000000 
dram[3]:  5.333333  4.923077  4.571429  9.142858  5.266667  2.928571 42.666668 42.666668  7.529412  7.529412 25.600000 25.600000  7.750000  5.857143  9.428572 16.000000 
dram[4]:  4.571429  5.333333  8.000000 16.000000  3.636364  3.416667 42.666668 42.666668  9.846154  9.142858  9.142858 18.285715  7.294117  5.636364 13.200000 10.666667 
dram[5]:  4.000000  4.000000  8.000000 10.666667  3.636364  4.500000 42.666668 42.666668  9.142858  6.736842 18.285715 42.666668  5.904762  4.769231 13.000000 10.666667 
average row locality = 9382/1159 = 8.094910
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        66        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        96        96        95        96        66        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        66        64 
dram[3]:        64        64        64        64        73        76        96        96        96        96        96        96        96        95        66        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        66        64 
dram[5]:        64        64        64        64        74        75        96        96        96        96        96        96        96        96        65        64 
total reads: 7819
bank skew: 96/64 = 1.50
chip skew: 1305/1302 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        356       325       299       378       337       325       315       361       393       483       358       348       285       294       330       429
dram[1]:        431       366       385       480       397       473       370       361       446       535       418       520       346       436       384       386
dram[2]:        353       331       328       373       330       356       355       361       411       414       339       353       272       312       382       377
dram[3]:        399       390       345       349       367       362       377       425       456       411       393       333       298       304       453       439
dram[4]:        456       458       570       475       631       520       375       464       559       515       623       537       579       435       490       509
dram[5]:        379       366       402       412       367       368       335       368       460       413       414       386       343       318       387       382
maximum mf latency per bank:
dram[0]:        527       437       373       533       800       666       881      1152      1233      1511      1094      1055       804       969       447       590
dram[1]:       1049      1007       480       750       930      1308      1010       959      1305      1941      1255      2195       952      1246       488       545
dram[2]:        881       898       410       587       939       796      1006       981      1145      1210      1159       899       548       928       519       525
dram[3]:        787       828       408       454       800       911      1050      1006      1374      1078      1506       873       658      1030       556       533
dram[4]:        860       652       709       666      1409      1160      1113      1214      1992      1234      2206      1499      1390      1138       636       928
dram[5]:       1014      1032       534       567       911       747      1049      1089      1418      1015      1231       974       918      1139       527       501
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x80090a80, atomic=0 1 entries : 0x2b144ee67630 :  mf: uid=113398, sid12:w05, part=0, addr=0x80090a80, load , size=128, unknown  status = IN_PARTITION_DRAM (9975), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13170 n_nop=9616 n_act=218 n_pre=202 n_req=1567 n_rd=2610 n_write=524 bw_util=0.4759
n_activity=11754 dram_eff=0.5333
bk0: 134a 11948i bk1: 128a 12202i bk2: 128a 12223i bk3: 128a 12177i bk4: 148a 11669i bk5: 148a 11333i bk6: 192a 10992i bk7: 192a 10665i bk8: 192a 10582i bk9: 192a 9421i bk10: 192a 10482i bk11: 192a 10136i bk12: 192a 10914i bk13: 192a 10909i bk14: 132a 12475i bk15: 128a 12309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.82513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13170 n_nop=9693 n_act=184 n_pre=168 n_req=1563 n_rd=2604 n_write=521 bw_util=0.4746
n_activity=11002 dram_eff=0.5681
bk0: 130a 12118i bk1: 128a 12062i bk2: 128a 12306i bk3: 128a 12137i bk4: 148a 11689i bk5: 148a 11670i bk6: 192a 10896i bk7: 192a 10676i bk8: 192a 10051i bk9: 192a 9740i bk10: 192a 10541i bk11: 192a 10066i bk12: 190a 10676i bk13: 192a 10712i bk14: 132a 12457i bk15: 128a 12258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1526
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13170 n_nop=9680 n_act=189 n_pre=173 n_req=1564 n_rd=2608 n_write=520 bw_util=0.475
n_activity=11030 dram_eff=0.5672
bk0: 128a 12321i bk1: 128a 12092i bk2: 128a 12468i bk3: 128a 12253i bk4: 148a 11559i bk5: 152a 11400i bk6: 192a 10890i bk7: 192a 10679i bk8: 192a 9914i bk9: 192a 10094i bk10: 192a 10495i bk11: 192a 10245i bk12: 192a 10594i bk13: 192a 10253i bk14: 132a 12406i bk15: 128a 12162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.66408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13170 n_nop=9688 n_act=187 n_pre=171 n_req=1562 n_rd=2604 n_write=520 bw_util=0.4744
n_activity=11061 dram_eff=0.5649
bk0: 128a 12375i bk1: 128a 12324i bk2: 128a 12297i bk3: 128a 12122i bk4: 146a 11831i bk5: 152a 11305i bk6: 192a 10738i bk7: 192a 10512i bk8: 192a 9161i bk9: 192a 9390i bk10: 192a 10608i bk11: 192a 10365i bk12: 192a 10956i bk13: 190a 10377i bk14: 132a 12453i bk15: 128a 12314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.09415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13170 n_nop=9682 n_act=188 n_pre=172 n_req=1564 n_rd=2608 n_write=520 bw_util=0.475
n_activity=10822 dram_eff=0.5781
bk0: 128a 12293i bk1: 128a 12210i bk2: 128a 12402i bk3: 128a 12109i bk4: 148a 11705i bk5: 152a 11325i bk6: 192a 10952i bk7: 192a 10644i bk8: 192a 10058i bk9: 192a 9998i bk10: 192a 10295i bk11: 192a 10438i bk12: 192a 10572i bk13: 192a 10301i bk14: 132a 12439i bk15: 128a 12147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7614
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13170 n_nop=9676 n_act=193 n_pre=177 n_req=1562 n_rd=2604 n_write=520 bw_util=0.4744
n_activity=10994 dram_eff=0.5683
bk0: 128a 12226i bk1: 128a 12289i bk2: 128a 12346i bk3: 128a 12096i bk4: 148a 11700i bk5: 150a 11635i bk6: 192a 10902i bk7: 192a 10651i bk8: 192a 9791i bk9: 192a 9761i bk10: 192a 10282i bk11: 192a 10201i bk12: 192a 10432i bk13: 192a 10399i bk14: 130a 12510i bk15: 128a 12270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.9202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 697, Miss = 655, Miss_rate = 0.940, Pending_hits = 9, Reservation_fails = 424
L2_cache_bank[1]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 716
L2_cache_bank[2]: Access = 666, Miss = 652, Miss_rate = 0.979, Pending_hits = 3, Reservation_fails = 295
L2_cache_bank[3]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1116
L2_cache_bank[4]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 565
L2_cache_bank[5]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 611
L2_cache_bank[6]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164
L2_cache_bank[7]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166
L2_cache_bank[8]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1250
L2_cache_bank[9]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1218
L2_cache_bank[10]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 677
L2_cache_bank[11]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 175
L2_total_cache_accesses = 7875
L2_total_cache_misses = 7819
L2_total_cache_miss_rate = 0.9929
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 7377
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6413
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 618
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 237
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.261

icnt_total_pkts_mem_to_simt=33093
icnt_total_pkts_simt_to_mem=14125
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.4025
	minimum = 6
	maximum = 582
Network latency average = 17.9215
	minimum = 6
	maximum = 549
Slowest packet = 12302
Flit latency average = 15.3308
	minimum = 6
	maximum = 545
Slowest flit = 36855
Fragmentation average = 0.143175
	minimum = 0
	maximum = 481
Injected packet rate average = 0.0584619
	minimum = 0.0485067 (at node 0)
	maximum = 0.0698537 (at node 15)
Accepted packet rate average = 0.0584619
	minimum = 0.0485067 (at node 0)
	maximum = 0.0698537 (at node 15)
Injected flit rate average = 0.175267
	minimum = 0.0869914 (at node 0)
	maximum = 0.293345 (at node 15)
Accepted flit rate average= 0.175267
	minimum = 0.117258 (at node 16)
	maximum = 0.25436 (at node 1)
Injected packet length average = 2.99797
Accepted packet length average = 2.99797
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4025 (1 samples)
	minimum = 6 (1 samples)
	maximum = 582 (1 samples)
Network latency average = 17.9215 (1 samples)
	minimum = 6 (1 samples)
	maximum = 549 (1 samples)
Flit latency average = 15.3308 (1 samples)
	minimum = 6 (1 samples)
	maximum = 545 (1 samples)
Fragmentation average = 0.143175 (1 samples)
	minimum = 0 (1 samples)
	maximum = 481 (1 samples)
Injected packet rate average = 0.0584619 (1 samples)
	minimum = 0.0485067 (1 samples)
	maximum = 0.0698537 (1 samples)
Accepted packet rate average = 0.0584619 (1 samples)
	minimum = 0.0485067 (1 samples)
	maximum = 0.0698537 (1 samples)
Injected flit rate average = 0.175267 (1 samples)
	minimum = 0.0869914 (1 samples)
	maximum = 0.293345 (1 samples)
Accepted flit rate average = 0.175267 (1 samples)
	minimum = 0.117258 (1 samples)
	maximum = 0.25436 (1 samples)
Injected packet size average = 2.99797 (1 samples)
Accepted packet size average = 2.99797 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 160827 (inst/sec)
gpgpu_simulation_rate = 712 (cycle/sec)
Copy output data from the CUDA device to the host memory
Test PASSED
Done
