# Piepelined_RISCV_Processor
Developed a simplified fully-functional RISC-V pieplined processor using Verilog HDL with hazards taken into consideration.
This is a joint project for Computer Architecture CSCE 330/3301 Fall 2022 Course with partner: Zeyad Tolba Kamal.
