

================================================================
== Vivado HLS Report for 'sweep_algorithm_DECM'
================================================================
* Date:           Thu Jun 15 12:11:16 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16394|  19523|  16394|  19523|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+----------+
        |                             |                  |  Latency  |  Interval | Pipeline |
        |           Instance          |      Module      | min | max | min | max |   Type   |
        +-----------------------------+------------------+-----+-----+-----+-----+----------+
        |grp_meanFilterInTime_fu_494  |meanFilterInTime  |   13|   13|   14|   14| function |
        +-----------------------------+------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- lp3     |   2048|   2048|         2|          1|          1|  2048|    yes   |
        |- lp4     |  14341|  14341|        34|         28|          1|   512|    yes   |
        |- Loop 3  |   1051|   1051|         1|          1|          1|  1024|    yes   |
        |- Loop 4  |   2074|   2074|         1|          1|          1|  2049|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|   1094|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|      -|     303|    446|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    680|
|Register         |        -|      -|    1617|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|      4|    1920|   2220|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      1|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-------+-----+-----+
    |           Instance          |      Module      | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+------------------+---------+-------+-----+-----+
    |grp_meanFilterInTime_fu_494  |meanFilterInTime  |        1|      0|  303|  446|
    +-----------------------------+------------------+---------+-------+-----+-----+
    |Total                        |                  |        1|      0|  303|  446|
    +-----------------------------+------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |axi_algorithm_maceOg_U11  |axi_algorithm_maceOg  | i0 + i1 * i1 |
    |axi_algorithm_maceOg_U13  |axi_algorithm_maceOg  | i0 + i1 * i1 |
    |axi_algorithm_macfYi_U12  |axi_algorithm_macfYi  | i0 - i1 * i1 |
    |axi_algorithm_macfYi_U14  |axi_algorithm_macfYi  | i0 - i1 * i1 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |aux_array_V_1_U  |sweep_algorithm_Dcud  |        6|  0|   0|  2049|   24|     1|        49176|
    |sum_V_U          |sweep_algorithm_DdEe  |        3|  0|   0|  1024|   42|     1|        43008|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        9|  0|   0|  3073|   66|     2|        92184|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |cont32_1_i_fu_733_p2           |     +    |      0|  0|  39|          32|           1|
    |cont32_i_fu_592_p2             |     +    |      0|  0|  39|           1|          32|
    |contNuevoSuma_3_1_i_fu_834_p2  |     +    |      0|  0|  39|          32|           1|
    |contNuevoSuma_3_i_fu_679_p2    |     +    |      0|  0|  39|           1|          32|
    |contNuevo_0_op_1_i_fu_786_p2   |     +    |      0|  0|  39|          32|           1|
    |contNuevo_0_op_i_fu_625_p2     |     +    |      0|  0|  39|          32|           1|
    |i_2_fu_1021_p2                 |     +    |      0|  0|  18|          11|           1|
    |i_3_fu_1038_p2                 |     +    |      0|  0|  19|          12|           1|
    |i_5_1_i_fu_766_p2              |     +    |      0|  0|  18|           2|          11|
    |i_fu_533_p2                    |     +    |      0|  0|  19|          12|           1|
    |ind16_1_i_cast_fu_805_p2       |     +    |      0|  0|  12|           3|           1|
    |ind16_i_cast_fu_648_p2         |     +    |      0|  0|  12|           1|           3|
    |indPar_i_15_fu_828_p2          |     +    |      0|  0|  39|          32|           1|
    |indPar_i_fu_673_p2             |     +    |      0|  0|  39|           1|          32|
    |tmp_1_i_fu_716_p2              |     +    |      0|  0|  19|          11|          12|
    |tmp_8_i_fu_1003_p2             |     +    |      0|  0|  39|          32|           1|
    |tmp_i_13_fu_558_p2             |     +    |      0|  0|  18|          11|          11|
    |p_Val2_2_1_i_fu_760_p2         |     -    |      0|  0|  23|          16|          16|
    |p_Val2_2_i_fu_606_p2           |     -    |      0|  0|  23|          16|          16|
    |p_Val2_6_1_i_fu_857_p2         |     -    |      0|  0|  23|          16|          16|
    |p_Val2_6_i_fu_700_p2           |     -    |      0|  0|  23|          16|          16|
    |p_Val2_i_i3_fu_949_p2          |     -    |      0|  0|  39|          32|          32|
    |p_Val2_i_i_fu_888_p2           |     -    |      0|  0|  39|          32|          32|
    |ap_condition_232               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_291               |    and   |      0|  0|   2|           1|           1|
    |minimoX_0_1_fu_973_p2          |    and   |      0|  0|   2|           1|           1|
    |minimoX_0_fu_923_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_968_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp9_fu_918_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_912_p2                  |    and   |      0|  0|   2|           1|           1|
    |reset_assign_fu_580_p2         |   icmp   |      0|  0|   5|          10|           1|
    |tmp_19_1_i_fu_727_p2           |   icmp   |      0|  0|  16|          32|           1|
    |tmp_19_i_fu_586_p2             |   icmp   |      0|  0|  16|          32|           1|
    |tmp_1_i_16_fu_1015_p2          |   icmp   |      0|  0|   6|          11|          12|
    |tmp_21_1_i_fu_800_p2           |   icmp   |      0|  0|  16|          32|           6|
    |tmp_21_i_fu_639_p2             |   icmp   |      0|  0|  16|          32|           6|
    |tmp_22_1_i_fu_780_p2           |   icmp   |      0|  0|  16|          32|           3|
    |tmp_22_i_fu_619_p2             |   icmp   |      0|  0|  16|          32|           3|
    |tmp_2_i_fu_1032_p2             |   icmp   |      0|  0|   6|          12|          12|
    |tmp_3_i_i5_fu_963_p2           |   icmp   |      0|  0|  16|          32|           1|
    |tmp_3_i_i_fu_907_p2            |   icmp   |      0|  0|  16|          32|           1|
    |tmp_4_i_i7_fu_863_p2           |   icmp   |      0|  0|  16|          32|           4|
    |tmp_4_i_i_fu_706_p2            |   icmp   |      0|  0|  16|          32|           4|
    |tmp_5_i_fu_527_p2              |   icmp   |      0|  0|   7|          12|          13|
    |tmp_7_i_fu_840_p2              |   icmp   |      0|  0|   6|          11|          12|
    |tmp_9_i_fu_1009_p2             |   icmp   |      0|  0|  16|          32|          12|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |i_5_i_fu_569_p2                |    or    |      0|  0|  10|          10|           1|
    |contNuevoSuma_1_i_fu_612_p3    |  select  |      0|  0|  32|           1|           1|
    |p_1_i_fu_810_p3                |  select  |      0|  0|  32|           1|           1|
    |p_Val2_1_fu_881_p3             |  select  |      0|  0|  32|           1|           1|
    |p_i_fu_654_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_ind_1_i_fu_817_p3            |  select  |      0|  0|   3|           1|           3|
    |p_ind_i_fu_661_p3              |  select  |      0|  0|   3|           1|           3|
    |phitmp_1_i_fu_792_p3           |  select  |      0|  0|  32|           1|           1|
    |phitmp_i_fu_631_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           1|           2|
    |not_reset_i_fu_902_p2          |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1094|         824|         392|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------+-----+-----------+-----+-----------+
    |                            Name                           | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                  |  169|         38|    1|         38|
    |ap_done                                                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                    |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                                    |    9|          2|    1|          2|
    |ap_phi_precharge_reg_pp1_iter0_cont32_2_i_reg_354          |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377   |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437  |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_contNuevo_1_i_reg_365       |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424      |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_cont_i_be_reg_412           |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_ind16_2_i_reg_388           |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_indPar_1_i_reg_343          |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_ind_i_be_reg_449            |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_this_assign_0_i_be_reg_400  |    9|          2|   32|         64|
    |aux_array_V_1_address0                                     |   38|          7|   12|         84|
    |aux_array_V_1_address1                                     |   27|          5|   12|         60|
    |aux_array_V_1_d1                                           |   15|          3|   24|         72|
    |contNuevoSuma_i_phi_fu_324_p4                              |    9|          2|   32|         64|
    |contNuevoSuma_i_reg_320                                    |    9|          2|   32|         64|
    |contNuevo_i_phi_fu_300_p4                                  |    9|          2|   32|         64|
    |contNuevo_i_reg_296                                        |    9|          2|   32|         64|
    |cont_i_phi_fu_312_p4                                       |    9|          2|   32|         64|
    |cont_i_reg_308                                             |    9|          2|   32|         64|
    |contador_new_i_reg_483                                     |    9|          2|   32|         64|
    |currentGroupX_OUT_V_address0                               |   38|          7|    2|         14|
    |currentGroupX_OUT_V_d0                                     |   27|          5|   32|        160|
    |derivada_V_0                                               |    9|          2|   32|         64|
    |grp_meanFilterInTime_fu_494_reset                          |   15|          3|    1|          3|
    |grp_meanFilterInTime_fu_494_x_V                            |   15|          3|   32|         96|
    |i_1_i_phi_fu_288_p4                                        |    9|          2|   10|         20|
    |i_1_i_reg_284                                              |    9|          2|   10|         20|
    |i_2_i_reg_461                                              |    9|          2|   11|         22|
    |i_3_i_reg_472                                              |    9|          2|   12|         24|
    |i_i_phi_fu_263_p4                                          |    9|          2|   12|         24|
    |i_i_reg_259                                                |    9|          2|   12|         24|
    |ind_i_phi_fu_275_p4                                        |    9|          2|   32|         64|
    |ind_i_reg_271                                              |    9|          2|   32|         64|
    |sum_V_address0                                             |   21|          4|   10|         40|
    |sum_V_address1                                             |   15|          3|   10|         30|
    |sum_V_d0                                                   |   15|          3|   42|        126|
    |this_assign_0_i_phi_fu_335_p4                              |    9|          2|   32|         64|
    |this_assign_0_i_reg_331                                    |    9|          2|   32|         64|
    +-----------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                      |  680|        144|  952|       2272|
    +-----------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  37|   0|   37|          0|
    |ap_done_reg                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                    |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp1_iter0_cont32_2_i_reg_354          |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377   |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437  |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_contNuevo_1_i_reg_365       |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424      |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_cont_i_be_reg_412           |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_ind16_2_i_reg_388           |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_indPar_1_i_reg_343          |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_ind_i_be_reg_449            |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_this_assign_0_i_be_reg_400  |  32|   0|   32|          0|
    |ap_reg_grp_meanFilterInTime_fu_494_ap_start                |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_cont32_2_i_reg_354                        |  32|   0|   32|          0|
    |ap_reg_pp1_iter1_currentGroupX_OUT_V_6_reg_1315            |   2|   0|    2|          0|
    |ap_reg_pp1_iter1_tmp_19_1_i_reg_1241                       |   1|   0|    1|          0|
    |cont32_1_i_reg_1245                                        |  32|   0|   32|          0|
    |cont32_2_i_reg_354                                         |  32|   0|   32|          0|
    |cont32_i_reg_1143                                          |  32|   0|   32|          0|
    |contNuevoSuma_1_i_reg_1169                                 |  32|   0|   32|          0|
    |contNuevoSuma_2_i_reg_377                                  |  32|   0|   32|          0|
    |contNuevoSuma_i_be_reg_437                                 |  32|   0|   32|          0|
    |contNuevoSuma_i_reg_320                                    |  32|   0|   32|          0|
    |contNuevo_1_i_reg_365                                      |  32|   0|   32|          0|
    |contNuevo_i_be_reg_424                                     |  32|   0|   32|          0|
    |contNuevo_i_reg_296                                        |  32|   0|   32|          0|
    |cont_i_be_reg_412                                          |  32|   0|   32|          0|
    |cont_i_reg_308                                             |  32|   0|   32|          0|
    |contador                                                   |  32|   0|   32|          0|
    |contador_new_i_reg_483                                     |  32|   0|   32|          0|
    |currentGroupX_OUT_V_1_reg_1180                             |  32|   0|   32|          0|
    |currentGroupX_OUT_V_2_reg_1225                             |   2|   0|    2|          0|
    |currentGroupX_OUT_V_4_reg_1310                             |   2|   0|    2|          0|
    |currentGroupX_OUT_V_5_reg_1331                             |  32|   0|   32|          0|
    |currentGroupX_OUT_V_6_reg_1315                             |   2|   0|    2|          0|
    |currentGroupX_OUT_V_s_reg_1138                             |   2|   0|    2|          0|
    |derivada_V_0                                               |  32|   0|   32|          0|
    |i_1_i119_cast_reg_1106                                     |  10|   0|   11|          1|
    |i_1_i_reg_284                                              |  10|   0|   10|          0|
    |i_2_i_reg_461                                              |  11|   0|   11|          0|
    |i_3_i_reg_472                                              |  12|   0|   12|          0|
    |i_5_cast_i_reg_1116                                        |   9|   0|   32|         23|
    |i_i_reg_259                                                |  12|   0|   12|          0|
    |i_reg_1096                                                 |  12|   0|   12|          0|
    |ind16_2_i_reg_388                                          |  32|   0|   32|          0|
    |indPar_1_i_reg_343                                         |  32|   0|   32|          0|
    |ind_i_be_reg_449                                           |  32|   0|   32|          0|
    |ind_i_reg_271                                              |  32|   0|   32|          0|
    |p_0_1_i_reg_1320                                           |  32|   0|   32|          0|
    |p_Val2_10_1_i_reg_1300                                     |  42|   0|   42|          0|
    |p_Val2_10_i_reg_1215                                       |  42|   0|   42|          0|
    |p_Val2_2_1_i_reg_1251                                      |  16|   0|   16|          0|
    |p_Val2_2_i_reg_1154                                        |  16|   0|   16|          0|
    |p_Val2_6_1_i_reg_1295                                      |  16|   0|   16|          0|
    |p_Val2_6_i_reg_1210                                        |  16|   0|   16|          0|
    |p_Val2_i_i3_reg_1336                                       |  32|   0|   32|          0|
    |p_Val2_i_i_reg_1325                                        |  32|   0|   32|          0|
    |reset_assign_reg_1126                                      |   1|   0|    1|          0|
    |sum_V_addr_1_reg_1149                                      |   9|   0|   10|          1|
    |sum_V_addr_reg_1121                                        |  10|   0|   10|          0|
    |sum_V_load_1_reg_1205                                      |  42|   0|   42|          0|
    |sum_V_load_reg_1164                                        |  42|   0|   42|          0|
    |this_assign_0_i_be_reg_400                                 |  32|   0|   32|          0|
    |this_assign_0_i_reg_331                                    |  32|   0|   32|          0|
    |tmp_12_reg_1256                                            |  10|   0|   10|          0|
    |tmp_19_1_i_reg_1241                                        |   1|   0|    1|          0|
    |tmp_19_i_reg_1134                                          |   1|   0|    1|          0|
    |tmp_4_i_i7_reg_1305                                        |   1|   0|    1|          0|
    |tmp_4_i_i_reg_1220                                         |   1|   0|    1|          0|
    |tmp_5_i_reg_1092                                           |   1|   0|    1|          0|
    |tmp_7_i_reg_1291                                           |   1|   0|    1|          0|
    |tmp_9_reg_1230                                             |   3|   0|    3|          0|
    |vector_V_0                                                 |  32|   0|   32|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |1617|   0| 1642|         25|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_done                       | out |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|p_read                        |  in |   24|   ap_none  |        p_read        |    scalar    |
|currentGroupX_OUT_V_address0  | out |    2|  ap_memory |  currentGroupX_OUT_V |     array    |
|currentGroupX_OUT_V_ce0       | out |    1|  ap_memory |  currentGroupX_OUT_V |     array    |
|currentGroupX_OUT_V_we0       | out |    1|  ap_memory |  currentGroupX_OUT_V |     array    |
|currentGroupX_OUT_V_d0        | out |   32|  ap_memory |  currentGroupX_OUT_V |     array    |
|currentGroupX_OUT_V_q0        |  in |   32|  ap_memory |  currentGroupX_OUT_V |     array    |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 28, depth = 34
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 44
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 28, D = 34, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
  Pipeline-2: II = 1, D = 1, States = { 40 }
  Pipeline-3: II = 1, D = 1, States = { 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp_5_i)
	3  / (!tmp_5_i)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / (tmp_7_i)
	5  / (!tmp_7_i)
39 --> 
	44  / (!tmp_9_i)
	40  / (tmp_9_i)
40 --> 
	40  / true
41 --> 
	42  / true
42 --> 
	42  / true
43 --> 
	44  / true
44 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_45 (9)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* @aux_array_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: p_read_1 (10)  [1/1] 0.00ns
entry:1  %p_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read)

ST_1: StgValue_47 (11)  [1/1] 1.77ns  loc: axi_algorithm.cpp:73->axi_algorithm.cpp:30
entry:2  br label %0


 <State 2>: 6.13ns
ST_2: i_i (13)  [1/1] 0.00ns
:0  %i_i = phi i12 [ 0, %entry ], [ %i, %1 ]

ST_2: tmp_5_i (14)  [1/1] 2.94ns  loc: axi_algorithm.cpp:73->axi_algorithm.cpp:30
:1  %tmp_5_i = icmp eq i12 %i_i, -2048

ST_2: i (15)  [1/1] 2.88ns  loc: axi_algorithm.cpp:76->axi_algorithm.cpp:30
:2  %i = add i12 %i_i, 1

ST_2: StgValue_51 (16)  [1/1] 0.00ns  loc: axi_algorithm.cpp:73->axi_algorithm.cpp:30
:3  br i1 %tmp_5_i, label %2, label %1

ST_2: i_4_cast_i (23)  [1/1] 0.00ns  loc: axi_algorithm.cpp:76->axi_algorithm.cpp:30
:5  %i_4_cast_i = zext i12 %i to i32

ST_2: aux_array_V_1_addr (24)  [1/1] 0.00ns  loc: axi_algorithm.cpp:76->axi_algorithm.cpp:30
:6  %aux_array_V_1_addr = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_4_cast_i

ST_2: aux_array_V_1_load (25)  [2/2] 3.25ns  loc: axi_algorithm.cpp:76->axi_algorithm.cpp:30
:7  %aux_array_V_1_load = load i24* %aux_array_V_1_addr, align 4


 <State 3>: 6.51ns
ST_3: i_cast36_i (18)  [1/1] 0.00ns  loc: axi_algorithm.cpp:73->axi_algorithm.cpp:30
:0  %i_cast36_i = zext i12 %i_i to i32

ST_3: empty (19)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_3: StgValue_57 (20)  [1/1] 0.00ns  loc: axi_algorithm.cpp:74->axi_algorithm.cpp:30
:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_3: tmp_i (21)  [1/1] 0.00ns  loc: axi_algorithm.cpp:74->axi_algorithm.cpp:30
:3  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

ST_3: StgValue_59 (22)  [1/1] 0.00ns  loc: axi_algorithm.cpp:75->axi_algorithm.cpp:30
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: aux_array_V_1_load (25)  [1/2] 3.25ns  loc: axi_algorithm.cpp:76->axi_algorithm.cpp:30
:7  %aux_array_V_1_load = load i24* %aux_array_V_1_addr, align 4

ST_3: aux_array_V_1_addr_1 (26)  [1/1] 0.00ns  loc: axi_algorithm.cpp:76->axi_algorithm.cpp:30
:8  %aux_array_V_1_addr_1 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_cast36_i

ST_3: StgValue_62 (27)  [1/1] 3.25ns  loc: axi_algorithm.cpp:76->axi_algorithm.cpp:30
:9  store i24 %aux_array_V_1_load, i24* %aux_array_V_1_addr_1, align 4

ST_3: empty_10 (28)  [1/1] 0.00ns  loc: axi_algorithm.cpp:77->axi_algorithm.cpp:30
:10  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_i)

ST_3: StgValue_64 (29)  [1/1] 0.00ns  loc: axi_algorithm.cpp:73->axi_algorithm.cpp:30
:11  br label %0


 <State 4>: 3.25ns
ST_4: StgValue_65 (31)  [1/1] 3.25ns  loc: axi_algorithm.cpp:78->axi_algorithm.cpp:30
:0  store i24 %p_read_1, i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 2048), align 16

ST_4: StgValue_66 (32)  [1/1] 1.77ns  loc: axi_algorithm.cpp:81->axi_algorithm.cpp:30
:1  br label %5


 <State 5>: 6.11ns
ST_5: ind_i (34)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:0  %ind_i = phi i32 [ 0, %2 ], [ %ind_i_be, %.backedge.i.backedge ]

ST_5: i_1_i (35)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:1  %i_1_i = phi i10 [ 0, %2 ], [ %tmp_12, %.backedge.i.backedge ]

ST_5: contNuevo_i (37)  [1/1] 0.00ns  loc: axi_algorithm.cpp:126->axi_algorithm.cpp:30
:3  %contNuevo_i = phi i32 [ 0, %2 ], [ %contNuevo_i_be, %.backedge.i.backedge ]

ST_5: cont_i (38)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:4  %cont_i = phi i32 [ 0, %2 ], [ %cont_i_be, %.backedge.i.backedge ]

ST_5: i_1_i119_cast (40)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:6  %i_1_i119_cast = zext i10 %i_1_i to i11

ST_5: i_1_i_cast (41)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:7  %i_1_i_cast = zext i10 %i_1_i to i32

ST_5: tmp_i_13 (47)  [1/1] 2.86ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:13  %tmp_i_13 = add i11 -1023, %i_1_i119_cast

ST_5: tmp_cast_i (48)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:14  %tmp_cast_i = zext i11 %tmp_i_13 to i32

ST_5: aux_array_V_1_load_1 (49)  [2/2] 3.25ns
:15  %aux_array_V_1_load_1 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 1024), align 16

ST_5: aux_array_V_1_addr_2 (51)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:17  %aux_array_V_1_addr_2 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %tmp_cast_i

ST_5: aux_array_V_1_load_2 (52)  [2/2] 3.25ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:18  %aux_array_V_1_load_2 = load i24* %aux_array_V_1_addr_2, align 4

ST_5: i_5_i (57)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:23  %i_5_i = or i10 %i_1_i, 1

ST_5: i_5_cast_i (58)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:24  %i_5_cast_i = zext i10 %i_5_i to i32

ST_5: sum_V_addr (67)  [1/1] 0.00ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:33  %sum_V_addr = getelementptr [1024 x i42]* @sum_V, i32 0, i32 %i_1_i_cast

ST_5: sum_V_load (68)  [2/2] 3.25ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:34  %sum_V_load = load i42* %sum_V_addr, align 16

ST_5: reset_assign (75)  [1/1] 3.02ns  loc: axi_algorithm.cpp:95->axi_algorithm.cpp:30
:41  %reset_assign = icmp eq i10 %i_1_i, 0

ST_5: tmp_19_i (78)  [1/1] 3.26ns  loc: axi_algorithm.cpp:111->axi_algorithm.cpp:30
:44  %tmp_19_i = icmp eq i32 %contNuevo_i, 0

ST_5: StgValue_84 (79)  [1/1] 0.00ns  loc: axi_algorithm.cpp:111->axi_algorithm.cpp:30
:45  br i1 %tmp_19_i, label %4, label %6

ST_5: currentGroupX_OUT_V_s (99)  [1/1] 0.00ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:13  %currentGroupX_OUT_V_s = getelementptr [4 x i32]* %currentGroupX_OUT_V, i32 0, i32 %ind_i

ST_5: currentGroupX_OUT_V_1 (100)  [2/2] 2.32ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:14  %currentGroupX_OUT_V_1 = load i32* %currentGroupX_OUT_V_s, align 4

ST_5: cont32_i (103)  [1/1] 3.44ns  loc: axi_algorithm.cpp:117->axi_algorithm.cpp:30
:17  %cont32_i = add i32 1, %cont_i

ST_5: sum_V_addr_1 (147)  [1/1] 0.00ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:28  %sum_V_addr_1 = getelementptr [1024 x i42]* @sum_V, i32 0, i32 %i_5_cast_i

ST_5: sum_V_load_1 (148)  [2/2] 3.25ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:29  %sum_V_load_1 = load i42* %sum_V_addr_1, align 8


 <State 6>: 7.28ns
ST_6: contNuevoSuma_i (36)  [1/1] 0.00ns  loc: axi_algorithm.cpp:125->axi_algorithm.cpp:30
:2  %contNuevoSuma_i = phi i32 [ 0, %2 ], [ %contNuevoSuma_i_be, %.backedge.i.backedge ]

ST_6: this_assign_0_i (39)  [1/1] 0.00ns  loc: axi_algorithm.cpp:123->axi_algorithm.cpp:30
:5  %this_assign_0_i = phi i32 [ 0, %2 ], [ %this_assign_0_i_be, %.backedge.i.backedge ]

ST_6: aux_array_V_1_load_1 (49)  [1/2] 3.25ns
:15  %aux_array_V_1_load_1 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 1024), align 16

ST_6: tmp_3 (50)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:16  %tmp_3 = trunc i24 %aux_array_V_1_load_1 to i16

ST_6: aux_array_V_1_load_2 (52)  [1/2] 3.25ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:18  %aux_array_V_1_load_2 = load i24* %aux_array_V_1_addr_2, align 4

ST_6: tmp_4 (53)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:19  %tmp_4 = trunc i24 %aux_array_V_1_load_2 to i16

ST_6: p_Val2_2_i (54)  [1/1] 2.96ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:20  %p_Val2_2_i = sub i16 %tmp_3, %tmp_4

ST_6: aux_array_V_1_load_3 (59)  [2/2] 3.25ns
:25  %aux_array_V_1_load_3 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 0), align 16

ST_6: aux_array_V_1_addr_3 (61)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:27  %aux_array_V_1_addr_3 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_5_cast_i

ST_6: aux_array_V_1_load_4 (62)  [2/2] 3.25ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:28  %aux_array_V_1_load_4 = load i24* %aux_array_V_1_addr_3, align 4

ST_6: sum_V_load (68)  [1/2] 3.25ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:34  %sum_V_load = load i42* %sum_V_addr, align 16

ST_6: contNuevoSuma_1_i (76)  [1/1] 2.07ns  loc: axi_algorithm.cpp:95->axi_algorithm.cpp:30
:42  %contNuevoSuma_1_i = select i1 %reset_assign, i32 0, i32 %contNuevoSuma_i

ST_6: tmp_22_i (81)  [1/1] 3.26ns  loc: axi_algorithm.cpp:126->axi_algorithm.cpp:30
:0  %tmp_22_i = icmp eq i32 %contNuevo_i, 7

ST_6: contNuevo_0_op_i (82)  [1/1] 3.44ns  loc: axi_algorithm.cpp:126->axi_algorithm.cpp:30
:1  %contNuevo_0_op_i = add i32 %contNuevo_i, 1

ST_6: phitmp_i (83)  [1/1] 2.07ns  loc: axi_algorithm.cpp:126->axi_algorithm.cpp:30
:2  %phitmp_i = select i1 %tmp_22_i, i32 1, i32 %contNuevo_0_op_i

ST_6: StgValue_105 (84)  [1/1] 1.77ns
:3  br label %3

ST_6: currentGroupX_OUT_V_1 (100)  [1/2] 2.32ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:14  %currentGroupX_OUT_V_1 = load i32* %currentGroupX_OUT_V_s, align 4

ST_6: tmp_21_i (104)  [1/1] 3.26ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:18  %tmp_21_i = icmp eq i32 %cont32_i, 32

ST_6: tmp_8 (105)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:19  %tmp_8 = trunc i32 %ind_i to i3

ST_6: ind16_i_cast (106)  [1/1] 2.53ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:20  %ind16_i_cast = add i3 1, %tmp_8

ST_6: p_i (107)  [1/1] 2.07ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:21  %p_i = select i1 %tmp_21_i, i32 0, i32 %cont32_i

ST_6: p_ind_i (108)  [1/1] 2.07ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:22  %p_ind_i = select i1 %tmp_21_i, i3 %ind16_i_cast, i3 %tmp_8

ST_6: p_ind_i_cast (109)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:23  %p_ind_i_cast = zext i3 %p_ind_i to i32

ST_6: indPar_i (110)  [1/1] 3.44ns  loc: axi_algorithm.cpp:123->axi_algorithm.cpp:30
:24  %indPar_i = add i32 1, %this_assign_0_i

ST_6: contNuevoSuma_3_i (116)  [1/1] 3.44ns  loc: axi_algorithm.cpp:125->axi_algorithm.cpp:30
:30  %contNuevoSuma_3_i = add nsw i32 1, %contNuevoSuma_1_i

ST_6: StgValue_115 (117)  [1/1] 1.77ns  loc: axi_algorithm.cpp:126->axi_algorithm.cpp:30
:31  br label %3

ST_6: sum_V_load_1 (148)  [1/2] 3.25ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:29  %sum_V_load_1 = load i42* %sum_V_addr_1, align 8


 <State 7>: 6.38ns
ST_7: i_1_cast_i_cast (42)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:8  %i_1_cast_i_cast = zext i10 %i_1_i to i12

ST_7: OP1_V_i_14 (55)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:21  %OP1_V_i_14 = sext i16 %p_Val2_2_i to i32

ST_7: p_Val2_3_i (56)  [1/1] 3.36ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:22  %p_Val2_3_i = mul nsw i32 %OP1_V_i_14, %OP1_V_i_14

ST_7: aux_array_V_1_load_3 (59)  [1/2] 3.25ns
:25  %aux_array_V_1_load_3 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 0), align 16

ST_7: tmp_5 (60)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:26  %tmp_5 = trunc i24 %aux_array_V_1_load_3 to i16

ST_7: aux_array_V_1_load_4 (62)  [1/2] 3.25ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:28  %aux_array_V_1_load_4 = load i24* %aux_array_V_1_addr_3, align 4

ST_7: tmp_6 (63)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:29  %tmp_6 = trunc i24 %aux_array_V_1_load_4 to i16

ST_7: p_Val2_6_i (64)  [1/1] 2.96ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:30  %p_Val2_6_i = sub i16 %tmp_5, %tmp_6

ST_7: tmp_13_i (69)  [1/1] 0.00ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:35  %tmp_13_i = sext i32 %p_Val2_3_i to i42

ST_7: p_Val2_10_i (70)  [1/1] 3.02ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:36  %p_Val2_10_i = add i42 %sum_V_load, %tmp_13_i

ST_7: tmp_4_i_i (93)  [1/1] 3.26ns  loc: axi_algorithm.cpp:222->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:7  %tmp_4_i_i = icmp sgt i32 %this_assign_0_i, 9

ST_7: currentGroupX_OUT_V_2 (111)  [1/1] 0.00ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:25  %currentGroupX_OUT_V_2 = getelementptr [4 x i32]* %currentGroupX_OUT_V, i32 0, i32 %contNuevoSuma_1_i

ST_7: indPar_1_i (119)  [1/1] 0.00ns  loc: axi_algorithm.cpp:123->axi_algorithm.cpp:30
:0  %indPar_1_i = phi i32 [ %indPar_i, %4 ], [ %this_assign_0_i, %6 ]

ST_7: cont32_2_i (120)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:1  %cont32_2_i = phi i32 [ %p_i, %4 ], [ %cont_i, %6 ]

ST_7: contNuevo_1_i (121)  [1/1] 0.00ns  loc: axi_algorithm.cpp:130->axi_algorithm.cpp:30
:2  %contNuevo_1_i = phi i32 [ 1, %4 ], [ %phitmp_i, %6 ]

ST_7: contNuevoSuma_2_i (122)  [1/1] 0.00ns  loc: axi_algorithm.cpp:125->axi_algorithm.cpp:30
:3  %contNuevoSuma_2_i = phi i32 [ %contNuevoSuma_3_i, %4 ], [ %contNuevoSuma_1_i, %6 ]

ST_7: ind16_2_i (123)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:4  %ind16_2_i = phi i32 [ %p_ind_i_cast, %4 ], [ %ind_i, %6 ]

ST_7: tmp_9 (124)  [1/1] 0.00ns  loc: axi_algorithm.cpp:131->axi_algorithm.cpp:30
:5  %tmp_9 = trunc i32 %ind16_2_i to i3

ST_7: tmp_1_i (126)  [1/1] 2.88ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:7  %tmp_1_i = add i12 1026, %i_1_cast_i_cast

ST_7: tmp_1_cast_i (127)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:8  %tmp_1_cast_i = zext i12 %tmp_1_i to i32

ST_7: aux_array_V_1_load_5 (128)  [2/2] 3.25ns
:9  %aux_array_V_1_load_5 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 1024), align 16

ST_7: aux_array_V_1_addr_4 (130)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:11  %aux_array_V_1_addr_4 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %tmp_1_cast_i

ST_7: aux_array_V_1_load_6 (131)  [2/2] 3.25ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:12  %aux_array_V_1_load_6 = load i24* %aux_array_V_1_addr_4, align 8

ST_7: tmp_19_1_i (156)  [1/1] 3.26ns  loc: axi_algorithm.cpp:111->axi_algorithm.cpp:30
:37  %tmp_19_1_i = icmp eq i32 %contNuevo_1_i, 0

ST_7: StgValue_141 (157)  [1/1] 0.00ns  loc: axi_algorithm.cpp:111->axi_algorithm.cpp:30
:38  br i1 %tmp_19_1_i, label %7, label %8

ST_7: cont32_1_i (178)  [1/1] 3.44ns  loc: axi_algorithm.cpp:117->axi_algorithm.cpp:30
:14  %cont32_1_i = add i32 %cont32_2_i, 1


 <State 8>: 9.63ns
ST_8: OP1_V_1_i (65)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:31  %OP1_V_1_i = sext i16 %p_Val2_6_i to i32

ST_8: p_Val2_7_i (66)  [1/1] 3.36ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:32  %p_Val2_7_i = mul nsw i32 %OP1_V_1_i, %OP1_V_1_i

ST_8: tmp_15_i (71)  [1/1] 0.00ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:37  %tmp_15_i = sext i32 %p_Val2_7_i to i42

ST_8: p_Val2_12_i (72)  [1/1] 3.02ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:38  %p_Val2_12_i = sub i42 %p_Val2_10_i, %tmp_15_i

ST_8: StgValue_147 (73)  [1/1] 3.25ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:39  store i42 %p_Val2_12_i, i42* %sum_V_addr, align 16

ST_8: p_0_i (74)  [1/1] 0.00ns  loc: axi_algorithm.cpp:93->axi_algorithm.cpp:30
:40  %p_0_i = call i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42 %p_Val2_12_i, i32 10, i32 41)

ST_8: valorAuxVinout_0_V (77)  [14/14] 1.77ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

ST_8: aux_array_V_1_load_5 (128)  [1/2] 3.25ns
:9  %aux_array_V_1_load_5 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 1024), align 16

ST_8: tmp_10 (129)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:10  %tmp_10 = trunc i24 %aux_array_V_1_load_5 to i16

ST_8: aux_array_V_1_load_6 (131)  [1/2] 3.25ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:12  %aux_array_V_1_load_6 = load i24* %aux_array_V_1_addr_4, align 8

ST_8: tmp_11 (132)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:13  %tmp_11 = trunc i24 %aux_array_V_1_load_6 to i16

ST_8: p_Val2_2_1_i (133)  [1/1] 2.96ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:14  %p_Val2_2_1_i = sub i16 %tmp_10, %tmp_11

ST_8: i_5_1_i (136)  [1/1] 2.84ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:17  %i_5_1_i = add i11 2, %i_1_i119_cast

ST_8: tmp_12 (137)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:18  %tmp_12 = trunc i11 %i_5_1_i to i10

ST_8: i_5_1_i_cast (138)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:19  %i_5_1_i_cast = zext i11 %i_5_1_i to i32

ST_8: aux_array_V_1_load_7 (139)  [2/2] 3.25ns
:20  %aux_array_V_1_load_7 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 0), align 16

ST_8: aux_array_V_1_addr_5 (141)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:22  %aux_array_V_1_addr_5 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_5_1_i_cast

ST_8: aux_array_V_1_load_8 (142)  [2/2] 3.25ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:23  %aux_array_V_1_load_8 = load i24* %aux_array_V_1_addr_5, align 8

ST_8: tmp_22_1_i (159)  [1/1] 3.26ns  loc: axi_algorithm.cpp:126->axi_algorithm.cpp:30
:0  %tmp_22_1_i = icmp eq i32 %contNuevo_1_i, 7

ST_8: contNuevo_0_op_1_i (160)  [1/1] 3.44ns  loc: axi_algorithm.cpp:130->axi_algorithm.cpp:30
:1  %contNuevo_0_op_1_i = add i32 %contNuevo_1_i, 1

ST_8: phitmp_1_i (161)  [1/1] 2.07ns  loc: axi_algorithm.cpp:126->axi_algorithm.cpp:30
:2  %phitmp_1_i = select i1 %tmp_22_1_i, i32 1, i32 %contNuevo_0_op_1_i

ST_8: StgValue_164 (162)  [1/1] 1.77ns
:3  br label %.backedge.i.backedge

ST_8: tmp_21_1_i (179)  [1/1] 3.26ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:15  %tmp_21_1_i = icmp eq i32 %cont32_1_i, 32

ST_8: ind16_1_i_cast (180)  [1/1] 2.53ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:16  %ind16_1_i_cast = add i3 %tmp_9, 1

ST_8: p_1_i (181)  [1/1] 2.07ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:17  %p_1_i = select i1 %tmp_21_1_i, i32 0, i32 %cont32_1_i

ST_8: p_ind_1_i (182)  [1/1] 2.07ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:18  %p_ind_1_i = select i1 %tmp_21_1_i, i3 %ind16_1_i_cast, i3 %tmp_9

ST_8: p_ind_1_i_cast (183)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
:19  %p_ind_1_i_cast = zext i3 %p_ind_1_i to i32

ST_8: indPar_i_15 (184)  [1/1] 3.44ns  loc: axi_algorithm.cpp:123->axi_algorithm.cpp:30
:20  %indPar_i_15 = add i32 %indPar_1_i, 1

ST_8: contNuevoSuma_3_1_i (190)  [1/1] 3.44ns  loc: axi_algorithm.cpp:125->axi_algorithm.cpp:30
:26  %contNuevoSuma_3_1_i = add nsw i32 %contNuevoSuma_2_i, 1

ST_8: StgValue_172 (191)  [1/1] 1.77ns  loc: axi_algorithm.cpp:126->axi_algorithm.cpp:30
:27  br label %.backedge.i.backedge

ST_8: tmp_7_i (198)  [1/1] 2.94ns  loc: axi_algorithm.cpp:81->axi_algorithm.cpp:30
.backedge.i.backedge:5  %tmp_7_i = icmp eq i11 %i_5_1_i, -1024

ST_8: StgValue_174 (199)  [1/1] 0.00ns  loc: axi_algorithm.cpp:81->axi_algorithm.cpp:30
.backedge.i.backedge:6  br i1 %tmp_7_i, label %9, label %5


 <State 9>: 8.75ns
ST_9: valorAuxVinout_0_V (77)  [13/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

ST_9: OP1_V_i (134)  [1/1] 0.00ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:15  %OP1_V_i = sext i16 %p_Val2_2_1_i to i32

ST_9: p_Val2_3_1_i (135)  [1/1] 3.36ns  loc: axi_algorithm.cpp:88->axi_algorithm.cpp:30
:16  %p_Val2_3_1_i = mul nsw i32 %OP1_V_i, %OP1_V_i

ST_9: aux_array_V_1_load_7 (139)  [1/2] 3.25ns
:20  %aux_array_V_1_load_7 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 0), align 16

ST_9: tmp_13 (140)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:21  %tmp_13 = trunc i24 %aux_array_V_1_load_7 to i16

ST_9: aux_array_V_1_load_8 (142)  [1/2] 3.25ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:23  %aux_array_V_1_load_8 = load i24* %aux_array_V_1_addr_5, align 8

ST_9: tmp_14 (143)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:24  %tmp_14 = trunc i24 %aux_array_V_1_load_8 to i16

ST_9: p_Val2_6_1_i (144)  [1/1] 2.96ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:25  %p_Val2_6_1_i = sub i16 %tmp_13, %tmp_14

ST_9: tmp_13_1_i (149)  [1/1] 0.00ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:30  %tmp_13_1_i = sext i32 %p_Val2_3_1_i to i42

ST_9: p_Val2_10_1_i (150)  [1/1] 3.02ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:31  %p_Val2_10_1_i = add i42 %sum_V_load_1, %tmp_13_1_i

ST_9: tmp_4_i_i7 (169)  [1/1] 3.26ns  loc: axi_algorithm.cpp:222->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:5  %tmp_4_i_i7 = icmp sgt i32 %indPar_1_i, 9

ST_9: currentGroupX_OUT_V_4 (174)  [1/1] 0.00ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:10  %currentGroupX_OUT_V_4 = getelementptr [4 x i32]* %currentGroupX_OUT_V, i32 0, i32 %ind16_2_i

ST_9: currentGroupX_OUT_V_6 (185)  [1/1] 0.00ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:21  %currentGroupX_OUT_V_6 = getelementptr [4 x i32]* %currentGroupX_OUT_V, i32 0, i32 %contNuevoSuma_2_i

ST_9: this_assign_0_i_be (193)  [1/1] 0.00ns  loc: axi_algorithm.cpp:123->axi_algorithm.cpp:30
.backedge.i.backedge:0  %this_assign_0_i_be = phi i32 [ %indPar_i_15, %7 ], [ %indPar_1_i, %8 ]

ST_9: cont_i_be (194)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
.backedge.i.backedge:1  %cont_i_be = phi i32 [ %p_1_i, %7 ], [ %cont32_2_i, %8 ]

ST_9: contNuevo_i_be (195)  [1/1] 0.00ns  loc: axi_algorithm.cpp:126->axi_algorithm.cpp:30
.backedge.i.backedge:2  %contNuevo_i_be = phi i32 [ 1, %7 ], [ %phitmp_1_i, %8 ]

ST_9: contNuevoSuma_i_be (196)  [1/1] 0.00ns  loc: axi_algorithm.cpp:125->axi_algorithm.cpp:30
.backedge.i.backedge:3  %contNuevoSuma_i_be = phi i32 [ %contNuevoSuma_3_1_i, %7 ], [ %contNuevoSuma_2_i, %8 ]

ST_9: ind_i_be (197)  [1/1] 0.00ns  loc: axi_algorithm.cpp:118->axi_algorithm.cpp:30
.backedge.i.backedge:4  %ind_i_be = phi i32 [ %p_ind_1_i_cast, %7 ], [ %ind16_2_i, %8 ]


 <State 10>: 9.63ns
ST_10: valorAuxVinout_0_V (77)  [12/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

ST_10: OP1_V_1_1_i (145)  [1/1] 0.00ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:26  %OP1_V_1_1_i = sext i16 %p_Val2_6_1_i to i32

ST_10: p_Val2_7_1_i (146)  [1/1] 3.36ns  loc: axi_algorithm.cpp:89->axi_algorithm.cpp:30
:27  %p_Val2_7_1_i = mul nsw i32 %OP1_V_1_1_i, %OP1_V_1_1_i

ST_10: tmp_15_1_i (151)  [1/1] 0.00ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:32  %tmp_15_1_i = sext i32 %p_Val2_7_1_i to i42

ST_10: p_Val2_12_1_i (152)  [1/1] 3.02ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:33  %p_Val2_12_1_i = sub i42 %p_Val2_10_1_i, %tmp_15_1_i

ST_10: StgValue_198 (153)  [1/1] 3.25ns  loc: axi_algorithm.cpp:90->axi_algorithm.cpp:30
:34  store i42 %p_Val2_12_1_i, i42* %sum_V_addr_1, align 8

ST_10: p_0_1_i (154)  [1/1] 0.00ns  loc: axi_algorithm.cpp:93->axi_algorithm.cpp:30
:35  %p_0_1_i = call i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42 %p_Val2_12_1_i, i32 10, i32 41)


 <State 11>: 8.75ns
ST_11: valorAuxVinout_0_V (77)  [11/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 12>: 8.75ns
ST_12: valorAuxVinout_0_V (77)  [10/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 13>: 8.75ns
ST_13: valorAuxVinout_0_V (77)  [9/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 14>: 8.75ns
ST_14: valorAuxVinout_0_V (77)  [8/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 15>: 8.75ns
ST_15: valorAuxVinout_0_V (77)  [7/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 16>: 8.75ns
ST_16: valorAuxVinout_0_V (77)  [6/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 17>: 8.75ns
ST_17: valorAuxVinout_0_V (77)  [5/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 18>: 8.75ns
ST_18: valorAuxVinout_0_V (77)  [4/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 19>: 8.75ns
ST_19: valorAuxVinout_0_V (77)  [3/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 20>: 8.75ns
ST_20: valorAuxVinout_0_V (77)  [2/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)


 <State 21>: 3.44ns
ST_21: empty_12 (43)  [1/1] 0.00ns
:9  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_21: StgValue_211 (44)  [1/1] 0.00ns  loc: axi_algorithm.cpp:82->axi_algorithm.cpp:30
:10  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

ST_21: tmp_3_i (45)  [1/1] 0.00ns  loc: axi_algorithm.cpp:82->axi_algorithm.cpp:30
:11  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6)

ST_21: StgValue_213 (46)  [1/1] 0.00ns  loc: axi_algorithm.cpp:84->axi_algorithm.cpp:30
:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_21: valorAuxVinout_0_V (77)  [1/14] 0.00ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

ST_21: vector_V_0_load (86)  [1/1] 0.00ns  loc: axi_algorithm.cpp:217->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:0  %vector_V_0_load = load i32* @vector_V_0, align 4

ST_21: p_Val2_1 (88)  [1/1] 0.00ns  loc: axi_algorithm.cpp:206->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (grouped into LUT with out node p_Val2_i_i)
:2  %p_Val2_1 = select i1 %reset_assign, i32 0, i32 %vector_V_0_load

ST_21: p_Val2_i_i (89)  [1/1] 3.44ns  loc: axi_algorithm.cpp:217->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (out node of the LUT)
:3  %p_Val2_i_i = sub i32 %valorAuxVinout_0_V, %p_Val2_1

ST_21: StgValue_218 (98)  [1/1] 1.77ns  loc: axi_algorithm.cpp:208->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:12  store i32 %valorAuxVinout_0_V, i32* @vector_V_0, align 4


 <State 22>: 7.66ns
ST_22: derivada_V_0_load (87)  [1/1] 0.00ns  loc: axi_algorithm.cpp:220->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:1  %derivada_V_0_load = load i32* @derivada_V_0, align 4

ST_22: tmp_7 (90)  [1/1] 0.00ns  loc: axi_algorithm.cpp:220->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (grouped into LUT with out node minimoX_0)
:4  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %derivada_V_0_load, i32 31)

ST_22: not_reset_i (91)  [1/1] 0.00ns  loc: axi_algorithm.cpp:220->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (grouped into LUT with out node minimoX_0)
:5  %not_reset_i = xor i1 %reset_assign, true

ST_22: tmp_3_i_i (92)  [1/1] 3.26ns  loc: axi_algorithm.cpp:220->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:6  %tmp_3_i_i = icmp sgt i32 %p_Val2_i_i, 0

ST_22: tmp (94)  [1/1] 0.00ns  loc: axi_algorithm.cpp:231->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (grouped into LUT with out node minimoX_0)
:8  %tmp = and i1 %tmp_7, %not_reset_i

ST_22: tmp9 (95)  [1/1] 0.00ns  loc: axi_algorithm.cpp:231->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (grouped into LUT with out node minimoX_0)
:9  %tmp9 = and i1 %tmp_3_i_i, %tmp_4_i_i

ST_22: minimoX_0 (96)  [1/1] 2.07ns  loc: axi_algorithm.cpp:231->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (out node of the LUT)
:10  %minimoX_0 = and i1 %tmp9, %tmp

ST_22: StgValue_226 (97)  [1/1] 1.77ns  loc: axi_algorithm.cpp:209->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:11  store i32 %p_Val2_i_i, i32* @derivada_V_0, align 4

ST_22: p_Val2_17_i (101)  [1/1] 0.00ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:15  %p_Val2_17_i = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %currentGroupX_OUT_V_1, i32 %cont_i, i1 %minimoX_0)

ST_22: StgValue_228 (102)  [1/1] 2.32ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:16  store i32 %p_Val2_17_i, i32* %currentGroupX_OUT_V_s, align 4

ST_22: y_inout_0_V (155)  [14/14] 1.77ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 23>: 8.75ns
ST_23: currentGroupX_OUT_V_3 (112)  [2/2] 2.32ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:26  %currentGroupX_OUT_V_3 = load i32* %currentGroupX_OUT_V_2, align 4

ST_23: y_inout_0_V (155)  [13/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 24>: 8.75ns
ST_24: currentGroupX_OUT_V_3 (112)  [1/2] 2.32ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:26  %currentGroupX_OUT_V_3 = load i32* %currentGroupX_OUT_V_2, align 4

ST_24: p_Val2_1814_i (113)  [1/1] 0.00ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:27  %p_Val2_1814_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %currentGroupX_OUT_V_3, i32 1, i32 31)

ST_24: tmp_1 (114)  [1/1] 0.00ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:28  %tmp_1 = zext i31 %p_Val2_1814_i to i32

ST_24: StgValue_235 (115)  [1/1] 2.32ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:29  store i32 %tmp_1, i32* %currentGroupX_OUT_V_2, align 4

ST_24: y_inout_0_V (155)  [12/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 25>: 8.75ns
ST_25: y_inout_0_V (155)  [11/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

ST_25: currentGroupX_OUT_V_5 (175)  [2/2] 2.32ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:11  %currentGroupX_OUT_V_5 = load i32* %currentGroupX_OUT_V_4, align 4


 <State 26>: 8.75ns
ST_26: y_inout_0_V (155)  [10/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

ST_26: currentGroupX_OUT_V_5 (175)  [1/2] 2.32ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:11  %currentGroupX_OUT_V_5 = load i32* %currentGroupX_OUT_V_4, align 4


 <State 27>: 8.75ns
ST_27: y_inout_0_V (155)  [9/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 28>: 8.75ns
ST_28: y_inout_0_V (155)  [8/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 29>: 8.75ns
ST_29: y_inout_0_V (155)  [7/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 30>: 8.75ns
ST_30: y_inout_0_V (155)  [6/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 31>: 8.75ns
ST_31: y_inout_0_V (155)  [5/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 32>: 8.75ns
ST_32: y_inout_0_V (155)  [4/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 33>: 8.75ns
ST_33: y_inout_0_V (155)  [3/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 34>: 8.75ns
ST_34: y_inout_0_V (155)  [2/14] 8.75ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)


 <State 35>: 3.44ns
ST_35: empty_11 (125)  [1/1] 0.00ns  loc: axi_algorithm.cpp:131->axi_algorithm.cpp:30
:6  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_3_i)

ST_35: y_inout_0_V (155)  [1/14] 0.00ns  loc: axi_algorithm.cpp:104->axi_algorithm.cpp:30
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

ST_35: p_Val2_3 (164)  [1/1] 0.00ns  loc: axi_algorithm.cpp:217->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:0  %p_Val2_3 = load i32* @vector_V_0, align 4

ST_35: p_Val2_i_i3 (166)  [1/1] 3.44ns  loc: axi_algorithm.cpp:217->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:2  %p_Val2_i_i3 = sub i32 %y_inout_0_V, %p_Val2_3

ST_35: StgValue_253 (173)  [1/1] 1.77ns  loc: axi_algorithm.cpp:208->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:9  store i32 %y_inout_0_V, i32* @vector_V_0, align 4


 <State 36>: 7.66ns
ST_36: derivada_V_0_load_1 (165)  [1/1] 0.00ns  loc: axi_algorithm.cpp:220->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:1  %derivada_V_0_load_1 = load i32* @derivada_V_0, align 4

ST_36: tmp_15 (167)  [1/1] 0.00ns  loc: axi_algorithm.cpp:220->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (grouped into LUT with out node minimoX_0_1)
:3  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %derivada_V_0_load_1, i32 31)

ST_36: tmp_3_i_i5 (168)  [1/1] 3.26ns  loc: axi_algorithm.cpp:220->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:4  %tmp_3_i_i5 = icmp sgt i32 %p_Val2_i_i3, 0

ST_36: tmp2 (170)  [1/1] 0.00ns  loc: axi_algorithm.cpp:231->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (grouped into LUT with out node minimoX_0_1)
:6  %tmp2 = and i1 %tmp_3_i_i5, %tmp_4_i_i7

ST_36: minimoX_0_1 (171)  [1/1] 2.07ns  loc: axi_algorithm.cpp:231->axi_algorithm.cpp:114->axi_algorithm.cpp:30 (out node of the LUT)
:7  %minimoX_0_1 = and i1 %tmp2, %tmp_15

ST_36: StgValue_259 (172)  [1/1] 1.77ns  loc: axi_algorithm.cpp:209->axi_algorithm.cpp:114->axi_algorithm.cpp:30
:8  store i32 %p_Val2_i_i3, i32* @derivada_V_0, align 4

ST_36: p_Val2_17_1_i (176)  [1/1] 0.00ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:12  %p_Val2_17_1_i = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %currentGroupX_OUT_V_5, i32 %cont32_2_i, i1 %minimoX_0_1)

ST_36: StgValue_261 (177)  [1/1] 2.32ns  loc: axi_algorithm.cpp:115->axi_algorithm.cpp:30
:13  store i32 %p_Val2_17_1_i, i32* %currentGroupX_OUT_V_4, align 4


 <State 37>: 2.32ns
ST_37: currentGroupX_OUT_V_7 (186)  [2/2] 2.32ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:22  %currentGroupX_OUT_V_7 = load i32* %currentGroupX_OUT_V_6, align 4


 <State 38>: 4.64ns
ST_38: currentGroupX_OUT_V_7 (186)  [1/2] 2.32ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:22  %currentGroupX_OUT_V_7 = load i32* %currentGroupX_OUT_V_6, align 4

ST_38: p_Val2_1814_1_i (187)  [1/1] 0.00ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:23  %p_Val2_1814_1_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %currentGroupX_OUT_V_7, i32 1, i32 31)

ST_38: tmp_2 (188)  [1/1] 0.00ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:24  %tmp_2 = zext i31 %p_Val2_1814_1_i to i32

ST_38: StgValue_266 (189)  [1/1] 2.32ns  loc: axi_algorithm.cpp:124->axi_algorithm.cpp:30
:25  store i32 %tmp_2, i32* %currentGroupX_OUT_V_6, align 4


 <State 39>: 8.47ns
ST_39: contador_load (201)  [1/1] 0.00ns  loc: axi_algorithm.cpp:134->axi_algorithm.cpp:30
:0  %contador_load = load i32* @contador, align 4

ST_39: tmp_8_i (202)  [1/1] 3.44ns  loc: axi_algorithm.cpp:134->axi_algorithm.cpp:30
:1  %tmp_8_i = add nsw i32 %contador_load, 1

ST_39: tmp_9_i (203)  [1/1] 3.26ns  loc: axi_algorithm.cpp:137->axi_algorithm.cpp:30
:2  %tmp_9_i = icmp eq i32 %tmp_8_i, 2049

ST_39: StgValue_270 (204)  [1/1] 1.77ns  loc: axi_algorithm.cpp:137->axi_algorithm.cpp:30
:3  br i1 %tmp_9_i, label %.preheader278.i.preheader, label %sweep_algorithm_DECMINV3.exit

ST_39: StgValue_271 (206)  [1/1] 1.77ns  loc: axi_algorithm.cpp:139->axi_algorithm.cpp:30
.preheader278.i.preheader:0  br label %.preheader278.i


 <State 40>: 3.25ns
ST_40: i_2_i (208)  [1/1] 0.00ns
.preheader278.i:0  %i_2_i = phi i11 [ %i_2, %10 ], [ 0, %.preheader278.i.preheader ]

ST_40: tmp_1_i_16 (209)  [1/1] 2.94ns  loc: axi_algorithm.cpp:139->axi_algorithm.cpp:30
.preheader278.i:1  %tmp_1_i_16 = icmp eq i11 %i_2_i, -1024

ST_40: i_2 (210)  [1/1] 2.86ns  loc: axi_algorithm.cpp:139->axi_algorithm.cpp:30
.preheader278.i:2  %i_2 = add i11 %i_2_i, 1

ST_40: StgValue_275 (211)  [1/1] 0.00ns  loc: axi_algorithm.cpp:139->axi_algorithm.cpp:30
.preheader278.i:3  br i1 %tmp_1_i_16, label %.preheader.i.preheader, label %10

ST_40: i_2_cast35_i (213)  [1/1] 0.00ns  loc: axi_algorithm.cpp:139->axi_algorithm.cpp:30
:0  %i_2_cast35_i = zext i11 %i_2_i to i32

ST_40: empty_17 (214)  [1/1] 0.00ns
:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_40: tmp_6_i (215)  [1/1] 0.00ns  loc: axi_algorithm.cpp:140->axi_algorithm.cpp:30
:2  %tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_40: StgValue_279 (216)  [1/1] 0.00ns  loc: axi_algorithm.cpp:141->axi_algorithm.cpp:30
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_40: sum_V_addr_2 (217)  [1/1] 0.00ns  loc: axi_algorithm.cpp:142->axi_algorithm.cpp:30
:4  %sum_V_addr_2 = getelementptr [1024 x i42]* @sum_V, i32 0, i32 %i_2_cast35_i

ST_40: StgValue_281 (218)  [1/1] 3.25ns  loc: axi_algorithm.cpp:142->axi_algorithm.cpp:30
:5  store i42 0, i42* %sum_V_addr_2, align 8

ST_40: empty_18 (219)  [1/1] 0.00ns  loc: axi_algorithm.cpp:143->axi_algorithm.cpp:30
:6  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_6_i)

ST_40: StgValue_283 (220)  [1/1] 0.00ns  loc: axi_algorithm.cpp:139->axi_algorithm.cpp:30
:7  br label %.preheader278.i


 <State 41>: 1.77ns
ST_41: StgValue_284 (222)  [1/1] 1.77ns  loc: axi_algorithm.cpp:144->axi_algorithm.cpp:30
.preheader.i.preheader:0  br label %.preheader.i


 <State 42>: 3.25ns
ST_42: i_3_i (224)  [1/1] 0.00ns
.preheader.i:0  %i_3_i = phi i12 [ %i_3, %11 ], [ 0, %.preheader.i.preheader ]

ST_42: tmp_2_i (225)  [1/1] 2.94ns  loc: axi_algorithm.cpp:144->axi_algorithm.cpp:30
.preheader.i:1  %tmp_2_i = icmp eq i12 %i_3_i, -2047

ST_42: i_3 (226)  [1/1] 2.88ns  loc: axi_algorithm.cpp:144->axi_algorithm.cpp:30
.preheader.i:2  %i_3 = add i12 %i_3_i, 1

ST_42: StgValue_288 (227)  [1/1] 0.00ns  loc: axi_algorithm.cpp:144->axi_algorithm.cpp:30
.preheader.i:3  br i1 %tmp_2_i, label %sweep_algorithm_DECMINV3.exit.loopexit, label %11

ST_42: i_3_cast34_i (229)  [1/1] 0.00ns  loc: axi_algorithm.cpp:144->axi_algorithm.cpp:30
:0  %i_3_cast34_i = zext i12 %i_3_i to i32

ST_42: empty_19 (230)  [1/1] 0.00ns
:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2049, i64 2049, i64 2049)

ST_42: tmp_10_i (231)  [1/1] 0.00ns  loc: axi_algorithm.cpp:145->axi_algorithm.cpp:30
:2  %tmp_10_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_42: StgValue_292 (232)  [1/1] 0.00ns  loc: axi_algorithm.cpp:146->axi_algorithm.cpp:30
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_42: aux_array_V_1_addr_6 (233)  [1/1] 0.00ns  loc: axi_algorithm.cpp:147->axi_algorithm.cpp:30
:4  %aux_array_V_1_addr_6 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_3_cast34_i

ST_42: StgValue_294 (234)  [1/1] 3.25ns  loc: axi_algorithm.cpp:147->axi_algorithm.cpp:30
:5  store i24 0, i24* %aux_array_V_1_addr_6, align 4

ST_42: empty_20 (235)  [1/1] 0.00ns  loc: axi_algorithm.cpp:148->axi_algorithm.cpp:30
:6  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_10_i)

ST_42: StgValue_296 (236)  [1/1] 0.00ns  loc: axi_algorithm.cpp:144->axi_algorithm.cpp:30
:7  br label %.preheader.i


 <State 43>: 1.77ns
ST_43: StgValue_297 (238)  [1/1] 1.77ns
sweep_algorithm_DECMINV3.exit.loopexit:0  br label %sweep_algorithm_DECMINV3.exit


 <State 44>: 0.00ns
ST_44: contador_new_i (240)  [1/1] 0.00ns  loc: axi_algorithm.cpp:134->axi_algorithm.cpp:30
sweep_algorithm_DECMINV3.exit:0  %contador_new_i = phi i32 [ %tmp_8_i, %9 ], [ 0, %sweep_algorithm_DECMINV3.exit.loopexit ]

ST_44: StgValue_299 (241)  [1/1] 0.00ns  loc: axi_algorithm.cpp:134->axi_algorithm.cpp:30
sweep_algorithm_DECMINV3.exit:1  store i32 %contador_new_i, i32* @contador, align 4

ST_44: StgValue_300 (242)  [1/1] 0.00ns
sweep_algorithm_DECMINV3.exit:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentGroupX_OUT_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ aux_array_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sum_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ aux_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ vector_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ derivada_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ contador]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_45           (specmemcore      ) [ 000000000000000000000000000000000000000000000]
p_read_1              (read             ) [ 001110000000000000000000000000000000000000000]
StgValue_47           (br               ) [ 011100000000000000000000000000000000000000000]
i_i                   (phi              ) [ 001100000000000000000000000000000000000000000]
tmp_5_i               (icmp             ) [ 001100000000000000000000000000000000000000000]
i                     (add              ) [ 011100000000000000000000000000000000000000000]
StgValue_51           (br               ) [ 000000000000000000000000000000000000000000000]
i_4_cast_i            (zext             ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_addr    (getelementptr    ) [ 001100000000000000000000000000000000000000000]
i_cast36_i            (zext             ) [ 000000000000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000000000000000000000000]
StgValue_57           (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_i                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000]
StgValue_59           (specpipeline     ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_load    (load             ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_addr_1  (getelementptr    ) [ 000000000000000000000000000000000000000000000]
StgValue_62           (store            ) [ 000000000000000000000000000000000000000000000]
empty_10              (specregionend    ) [ 000000000000000000000000000000000000000000000]
StgValue_64           (br               ) [ 011100000000000000000000000000000000000000000]
StgValue_65           (store            ) [ 000000000000000000000000000000000000000000000]
StgValue_66           (br               ) [ 000011111111111111111111111111111111111000000]
ind_i                 (phi              ) [ 000001111111111111111111111111111111111000000]
i_1_i                 (phi              ) [ 000001111111111111111111111111111111111000000]
contNuevo_i           (phi              ) [ 000001111111111111111111111111111111111000000]
cont_i                (phi              ) [ 000001111111111111111111111111111111111000000]
i_1_i119_cast         (zext             ) [ 000000111000000000000000000000000000000000000]
i_1_i_cast            (zext             ) [ 000000000000000000000000000000000000000000000]
tmp_i_13              (add              ) [ 000000000000000000000000000000000000000000000]
tmp_cast_i            (zext             ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_addr_2  (getelementptr    ) [ 000000100000000000000000000000000000000000000]
i_5_i                 (or               ) [ 000000000000000000000000000000000000000000000]
i_5_cast_i            (zext             ) [ 000000100000000000000000000000000000000000000]
sum_V_addr            (getelementptr    ) [ 000000111000000000000000000000000000000000000]
reset_assign          (icmp             ) [ 000000111111111111111110000000000000000000000]
tmp_19_i              (icmp             ) [ 000001111111111111111111111111111111111000000]
StgValue_84           (br               ) [ 000000000000000000000000000000000000000000000]
currentGroupX_OUT_V_s (getelementptr    ) [ 000000111111111111111110000000000000000000000]
cont32_i              (add              ) [ 000000100000000000000000000000000000000000000]
sum_V_addr_1          (getelementptr    ) [ 000000111110000000000000000000000000000000000]
contNuevoSuma_i       (phi              ) [ 000001111111111111111111111111111111111000000]
this_assign_0_i       (phi              ) [ 000001111111111111111111111111111111111000000]
aux_array_V_1_load_1  (load             ) [ 000000000000000000000000000000000000000000000]
tmp_3                 (trunc            ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_load_2  (load             ) [ 000000000000000000000000000000000000000000000]
tmp_4                 (trunc            ) [ 000000000000000000000000000000000000000000000]
p_Val2_2_i            (sub              ) [ 000000010000000000000000000000000000000000000]
aux_array_V_1_addr_3  (getelementptr    ) [ 000000010000000000000000000000000000000000000]
sum_V_load            (load             ) [ 000000010000000000000000000000000000000000000]
contNuevoSuma_1_i     (select           ) [ 000001111111111111111111111111111111111000000]
tmp_22_i              (icmp             ) [ 000000000000000000000000000000000000000000000]
contNuevo_0_op_i      (add              ) [ 000000000000000000000000000000000000000000000]
phitmp_i              (select           ) [ 000001111111111111111111111111111111111000000]
StgValue_105          (br               ) [ 000001111111111111111111111111111111111000000]
currentGroupX_OUT_V_1 (load             ) [ 000000011111111111111110000000000000000000000]
tmp_21_i              (icmp             ) [ 000000000000000000000000000000000000000000000]
tmp_8                 (trunc            ) [ 000000000000000000000000000000000000000000000]
ind16_i_cast          (add              ) [ 000000000000000000000000000000000000000000000]
p_i                   (select           ) [ 000001111111111111111111111111111111111000000]
p_ind_i               (select           ) [ 000000000000000000000000000000000000000000000]
p_ind_i_cast          (zext             ) [ 000001111111111111111111111111111111111000000]
indPar_i              (add              ) [ 000001111111111111111111111111111111111000000]
contNuevoSuma_3_i     (add              ) [ 000001111111111111111111111111111111111000000]
StgValue_115          (br               ) [ 000001111111111111111111111111111111111000000]
sum_V_load_1          (load             ) [ 000000011100000000000000000000000000000000000]
i_1_cast_i_cast       (zext             ) [ 000000000000000000000000000000000000000000000]
OP1_V_i_14            (sext             ) [ 000000000000000000000000000000000000000000000]
p_Val2_3_i            (mul              ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_load_3  (load             ) [ 000000000000000000000000000000000000000000000]
tmp_5                 (trunc            ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_load_4  (load             ) [ 000000000000000000000000000000000000000000000]
tmp_6                 (trunc            ) [ 000000000000000000000000000000000000000000000]
p_Val2_6_i            (sub              ) [ 000000001000000000000000000000000000000000000]
tmp_13_i              (sext             ) [ 000000000000000000000000000000000000000000000]
p_Val2_10_i           (add              ) [ 000000001000000000000000000000000000000000000]
tmp_4_i_i             (icmp             ) [ 000000001111111111111110000000000000000000000]
currentGroupX_OUT_V_2 (getelementptr    ) [ 000000001111111111111111100000000000000000000]
indPar_1_i            (phi              ) [ 000000011100000000000000000000000000000000000]
cont32_2_i            (phi              ) [ 000001111111111111111111111111111111100000000]
contNuevo_1_i         (phi              ) [ 000000011000000000000000000000000000000000000]
contNuevoSuma_2_i     (phi              ) [ 000000011100000000000000000000000000000000000]
ind16_2_i             (phi              ) [ 000000011100000000000000000000000000000000000]
tmp_9                 (trunc            ) [ 000000001000000000000000000000000000000000000]
tmp_1_i               (add              ) [ 000000000000000000000000000000000000000000000]
tmp_1_cast_i          (zext             ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_addr_4  (getelementptr    ) [ 000000001000000000000000000000000000000000000]
tmp_19_1_i            (icmp             ) [ 000001111111111111111111111111111111111000000]
StgValue_141          (br               ) [ 000000000000000000000000000000000000000000000]
cont32_1_i            (add              ) [ 000000001000000000000000000000000000000000000]
OP1_V_1_i             (sext             ) [ 000000000000000000000000000000000000000000000]
p_Val2_7_i            (mul              ) [ 000000000000000000000000000000000000000000000]
tmp_15_i              (sext             ) [ 000000000000000000000000000000000000000000000]
p_Val2_12_i           (sub              ) [ 000000000000000000000000000000000000000000000]
StgValue_147          (store            ) [ 000000000000000000000000000000000000000000000]
p_0_i                 (partselect       ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_load_5  (load             ) [ 000000000000000000000000000000000000000000000]
tmp_10                (trunc            ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_load_6  (load             ) [ 000000000000000000000000000000000000000000000]
tmp_11                (trunc            ) [ 000000000000000000000000000000000000000000000]
p_Val2_2_1_i          (sub              ) [ 000000000100000000000000000000000000000000000]
i_5_1_i               (add              ) [ 000000000000000000000000000000000000000000000]
tmp_12                (trunc            ) [ 000011111111111111111111111111111111111000000]
i_5_1_i_cast          (zext             ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_addr_5  (getelementptr    ) [ 000000000100000000000000000000000000000000000]
tmp_22_1_i            (icmp             ) [ 000000000000000000000000000000000000000000000]
contNuevo_0_op_1_i    (add              ) [ 000000000000000000000000000000000000000000000]
phitmp_1_i            (select           ) [ 000001111111111111111111111111111111111000000]
StgValue_164          (br               ) [ 000001111111111111111111111111111111111000000]
tmp_21_1_i            (icmp             ) [ 000000000000000000000000000000000000000000000]
ind16_1_i_cast        (add              ) [ 000000000000000000000000000000000000000000000]
p_1_i                 (select           ) [ 000001111111111111111111111111111111111000000]
p_ind_1_i             (select           ) [ 000000000000000000000000000000000000000000000]
p_ind_1_i_cast        (zext             ) [ 000001111111111111111111111111111111111000000]
indPar_i_15           (add              ) [ 000001111111111111111111111111111111111000000]
contNuevoSuma_3_1_i   (add              ) [ 000001111111111111111111111111111111111000000]
StgValue_172          (br               ) [ 000001111111111111111111111111111111111000000]
tmp_7_i               (icmp             ) [ 000001111111111111111111111111111111111000000]
StgValue_174          (br               ) [ 000011111111111111111111111111111111111000000]
OP1_V_i               (sext             ) [ 000000000000000000000000000000000000000000000]
p_Val2_3_1_i          (mul              ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_load_7  (load             ) [ 000000000000000000000000000000000000000000000]
tmp_13                (trunc            ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_load_8  (load             ) [ 000000000000000000000000000000000000000000000]
tmp_14                (trunc            ) [ 000000000000000000000000000000000000000000000]
p_Val2_6_1_i          (sub              ) [ 000000000010000000000000000000000000000000000]
tmp_13_1_i            (sext             ) [ 000000000000000000000000000000000000000000000]
p_Val2_10_1_i         (add              ) [ 000000000010000000000000000000000000000000000]
tmp_4_i_i7            (icmp             ) [ 000001111011111111111111111111111111100000000]
currentGroupX_OUT_V_4 (getelementptr    ) [ 000001111011111111111111111111111111100000000]
currentGroupX_OUT_V_6 (getelementptr    ) [ 000001111111111111111111111111111111111000000]
this_assign_0_i_be    (phi              ) [ 000011111111111111111111111111111111111000000]
cont_i_be             (phi              ) [ 000011111111111111111111111111111111111000000]
contNuevo_i_be        (phi              ) [ 000011111111111111111111111111111111111000000]
contNuevoSuma_i_be    (phi              ) [ 000011111111111111111111111111111111111000000]
ind_i_be              (phi              ) [ 000011111111111111111111111111111111111000000]
OP1_V_1_1_i           (sext             ) [ 000000000000000000000000000000000000000000000]
p_Val2_7_1_i          (mul              ) [ 000000000000000000000000000000000000000000000]
tmp_15_1_i            (sext             ) [ 000000000000000000000000000000000000000000000]
p_Val2_12_1_i         (sub              ) [ 000000000000000000000000000000000000000000000]
StgValue_198          (store            ) [ 000000000000000000000000000000000000000000000]
p_0_1_i               (partselect       ) [ 000000000001111111111110000000000000000000000]
empty_12              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
StgValue_211          (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_3_i               (specregionbegin  ) [ 000001110000000000000011111111111111000000000]
StgValue_213          (specpipeline     ) [ 000000000000000000000000000000000000000000000]
valorAuxVinout_0_V    (call             ) [ 000000000000000000000000000000000000000000000]
vector_V_0_load       (load             ) [ 000000000000000000000000000000000000000000000]
p_Val2_1              (select           ) [ 000000000000000000000000000000000000000000000]
p_Val2_i_i            (sub              ) [ 000000000000000000000010000000000000000000000]
StgValue_218          (store            ) [ 000000000000000000000000000000000000000000000]
derivada_V_0_load     (load             ) [ 000000000000000000000000000000000000000000000]
tmp_7                 (bitselect        ) [ 000000000000000000000000000000000000000000000]
not_reset_i           (xor              ) [ 000000000000000000000000000000000000000000000]
tmp_3_i_i             (icmp             ) [ 000000000000000000000000000000000000000000000]
tmp                   (and              ) [ 000000000000000000000000000000000000000000000]
tmp9                  (and              ) [ 000000000000000000000000000000000000000000000]
minimoX_0             (and              ) [ 000000000000000000000000000000000000000000000]
StgValue_226          (store            ) [ 000000000000000000000000000000000000000000000]
p_Val2_17_i           (bitset           ) [ 000000000000000000000000000000000000000000000]
StgValue_228          (store            ) [ 000000000000000000000000000000000000000000000]
currentGroupX_OUT_V_3 (load             ) [ 000000000000000000000000000000000000000000000]
p_Val2_1814_i         (partselect       ) [ 000000000000000000000000000000000000000000000]
tmp_1                 (zext             ) [ 000000000000000000000000000000000000000000000]
StgValue_235          (store            ) [ 000000000000000000000000000000000000000000000]
currentGroupX_OUT_V_5 (load             ) [ 000001111000000000000000000111111111100000000]
empty_11              (specregionend    ) [ 000000000000000000000000000000000000000000000]
y_inout_0_V           (call             ) [ 000000000000000000000000000000000000000000000]
p_Val2_3              (load             ) [ 000000000000000000000000000000000000000000000]
p_Val2_i_i3           (sub              ) [ 000000001000000000000000000000000000100000000]
StgValue_253          (store            ) [ 000000000000000000000000000000000000000000000]
derivada_V_0_load_1   (load             ) [ 000000000000000000000000000000000000000000000]
tmp_15                (bitselect        ) [ 000000000000000000000000000000000000000000000]
tmp_3_i_i5            (icmp             ) [ 000000000000000000000000000000000000000000000]
tmp2                  (and              ) [ 000000000000000000000000000000000000000000000]
minimoX_0_1           (and              ) [ 000000000000000000000000000000000000000000000]
StgValue_259          (store            ) [ 000000000000000000000000000000000000000000000]
p_Val2_17_1_i         (bitset           ) [ 000000000000000000000000000000000000000000000]
StgValue_261          (store            ) [ 000000000000000000000000000000000000000000000]
currentGroupX_OUT_V_7 (load             ) [ 000000000000000000000000000000000000000000000]
p_Val2_1814_1_i       (partselect       ) [ 000000000000000000000000000000000000000000000]
tmp_2                 (zext             ) [ 000000000000000000000000000000000000000000000]
StgValue_266          (store            ) [ 000000000000000000000000000000000000000000000]
contador_load         (load             ) [ 000000000000000000000000000000000000000000000]
tmp_8_i               (add              ) [ 000000000000000000000000000000000000000100011]
tmp_9_i               (icmp             ) [ 000000000000000000000000000000000000000110000]
StgValue_270          (br               ) [ 000000000000000000000000000000000000000100011]
StgValue_271          (br               ) [ 000000000000000000000000000000000000000110000]
i_2_i                 (phi              ) [ 000000000000000000000000000000000000000010000]
tmp_1_i_16            (icmp             ) [ 000000000000000000000000000000000000000010000]
i_2                   (add              ) [ 000000000000000000000000000000000000000110000]
StgValue_275          (br               ) [ 000000000000000000000000000000000000000000000]
i_2_cast35_i          (zext             ) [ 000000000000000000000000000000000000000000000]
empty_17              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
tmp_6_i               (specregionbegin  ) [ 000000000000000000000000000000000000000000000]
StgValue_279          (specpipeline     ) [ 000000000000000000000000000000000000000000000]
sum_V_addr_2          (getelementptr    ) [ 000000000000000000000000000000000000000000000]
StgValue_281          (store            ) [ 000000000000000000000000000000000000000000000]
empty_18              (specregionend    ) [ 000000000000000000000000000000000000000000000]
StgValue_283          (br               ) [ 000000000000000000000000000000000000000110000]
StgValue_284          (br               ) [ 000000000000000000000000000000000000000001100]
i_3_i                 (phi              ) [ 000000000000000000000000000000000000000000100]
tmp_2_i               (icmp             ) [ 000000000000000000000000000000000000000000100]
i_3                   (add              ) [ 000000000000000000000000000000000000000001100]
StgValue_288          (br               ) [ 000000000000000000000000000000000000000000000]
i_3_cast34_i          (zext             ) [ 000000000000000000000000000000000000000000000]
empty_19              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
tmp_10_i              (specregionbegin  ) [ 000000000000000000000000000000000000000000000]
StgValue_292          (specpipeline     ) [ 000000000000000000000000000000000000000000000]
aux_array_V_1_addr_6  (getelementptr    ) [ 000000000000000000000000000000000000000000000]
StgValue_294          (store            ) [ 000000000000000000000000000000000000000000000]
empty_20              (specregionend    ) [ 000000000000000000000000000000000000000000000]
StgValue_296          (br               ) [ 000000000000000000000000000000000000000001100]
StgValue_297          (br               ) [ 000000000000000000000000000000000000000100011]
contador_new_i        (phi              ) [ 000000000000000000000000000000000000000000001]
StgValue_299          (store            ) [ 000000000000000000000000000000000000000000000]
StgValue_300          (ret              ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="currentGroupX_OUT_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentGroupX_OUT_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aux_array_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="aux_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vector_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_V_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="derivada_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="derivada_V_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="contador">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contador"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meanFilterInTime"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_1_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="aux_array_V_1_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="12" slack="0"/>
<pin id="130" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_1_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="24" slack="2"/>
<pin id="145" dir="0" index="3" bw="12" slack="0"/>
<pin id="146" dir="0" index="4" bw="24" slack="0"/>
<pin id="136" dir="1" index="2" bw="24" slack="0"/>
<pin id="147" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="aux_array_V_1_load/2 StgValue_62/3 StgValue_65/4 aux_array_V_1_load_1/5 aux_array_V_1_load_2/5 aux_array_V_1_load_3/6 aux_array_V_1_load_4/6 aux_array_V_1_load_5/7 aux_array_V_1_load_6/7 aux_array_V_1_load_7/8 aux_array_V_1_load_8/8 StgValue_294/42 "/>
</bind>
</comp>

<comp id="138" class="1004" name="aux_array_V_1_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="12" slack="0"/>
<pin id="142" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_1_addr_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="aux_array_V_1_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_1_addr_2/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sum_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="42" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_addr/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="42" slack="0"/>
<pin id="191" dir="0" index="3" bw="10" slack="0"/>
<pin id="192" dir="0" index="4" bw="42" slack="0"/>
<pin id="170" dir="1" index="2" bw="42" slack="1"/>
<pin id="193" dir="1" index="5" bw="42" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_load/5 sum_V_load_1/5 StgValue_147/8 StgValue_198/10 StgValue_281/40 "/>
</bind>
</comp>

<comp id="172" class="1004" name="currentGroupX_OUT_V_s_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentGroupX_OUT_V_s/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="currentGroupX_OUT_V_1/5 StgValue_228/22 currentGroupX_OUT_V_3/23 StgValue_235/24 currentGroupX_OUT_V_5/25 StgValue_261/36 currentGroupX_OUT_V_7/37 StgValue_266/38 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sum_V_addr_1_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="42" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_addr_1/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="aux_array_V_1_addr_3_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="1"/>
<pin id="200" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_1_addr_3/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="currentGroupX_OUT_V_2_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="1"/>
<pin id="208" dir="1" index="3" bw="2" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentGroupX_OUT_V_2/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="aux_array_V_1_addr_4_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="24" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="12" slack="0"/>
<pin id="215" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_1_addr_4/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="aux_array_V_1_addr_5_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="11" slack="0"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_1_addr_5/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="currentGroupX_OUT_V_4_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="2"/>
<pin id="231" dir="1" index="3" bw="2" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentGroupX_OUT_V_4/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="currentGroupX_OUT_V_6_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="2"/>
<pin id="238" dir="1" index="3" bw="2" slack="28"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentGroupX_OUT_V_6/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sum_V_addr_2_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="42" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="11" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_addr_2/40 "/>
</bind>
</comp>

<comp id="250" class="1004" name="aux_array_V_1_addr_6_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="12" slack="0"/>
<pin id="254" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_1_addr_6/42 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="1"/>
<pin id="261" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_i_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="12" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="ind_i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ind_i (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="ind_i_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ind_i/5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_1_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="1"/>
<pin id="286" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_1_i_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="10" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/5 "/>
</bind>
</comp>

<comp id="296" class="1005" name="contNuevo_i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contNuevo_i (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="contNuevo_i_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="contNuevo_i/5 "/>
</bind>
</comp>

<comp id="308" class="1005" name="cont_i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cont_i (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="cont_i_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="32" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cont_i/5 "/>
</bind>
</comp>

<comp id="320" class="1005" name="contNuevoSuma_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2"/>
<pin id="322" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="contNuevoSuma_i (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="contNuevoSuma_i_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="32" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="contNuevoSuma_i/6 "/>
</bind>
</comp>

<comp id="331" class="1005" name="this_assign_0_i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_assign_0_i (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="this_assign_0_i_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="2"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_assign_0_i/6 "/>
</bind>
</comp>

<comp id="343" class="1005" name="indPar_1_i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indPar_1_i (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="indPar_1_i_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="32" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indPar_1_i/7 "/>
</bind>
</comp>

<comp id="354" class="1005" name="cont32_2_i_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2"/>
<pin id="356" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cont32_2_i (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="cont32_2_i_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="32" slack="2"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cont32_2_i/7 "/>
</bind>
</comp>

<comp id="365" class="1005" name="contNuevo_1_i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contNuevo_1_i (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="contNuevo_1_i_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="32" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="contNuevo_1_i/7 "/>
</bind>
</comp>

<comp id="377" class="1005" name="contNuevoSuma_2_i_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contNuevoSuma_2_i (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="contNuevoSuma_2_i_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="32" slack="1"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="contNuevoSuma_2_i/7 "/>
</bind>
</comp>

<comp id="388" class="1005" name="ind16_2_i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ind16_2_i (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="ind16_2_i_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="32" slack="2"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ind16_2_i/7 "/>
</bind>
</comp>

<comp id="400" class="1005" name="this_assign_0_i_be_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_assign_0_i_be (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="this_assign_0_i_be_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="32" slack="2"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_assign_0_i_be/9 "/>
</bind>
</comp>

<comp id="412" class="1005" name="cont_i_be_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cont_i_be (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="cont_i_be_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="32" slack="2"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cont_i_be/9 "/>
</bind>
</comp>

<comp id="424" class="1005" name="contNuevo_i_be_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contNuevo_i_be (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="contNuevo_i_be_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="32" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="contNuevo_i_be/9 "/>
</bind>
</comp>

<comp id="437" class="1005" name="contNuevoSuma_i_be_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contNuevoSuma_i_be (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="contNuevoSuma_i_be_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="32" slack="2"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="contNuevoSuma_i_be/9 "/>
</bind>
</comp>

<comp id="449" class="1005" name="ind_i_be_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ind_i_be (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="ind_i_be_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="1"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="32" slack="2"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ind_i_be/9 "/>
</bind>
</comp>

<comp id="461" class="1005" name="i_2_i_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="1"/>
<pin id="463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_2_i (phireg) "/>
</bind>
</comp>

<comp id="465" class="1004" name="i_2_i_phi_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="0"/>
<pin id="467" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="1" slack="1"/>
<pin id="469" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_i/40 "/>
</bind>
</comp>

<comp id="472" class="1005" name="i_3_i_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="1"/>
<pin id="474" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_3_i (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="i_3_i_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_i/42 "/>
</bind>
</comp>

<comp id="483" class="1005" name="contador_new_i_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contador_new_i (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="contador_new_i_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="5"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="1" slack="1"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="contador_new_i/44 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_meanFilterInTime_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="0" index="3" bw="32" slack="0"/>
<pin id="499" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="valorAuxVinout_0_V/8 y_inout_0_V/22 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_V_0_load/21 p_Val2_3/35 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_218/21 StgValue_253/35 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="derivada_V_0_load/22 derivada_V_0_load_1/36 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="31" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="0" index="3" bw="6" slack="0"/>
<pin id="522" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1814_i/24 p_Val2_1814_1_i/38 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_5_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="0" index="1" bw="12" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="i_4_cast_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast_i/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="i_cast36_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast36_i/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="i_1_i119_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="0"/>
<pin id="551" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_i119_cast/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="i_1_i_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_i_cast/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_i_13_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="0"/>
<pin id="560" dir="0" index="1" bw="10" slack="0"/>
<pin id="561" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_13/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_cast_i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="i_5_i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="0" index="1" bw="10" slack="0"/>
<pin id="572" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_5_i/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="i_5_cast_i_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast_i/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="reset_assign_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="reset_assign/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_19_i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_i/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="cont32_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cont32_i/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="24" slack="0"/>
<pin id="600" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="24" slack="0"/>
<pin id="604" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Val2_2_i_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="0" index="1" bw="16" slack="0"/>
<pin id="609" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2_i/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="contNuevoSuma_1_i_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="contNuevoSuma_1_i/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_22_i_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_i/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="contNuevo_0_op_i_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="contNuevo_0_op_i/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="phitmp_i_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="32" slack="0"/>
<pin id="635" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_i/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_21_i_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_i/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_8_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="ind16_i_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="3" slack="0"/>
<pin id="651" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ind16_i_cast/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_i_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="32" slack="1"/>
<pin id="658" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_ind_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="3" slack="0"/>
<pin id="664" dir="0" index="2" bw="3" slack="0"/>
<pin id="665" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_ind_i/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="p_ind_i_cast_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_ind_i_cast/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="indPar_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indPar_i/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="contNuevoSuma_3_i_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="contNuevoSuma_3_i/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="i_1_cast_i_cast_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="2"/>
<pin id="687" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast_i_cast/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="OP1_V_i_14_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_i_14/7 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="24" slack="0"/>
<pin id="694" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_6_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="24" slack="0"/>
<pin id="698" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_Val2_6_i_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="0"/>
<pin id="702" dir="0" index="1" bw="16" slack="0"/>
<pin id="703" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_6_i/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_4_i_i_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i_i/7 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_9_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_1_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="0" index="1" bw="10" slack="0"/>
<pin id="719" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i/7 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_1_cast_i_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast_i/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_19_1_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_1_i/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="cont32_1_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cont32_1_i/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="OP1_V_1_i_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_i/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_0_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="42" slack="0"/>
<pin id="745" dir="0" index="2" bw="5" slack="0"/>
<pin id="746" dir="0" index="3" bw="7" slack="0"/>
<pin id="747" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0_i/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_10_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="24" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_11_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="24" slack="0"/>
<pin id="758" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_Val2_2_1_i_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="0" index="1" bw="16" slack="0"/>
<pin id="763" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2_1_i/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="i_5_1_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="3" slack="0"/>
<pin id="768" dir="0" index="1" bw="10" slack="3"/>
<pin id="769" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5_1_i/8 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_12_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="11" slack="0"/>
<pin id="773" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="775" class="1004" name="i_5_1_i_cast_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="0"/>
<pin id="777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_1_i_cast/8 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_22_1_i_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_1_i/8 "/>
</bind>
</comp>

<comp id="786" class="1004" name="contNuevo_0_op_1_i_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="contNuevo_0_op_1_i/8 "/>
</bind>
</comp>

<comp id="792" class="1004" name="phitmp_1_i_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="32" slack="0"/>
<pin id="796" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_1_i/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_21_1_i_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_1_i/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="ind16_1_i_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="3" slack="1"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ind16_1_i_cast/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_1_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="32" slack="1"/>
<pin id="814" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1_i/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="p_ind_1_i_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="3" slack="0"/>
<pin id="820" dir="0" index="2" bw="3" slack="1"/>
<pin id="821" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_ind_1_i/8 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_ind_1_i_cast_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="3" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_ind_1_i_cast/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="indPar_i_15_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indPar_i_15/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="contNuevoSuma_3_1_i_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="contNuevoSuma_3_1_i/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_7_i_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="11" slack="0"/>
<pin id="842" dir="0" index="1" bw="11" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_i/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="OP1_V_i_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_i/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_13_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="24" slack="0"/>
<pin id="851" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_14_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="24" slack="0"/>
<pin id="855" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="p_Val2_6_1_i_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="0"/>
<pin id="859" dir="0" index="1" bw="16" slack="0"/>
<pin id="860" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_6_1_i/9 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_4_i_i7_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="2"/>
<pin id="865" dir="0" index="1" bw="32" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i_i7/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="OP1_V_1_1_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_1_i/10 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_0_1_i_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="42" slack="0"/>
<pin id="875" dir="0" index="2" bw="5" slack="0"/>
<pin id="876" dir="0" index="3" bw="7" slack="0"/>
<pin id="877" dir="1" index="4" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0_1_i/10 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_Val2_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="16"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="0" index="2" bw="32" slack="0"/>
<pin id="885" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/21 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_Val2_i_i_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i_i/21 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_7_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="32" slack="0"/>
<pin id="897" dir="0" index="2" bw="6" slack="0"/>
<pin id="898" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/22 "/>
</bind>
</comp>

<comp id="902" class="1004" name="not_reset_i_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="17"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_reset_i/22 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_3_i_i_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i_i/22 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp9_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="15"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp9/22 "/>
</bind>
</comp>

<comp id="923" class="1004" name="minimoX_0_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="minimoX_0/22 "/>
</bind>
</comp>

<comp id="929" class="1004" name="StgValue_226_store_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="0" index="1" bw="32" slack="0"/>
<pin id="932" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_226/22 "/>
</bind>
</comp>

<comp id="934" class="1004" name="p_Val2_17_i_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="16"/>
<pin id="937" dir="0" index="2" bw="32" slack="17"/>
<pin id="938" dir="0" index="3" bw="1" slack="0"/>
<pin id="939" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Val2_17_i/22 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="31" slack="0"/>
<pin id="946" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/24 "/>
</bind>
</comp>

<comp id="949" class="1004" name="p_Val2_i_i3_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="32" slack="0"/>
<pin id="952" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i_i3/35 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_15_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="0" index="2" bw="6" slack="0"/>
<pin id="959" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/36 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_3_i_i5_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i_i5/36 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp2_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="27"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/36 "/>
</bind>
</comp>

<comp id="973" class="1004" name="minimoX_0_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="minimoX_0_1/36 "/>
</bind>
</comp>

<comp id="979" class="1004" name="StgValue_259_store_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_259/36 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_Val2_17_1_i_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="10"/>
<pin id="987" dir="0" index="2" bw="32" slack="29"/>
<pin id="988" dir="0" index="3" bw="1" slack="0"/>
<pin id="989" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Val2_17_1_i/36 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_2_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="31" slack="0"/>
<pin id="996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/38 "/>
</bind>
</comp>

<comp id="999" class="1004" name="contador_load_load_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="contador_load/39 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_8_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i/39 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_9_i_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="0"/>
<pin id="1011" dir="0" index="1" bw="32" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/39 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_1_i_16_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="11" slack="0"/>
<pin id="1017" dir="0" index="1" bw="11" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i_16/40 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="i_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="11" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/40 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="i_2_cast35_i_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="11" slack="0"/>
<pin id="1029" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast35_i/40 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_2_i_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="12" slack="0"/>
<pin id="1034" dir="0" index="1" bw="12" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/42 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="i_3_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="12" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/42 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="i_3_cast34_i_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="12" slack="0"/>
<pin id="1046" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast34_i/42 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="StgValue_299_store_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_299/44 "/>
</bind>
</comp>

<comp id="1055" class="1007" name="grp_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="0"/>
<pin id="1057" dir="0" index="1" bw="16" slack="0"/>
<pin id="1058" dir="0" index="2" bw="42" slack="2147483647"/>
<pin id="1059" dir="1" index="3" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_3_i/7 tmp_13_i/7 p_Val2_10_i/7 "/>
</bind>
</comp>

<comp id="1062" class="1007" name="grp_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="0"/>
<pin id="1064" dir="0" index="1" bw="16" slack="0"/>
<pin id="1065" dir="0" index="2" bw="42" slack="2147483647"/>
<pin id="1066" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="p_Val2_7_i/8 tmp_15_i/8 p_Val2_12_i/8 "/>
</bind>
</comp>

<comp id="1071" class="1007" name="grp_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="0"/>
<pin id="1073" dir="0" index="1" bw="16" slack="0"/>
<pin id="1074" dir="0" index="2" bw="42" slack="2147483647"/>
<pin id="1075" dir="1" index="3" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_3_1_i/9 tmp_13_1_i/9 p_Val2_10_1_i/9 "/>
</bind>
</comp>

<comp id="1078" class="1007" name="grp_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="0"/>
<pin id="1080" dir="0" index="1" bw="16" slack="0"/>
<pin id="1081" dir="0" index="2" bw="42" slack="2147483647"/>
<pin id="1082" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="p_Val2_7_1_i/10 tmp_15_1_i/10 p_Val2_12_1_i/10 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="p_read_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="24" slack="2"/>
<pin id="1089" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_5_i_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="1"/>
<pin id="1094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="1096" class="1005" name="i_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="12" slack="0"/>
<pin id="1098" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1101" class="1005" name="aux_array_V_1_addr_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="12" slack="1"/>
<pin id="1103" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="aux_array_V_1_addr "/>
</bind>
</comp>

<comp id="1106" class="1005" name="i_1_i119_cast_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="11" slack="3"/>
<pin id="1108" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="i_1_i119_cast "/>
</bind>
</comp>

<comp id="1111" class="1005" name="aux_array_V_1_addr_2_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="12" slack="1"/>
<pin id="1113" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="aux_array_V_1_addr_2 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="i_5_cast_i_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_5_cast_i "/>
</bind>
</comp>

<comp id="1121" class="1005" name="sum_V_addr_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="10" slack="1"/>
<pin id="1123" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_addr "/>
</bind>
</comp>

<comp id="1126" class="1005" name="reset_assign_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="reset_assign "/>
</bind>
</comp>

<comp id="1134" class="1005" name="tmp_19_i_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19_i "/>
</bind>
</comp>

<comp id="1138" class="1005" name="currentGroupX_OUT_V_s_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="2" slack="1"/>
<pin id="1140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="currentGroupX_OUT_V_s "/>
</bind>
</comp>

<comp id="1143" class="1005" name="cont32_i_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="1"/>
<pin id="1145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cont32_i "/>
</bind>
</comp>

<comp id="1149" class="1005" name="sum_V_addr_1_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="10" slack="1"/>
<pin id="1151" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_addr_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="p_Val2_2_i_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="1"/>
<pin id="1156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_i "/>
</bind>
</comp>

<comp id="1159" class="1005" name="aux_array_V_1_addr_3_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="12" slack="1"/>
<pin id="1161" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="aux_array_V_1_addr_3 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="sum_V_load_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="42" slack="1"/>
<pin id="1166" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_load "/>
</bind>
</comp>

<comp id="1169" class="1005" name="contNuevoSuma_1_i_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contNuevoSuma_1_i "/>
</bind>
</comp>

<comp id="1175" class="1005" name="phitmp_i_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="1"/>
<pin id="1177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_i "/>
</bind>
</comp>

<comp id="1180" class="1005" name="currentGroupX_OUT_V_1_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="16"/>
<pin id="1182" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="currentGroupX_OUT_V_1 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="p_i_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="1"/>
<pin id="1187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="1190" class="1005" name="p_ind_i_cast_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="1"/>
<pin id="1192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ind_i_cast "/>
</bind>
</comp>

<comp id="1195" class="1005" name="indPar_i_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="1"/>
<pin id="1197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indPar_i "/>
</bind>
</comp>

<comp id="1200" class="1005" name="contNuevoSuma_3_i_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="1"/>
<pin id="1202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contNuevoSuma_3_i "/>
</bind>
</comp>

<comp id="1205" class="1005" name="sum_V_load_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="42" slack="3"/>
<pin id="1207" dir="1" index="1" bw="42" slack="3"/>
</pin_list>
<bind>
<opset="sum_V_load_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="p_Val2_6_i_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="1"/>
<pin id="1212" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6_i "/>
</bind>
</comp>

<comp id="1215" class="1005" name="p_Val2_10_i_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="42" slack="1"/>
<pin id="1217" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10_i "/>
</bind>
</comp>

<comp id="1220" class="1005" name="tmp_4_i_i_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="15"/>
<pin id="1222" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_4_i_i "/>
</bind>
</comp>

<comp id="1225" class="1005" name="currentGroupX_OUT_V_2_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="2" slack="16"/>
<pin id="1227" dir="1" index="1" bw="2" slack="16"/>
</pin_list>
<bind>
<opset="currentGroupX_OUT_V_2 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="tmp_9_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="3" slack="1"/>
<pin id="1232" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="aux_array_V_1_addr_4_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="12" slack="1"/>
<pin id="1238" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="aux_array_V_1_addr_4 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="tmp_19_1_i_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="1"/>
<pin id="1243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19_1_i "/>
</bind>
</comp>

<comp id="1245" class="1005" name="cont32_1_i_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="1"/>
<pin id="1247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cont32_1_i "/>
</bind>
</comp>

<comp id="1251" class="1005" name="p_Val2_2_1_i_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="16" slack="1"/>
<pin id="1253" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_1_i "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_12_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="10" slack="1"/>
<pin id="1258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="aux_array_V_1_addr_5_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="12" slack="1"/>
<pin id="1263" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="aux_array_V_1_addr_5 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="phitmp_1_i_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_1_i "/>
</bind>
</comp>

<comp id="1271" class="1005" name="p_1_i_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1_i "/>
</bind>
</comp>

<comp id="1276" class="1005" name="p_ind_1_i_cast_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ind_1_i_cast "/>
</bind>
</comp>

<comp id="1281" class="1005" name="indPar_i_15_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indPar_i_15 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="contNuevoSuma_3_1_i_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contNuevoSuma_3_1_i "/>
</bind>
</comp>

<comp id="1291" class="1005" name="tmp_7_i_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="1295" class="1005" name="p_Val2_6_1_i_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="16" slack="1"/>
<pin id="1297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6_1_i "/>
</bind>
</comp>

<comp id="1300" class="1005" name="p_Val2_10_1_i_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="42" slack="1"/>
<pin id="1302" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10_1_i "/>
</bind>
</comp>

<comp id="1305" class="1005" name="tmp_4_i_i7_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="27"/>
<pin id="1307" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="tmp_4_i_i7 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="currentGroupX_OUT_V_4_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="2" slack="16"/>
<pin id="1312" dir="1" index="1" bw="2" slack="16"/>
</pin_list>
<bind>
<opset="currentGroupX_OUT_V_4 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="currentGroupX_OUT_V_6_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="2" slack="28"/>
<pin id="1317" dir="1" index="1" bw="2" slack="28"/>
</pin_list>
<bind>
<opset="currentGroupX_OUT_V_6 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="p_0_1_i_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="12"/>
<pin id="1322" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_0_1_i "/>
</bind>
</comp>

<comp id="1325" class="1005" name="p_Val2_i_i_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="1"/>
<pin id="1327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_i_i "/>
</bind>
</comp>

<comp id="1331" class="1005" name="currentGroupX_OUT_V_5_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="10"/>
<pin id="1333" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="currentGroupX_OUT_V_5 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="p_Val2_i_i3_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_i_i3 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp_8_i_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="5"/>
<pin id="1344" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="1347" class="1005" name="tmp_9_i_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="1"/>
<pin id="1349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1354" class="1005" name="i_2_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="11" slack="0"/>
<pin id="1356" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="i_3_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="12" slack="0"/>
<pin id="1364" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="133" pin="2"/><net_sink comp="133" pin=4"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="133" pin=3"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="151"><net_src comp="56" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="3"/><net_sink comp="167" pin=3"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="110" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="118" pin="0"/><net_sink comp="133" pin=4"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="133" pin=3"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="172" pin=2"/></net>

<net id="283"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="352"><net_src comp="331" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="363"><net_src comp="308" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="369" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="387"><net_src comp="381" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="398"><net_src comp="271" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="410"><net_src comp="343" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="422"><net_src comp="354" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="423"><net_src comp="416" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="435"><net_src comp="424" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="429" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="447"><net_src comp="377" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="448"><net_src comp="441" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="459"><net_src comp="388" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="460"><net_src comp="453" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="464"><net_src comp="102" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="32" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="78" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="8" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="10" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="494" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="10" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="12" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="98" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="179" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="46" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="90" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="531"><net_src comp="263" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="28" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="263" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="30" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="547"><net_src comp="259" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="552"><net_src comp="288" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="288" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="562"><net_src comp="54" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="549" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="573"><net_src comp="288" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="58" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="584"><net_src comp="288" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="52" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="300" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="32" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="312" pin="4"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="133" pin="5"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="133" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="598" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="32" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="324" pin="4"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="296" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="62" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="296" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="46" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="619" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="46" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="625" pin="2"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="64" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="271" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="66" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="639" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="32" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="639" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="648" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="644" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="661" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="46" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="335" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="46" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="612" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="284" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="133" pin="5"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="133" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="692" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="331" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="68" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="392" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="70" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="685" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="731"><net_src comp="369" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="32" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="357" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="46" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="748"><net_src comp="72" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="74" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="76" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="751"><net_src comp="742" pin="4"/><net_sink comp="494" pin=1"/></net>

<net id="755"><net_src comp="133" pin="5"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="133" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="752" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="756" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="80" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="766" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="784"><net_src comp="365" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="62" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="365" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="46" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="797"><net_src comp="780" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="46" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="786" pin="2"/><net_sink comp="792" pin=2"/></net>

<net id="804"><net_src comp="64" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="66" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="800" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="32" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="822"><net_src comp="800" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="805" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="343" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="46" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="377" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="46" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="766" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="82" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="852"><net_src comp="133" pin="5"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="133" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="849" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="343" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="68" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="878"><net_src comp="72" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="74" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="880"><net_src comp="76" pin="0"/><net_sink comp="872" pin=3"/></net>

<net id="886"><net_src comp="32" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="503" pin="1"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="494" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="881" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="88" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="513" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="90" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="906"><net_src comp="92" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="32" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="894" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="902" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="907" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="912" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="12" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="940"><net_src comp="94" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="308" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="942"><net_src comp="923" pin="2"/><net_sink comp="934" pin=3"/></net>

<net id="943"><net_src comp="934" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="947"><net_src comp="517" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="953"><net_src comp="494" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="503" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="88" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="513" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="90" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="967"><net_src comp="32" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="968" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="955" pin="3"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="12" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="990"><net_src comp="94" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="354" pin="1"/><net_sink comp="984" pin=2"/></net>

<net id="992"><net_src comp="973" pin="2"/><net_sink comp="984" pin=3"/></net>

<net id="993"><net_src comp="984" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="997"><net_src comp="517" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="1002"><net_src comp="14" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="46" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="100" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="465" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="82" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="465" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="104" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="465" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1036"><net_src comp="476" pin="4"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="112" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="476" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="30" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="476" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1053"><net_src comp="487" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="14" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1060"><net_src comp="689" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="689" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1067"><net_src comp="739" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="739" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="1062" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="1070"><net_src comp="1062" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="1076"><net_src comp="846" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="846" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1083"><net_src comp="869" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="869" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="1078" pin="3"/><net_sink comp="167" pin=4"/></net>

<net id="1086"><net_src comp="1078" pin="3"/><net_sink comp="872" pin=1"/></net>

<net id="1090"><net_src comp="120" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="1095"><net_src comp="527" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="533" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1104"><net_src comp="126" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1109"><net_src comp="549" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1114"><net_src comp="152" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1119"><net_src comp="575" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1124"><net_src comp="160" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1129"><net_src comp="580" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1133"><net_src comp="1126" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1137"><net_src comp="586" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="172" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1146"><net_src comp="592" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="1152"><net_src comp="184" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="1157"><net_src comp="606" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1162"><net_src comp="196" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1167"><net_src comp="167" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1172"><net_src comp="612" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1178"><net_src comp="631" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1183"><net_src comp="179" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1188"><net_src comp="654" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1193"><net_src comp="669" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1198"><net_src comp="673" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1203"><net_src comp="679" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1208"><net_src comp="167" pin="5"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1213"><net_src comp="700" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1218"><net_src comp="1055" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1223"><net_src comp="706" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1228"><net_src comp="204" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1233"><net_src comp="712" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="1239"><net_src comp="211" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1244"><net_src comp="727" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="733" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="1254"><net_src comp="760" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1259"><net_src comp="771" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1264"><net_src comp="219" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1269"><net_src comp="792" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1274"><net_src comp="810" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1279"><net_src comp="824" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1284"><net_src comp="828" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1289"><net_src comp="834" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1294"><net_src comp="840" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1298"><net_src comp="857" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1303"><net_src comp="1071" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1308"><net_src comp="863" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1313"><net_src comp="227" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1318"><net_src comp="234" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1323"><net_src comp="872" pin="4"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1328"><net_src comp="888" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1334"><net_src comp="179" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1339"><net_src comp="949" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1345"><net_src comp="1003" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1350"><net_src comp="1009" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1357"><net_src comp="1021" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1365"><net_src comp="1038" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="476" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: currentGroupX_OUT_V | {22 24 36 38 }
	Port: aux_array_V_1 | {3 4 42 }
	Port: sum_V | {8 10 40 }
	Port: aux_array_V | {8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
	Port: vector_V_0 | {21 35 }
	Port: derivada_V_0 | {22 36 }
	Port: contador | {44 }
 - Input state : 
	Port: sweep_algorithm_DECM : p_read | {1 }
	Port: sweep_algorithm_DECM : currentGroupX_OUT_V | {5 6 23 24 25 26 37 38 }
	Port: sweep_algorithm_DECM : aux_array_V_1 | {2 3 5 6 7 8 9 }
	Port: sweep_algorithm_DECM : sum_V | {5 6 }
	Port: sweep_algorithm_DECM : aux_array_V | {8 9 10 11 12 13 14 15 22 23 24 25 26 27 28 29 }
	Port: sweep_algorithm_DECM : vector_V_0 | {21 35 }
	Port: sweep_algorithm_DECM : derivada_V_0 | {22 36 }
	Port: sweep_algorithm_DECM : contador | {39 }
  - Chain level:
	State 1
	State 2
		tmp_5_i : 1
		i : 1
		StgValue_51 : 2
		i_4_cast_i : 2
		aux_array_V_1_addr : 3
		aux_array_V_1_load : 4
	State 3
		aux_array_V_1_addr_1 : 1
		StgValue_62 : 2
		empty_10 : 1
	State 4
	State 5
		i_1_i119_cast : 1
		i_1_i_cast : 1
		tmp_i_13 : 2
		tmp_cast_i : 3
		aux_array_V_1_addr_2 : 4
		aux_array_V_1_load_2 : 5
		i_5_i : 1
		i_5_cast_i : 1
		sum_V_addr : 2
		sum_V_load : 3
		reset_assign : 1
		tmp_19_i : 1
		StgValue_84 : 2
		currentGroupX_OUT_V_s : 1
		currentGroupX_OUT_V_1 : 2
		cont32_i : 1
		sum_V_addr_1 : 2
		sum_V_load_1 : 3
	State 6
		tmp_3 : 1
		tmp_4 : 1
		p_Val2_2_i : 2
		aux_array_V_1_load_4 : 1
		contNuevoSuma_1_i : 1
		phitmp_i : 1
		ind16_i_cast : 1
		p_i : 1
		p_ind_i : 2
		p_ind_i_cast : 3
		indPar_i : 1
		contNuevoSuma_3_i : 2
	State 7
		p_Val2_3_i : 1
		tmp_5 : 1
		tmp_6 : 1
		p_Val2_6_i : 2
		tmp_13_i : 2
		p_Val2_10_i : 3
		tmp_9 : 1
		tmp_1_i : 1
		tmp_1_cast_i : 2
		aux_array_V_1_addr_4 : 3
		aux_array_V_1_load_6 : 4
		tmp_19_1_i : 1
		StgValue_141 : 2
		cont32_1_i : 1
	State 8
		p_Val2_7_i : 1
		tmp_15_i : 2
		p_Val2_12_i : 3
		StgValue_147 : 4
		p_0_i : 4
		valorAuxVinout_0_V : 5
		tmp_10 : 1
		tmp_11 : 1
		p_Val2_2_1_i : 2
		tmp_12 : 1
		i_5_1_i_cast : 1
		aux_array_V_1_addr_5 : 2
		aux_array_V_1_load_8 : 3
		phitmp_1_i : 1
		p_1_i : 1
		p_ind_1_i : 1
		p_ind_1_i_cast : 2
		tmp_7_i : 1
		StgValue_174 : 2
	State 9
		p_Val2_3_1_i : 1
		tmp_13 : 1
		tmp_14 : 1
		p_Val2_6_1_i : 2
		tmp_13_1_i : 2
		p_Val2_10_1_i : 3
	State 10
		p_Val2_7_1_i : 1
		tmp_15_1_i : 2
		p_Val2_12_1_i : 3
		StgValue_198 : 4
		p_0_1_i : 4
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		p_Val2_1 : 1
		p_Val2_i_i : 2
		StgValue_218 : 1
	State 22
		tmp_7 : 1
		tmp : 2
		tmp9 : 1
		minimoX_0 : 2
		p_Val2_17_i : 2
		StgValue_228 : 3
	State 23
	State 24
		p_Val2_1814_i : 1
		tmp_1 : 2
		StgValue_235 : 3
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		p_Val2_i_i3 : 1
		StgValue_253 : 1
	State 36
		tmp_15 : 1
		tmp2 : 1
		minimoX_0_1 : 1
		p_Val2_17_1_i : 1
		StgValue_261 : 2
	State 37
	State 38
		p_Val2_1814_1_i : 1
		tmp_2 : 2
		StgValue_266 : 3
	State 39
		tmp_8_i : 1
		tmp_9_i : 2
		StgValue_270 : 3
	State 40
		tmp_1_i_16 : 1
		i_2 : 1
		StgValue_275 : 2
		i_2_cast35_i : 1
		sum_V_addr_2 : 2
		StgValue_281 : 3
		empty_18 : 1
	State 41
	State 42
		tmp_2_i : 1
		i_3 : 1
		StgValue_288 : 2
		i_3_cast34_i : 1
		aux_array_V_1_addr_6 : 2
		StgValue_294 : 3
		empty_20 : 1
	State 43
	State 44
		StgValue_299 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_meanFilterInTime_fu_494 |    0    |  6.0042 |   289   |   323   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |           i_fu_533          |    0    |    0    |    0    |    19   |
|          |       tmp_i_13_fu_558       |    0    |    0    |    0    |    18   |
|          |       cont32_i_fu_592       |    0    |    0    |    0    |    39   |
|          |   contNuevo_0_op_i_fu_625   |    0    |    0    |    0    |    39   |
|          |     ind16_i_cast_fu_648     |    0    |    0    |    0    |    12   |
|          |       indPar_i_fu_673       |    0    |    0    |    0    |    39   |
|          |   contNuevoSuma_3_i_fu_679  |    0    |    0    |    0    |    39   |
|          |        tmp_1_i_fu_716       |    0    |    0    |    0    |    19   |
|    add   |      cont32_1_i_fu_733      |    0    |    0    |    0    |    39   |
|          |        i_5_1_i_fu_766       |    0    |    0    |    0    |    17   |
|          |  contNuevo_0_op_1_i_fu_786  |    0    |    0    |    0    |    39   |
|          |    ind16_1_i_cast_fu_805    |    0    |    0    |    0    |    12   |
|          |      indPar_i_15_fu_828     |    0    |    0    |    0    |    39   |
|          |  contNuevoSuma_3_1_i_fu_834 |    0    |    0    |    0    |    39   |
|          |       tmp_8_i_fu_1003       |    0    |    0    |    0    |    39   |
|          |         i_2_fu_1021         |    0    |    0    |    0    |    18   |
|          |         i_3_fu_1038         |    0    |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        tmp_5_i_fu_527       |    0    |    0    |    0    |    6    |
|          |     reset_assign_fu_580     |    0    |    0    |    0    |    5    |
|          |       tmp_19_i_fu_586       |    0    |    0    |    0    |    16   |
|          |       tmp_22_i_fu_619       |    0    |    0    |    0    |    16   |
|          |       tmp_21_i_fu_639       |    0    |    0    |    0    |    16   |
|          |       tmp_4_i_i_fu_706      |    0    |    0    |    0    |    16   |
|          |      tmp_19_1_i_fu_727      |    0    |    0    |    0    |    16   |
|   icmp   |      tmp_22_1_i_fu_780      |    0    |    0    |    0    |    16   |
|          |      tmp_21_1_i_fu_800      |    0    |    0    |    0    |    16   |
|          |        tmp_7_i_fu_840       |    0    |    0    |    0    |    6    |
|          |      tmp_4_i_i7_fu_863      |    0    |    0    |    0    |    16   |
|          |       tmp_3_i_i_fu_907      |    0    |    0    |    0    |    16   |
|          |      tmp_3_i_i5_fu_963      |    0    |    0    |    0    |    16   |
|          |       tmp_9_i_fu_1009       |    0    |    0    |    0    |    16   |
|          |      tmp_1_i_16_fu_1015     |    0    |    0    |    0    |    6    |
|          |       tmp_2_i_fu_1032       |    0    |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |   contNuevoSuma_1_i_fu_612  |    0    |    0    |    0    |    32   |
|          |       phitmp_i_fu_631       |    0    |    0    |    0    |    32   |
|          |          p_i_fu_654         |    0    |    0    |    0    |    32   |
|  select  |        p_ind_i_fu_661       |    0    |    0    |    0    |    3    |
|          |      phitmp_1_i_fu_792      |    0    |    0    |    0    |    32   |
|          |         p_1_i_fu_810        |    0    |    0    |    0    |    32   |
|          |       p_ind_1_i_fu_817      |    0    |    0    |    0    |    3    |
|          |       p_Val2_1_fu_881       |    0    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      p_Val2_2_i_fu_606      |    0    |    0    |    0    |    23   |
|          |      p_Val2_6_i_fu_700      |    0    |    0    |    0    |    23   |
|    sub   |     p_Val2_2_1_i_fu_760     |    0    |    0    |    0    |    23   |
|          |     p_Val2_6_1_i_fu_857     |    0    |    0    |    0    |    23   |
|          |      p_Val2_i_i_fu_888      |    0    |    0    |    0    |    39   |
|          |      p_Val2_i_i3_fu_949     |    0    |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_912         |    0    |    0    |    0    |    2    |
|          |         tmp9_fu_918         |    0    |    0    |    0    |    2    |
|    and   |       minimoX_0_fu_923      |    0    |    0    |    0    |    2    |
|          |         tmp2_fu_968         |    0    |    0    |    0    |    2    |
|          |      minimoX_0_1_fu_973     |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|    xor   |      not_reset_i_fu_902     |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|  muladd  |         grp_fu_1055         |    1    |    0    |    0    |    0    |
|          |         grp_fu_1071         |    1    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|  mulsub  |         grp_fu_1062         |    1    |    0    |    0    |    0    |
|          |         grp_fu_1078         |    1    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   |     p_read_1_read_fu_120    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          grp_fu_517         |    0    |    0    |    0    |    0    |
|partselect|         p_0_i_fu_742        |    0    |    0    |    0    |    0    |
|          |        p_0_1_i_fu_872       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      i_4_cast_i_fu_539      |    0    |    0    |    0    |    0    |
|          |      i_cast36_i_fu_544      |    0    |    0    |    0    |    0    |
|          |     i_1_i119_cast_fu_549    |    0    |    0    |    0    |    0    |
|          |      i_1_i_cast_fu_553      |    0    |    0    |    0    |    0    |
|          |      tmp_cast_i_fu_564      |    0    |    0    |    0    |    0    |
|          |      i_5_cast_i_fu_575      |    0    |    0    |    0    |    0    |
|          |     p_ind_i_cast_fu_669     |    0    |    0    |    0    |    0    |
|   zext   |    i_1_cast_i_cast_fu_685   |    0    |    0    |    0    |    0    |
|          |     tmp_1_cast_i_fu_722     |    0    |    0    |    0    |    0    |
|          |     i_5_1_i_cast_fu_775     |    0    |    0    |    0    |    0    |
|          |    p_ind_1_i_cast_fu_824    |    0    |    0    |    0    |    0    |
|          |         tmp_1_fu_944        |    0    |    0    |    0    |    0    |
|          |         tmp_2_fu_994        |    0    |    0    |    0    |    0    |
|          |     i_2_cast35_i_fu_1027    |    0    |    0    |    0    |    0    |
|          |     i_3_cast34_i_fu_1044    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|    or    |         i_5_i_fu_569        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_3_fu_598        |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_602        |    0    |    0    |    0    |    0    |
|          |         tmp_8_fu_644        |    0    |    0    |    0    |    0    |
|          |         tmp_5_fu_692        |    0    |    0    |    0    |    0    |
|          |         tmp_6_fu_696        |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_9_fu_712        |    0    |    0    |    0    |    0    |
|          |        tmp_10_fu_752        |    0    |    0    |    0    |    0    |
|          |        tmp_11_fu_756        |    0    |    0    |    0    |    0    |
|          |        tmp_12_fu_771        |    0    |    0    |    0    |    0    |
|          |        tmp_13_fu_849        |    0    |    0    |    0    |    0    |
|          |        tmp_14_fu_853        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      OP1_V_i_14_fu_689      |    0    |    0    |    0    |    0    |
|   sext   |       OP1_V_1_i_fu_739      |    0    |    0    |    0    |    0    |
|          |        OP1_V_i_fu_846       |    0    |    0    |    0    |    0    |
|          |      OP1_V_1_1_i_fu_869     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
| bitselect|         tmp_7_fu_894        |    0    |    0    |    0    |    0    |
|          |        tmp_15_fu_955        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|  bitset  |      p_Val2_17_i_fu_934     |    0    |    0    |    0    |    0    |
|          |     p_Val2_17_1_i_fu_984    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    4    |  6.0042 |   289   |   1393  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| aux_array_V_1_addr_2_reg_1111|   12   |
| aux_array_V_1_addr_3_reg_1159|   12   |
| aux_array_V_1_addr_4_reg_1236|   12   |
| aux_array_V_1_addr_5_reg_1261|   12   |
|  aux_array_V_1_addr_reg_1101 |   12   |
|      cont32_1_i_reg_1245     |   32   |
|      cont32_2_i_reg_354      |   32   |
|       cont32_i_reg_1143      |   32   |
|  contNuevoSuma_1_i_reg_1169  |   32   |
|   contNuevoSuma_2_i_reg_377  |   32   |
| contNuevoSuma_3_1_i_reg_1286 |   32   |
|  contNuevoSuma_3_i_reg_1200  |   32   |
|  contNuevoSuma_i_be_reg_437  |   32   |
|    contNuevoSuma_i_reg_320   |   32   |
|     contNuevo_1_i_reg_365    |   32   |
|    contNuevo_i_be_reg_424    |   32   |
|      contNuevo_i_reg_296     |   32   |
|       cont_i_be_reg_412      |   32   |
|        cont_i_reg_308        |   32   |
|    contador_new_i_reg_483    |   32   |
|currentGroupX_OUT_V_1_reg_1180|   32   |
|currentGroupX_OUT_V_2_reg_1225|    2   |
|currentGroupX_OUT_V_4_reg_1310|    2   |
|currentGroupX_OUT_V_5_reg_1331|   32   |
|currentGroupX_OUT_V_6_reg_1315|    2   |
|currentGroupX_OUT_V_s_reg_1138|    2   |
|    i_1_i119_cast_reg_1106    |   11   |
|         i_1_i_reg_284        |   10   |
|         i_2_i_reg_461        |   11   |
|         i_2_reg_1354         |   11   |
|         i_3_i_reg_472        |   12   |
|         i_3_reg_1362         |   12   |
|      i_5_cast_i_reg_1116     |   32   |
|          i_i_reg_259         |   12   |
|          i_reg_1096          |   12   |
|       ind16_2_i_reg_388      |   32   |
|      indPar_1_i_reg_343      |   32   |
|     indPar_i_15_reg_1281     |   32   |
|       indPar_i_reg_1195      |   32   |
|       ind_i_be_reg_449       |   32   |
|         ind_i_reg_271        |   32   |
|       p_0_1_i_reg_1320       |   32   |
|        p_1_i_reg_1271        |   32   |
|    p_Val2_10_1_i_reg_1300    |   42   |
|     p_Val2_10_i_reg_1215     |   42   |
|     p_Val2_2_1_i_reg_1251    |   16   |
|      p_Val2_2_i_reg_1154     |   16   |
|     p_Val2_6_1_i_reg_1295    |   16   |
|      p_Val2_6_i_reg_1210     |   16   |
|     p_Val2_i_i3_reg_1336     |   32   |
|      p_Val2_i_i_reg_1325     |   32   |
|         p_i_reg_1185         |   32   |
|    p_ind_1_i_cast_reg_1276   |   32   |
|     p_ind_i_cast_reg_1190    |   32   |
|       p_read_1_reg_1087      |   24   |
|      phitmp_1_i_reg_1266     |   32   |
|       phitmp_i_reg_1175      |   32   |
|     reset_assign_reg_1126    |    1   |
|     sum_V_addr_1_reg_1149    |   10   |
|      sum_V_addr_reg_1121     |   10   |
|     sum_V_load_1_reg_1205    |   42   |
|      sum_V_load_reg_1164     |   42   |
|  this_assign_0_i_be_reg_400  |   32   |
|    this_assign_0_i_reg_331   |   32   |
|        tmp_12_reg_1256       |   10   |
|      tmp_19_1_i_reg_1241     |    1   |
|       tmp_19_i_reg_1134      |    1   |
|      tmp_4_i_i7_reg_1305     |    1   |
|      tmp_4_i_i_reg_1220      |    1   |
|       tmp_5_i_reg_1092       |    1   |
|       tmp_7_i_reg_1291       |    1   |
|       tmp_8_i_reg_1342       |   32   |
|       tmp_9_i_reg_1347       |    1   |
|        tmp_9_reg_1230        |    3   |
+------------------------------+--------+
|             Total            |  1608  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_133      |  p0  |  11  |  12  |   132  ||    50   |
|      grp_access_fu_133      |  p3  |   4  |  12  |   48   ||    15   |
|      grp_access_fu_133      |  p4  |   2  |  24  |   48   ||    9    |
|      grp_access_fu_167      |  p0  |   3  |  10  |   30   ||    15   |
|      grp_access_fu_167      |  p1  |   2  |  42  |   84   ||    9    |
|      grp_access_fu_167      |  p3  |   2  |  10  |   20   ||    9    |
|      grp_access_fu_179      |  p0  |   5  |   2  |   10   ||    27   |
|      grp_access_fu_179      |  p1  |   4  |  32  |   128  ||    21   |
|         i_i_reg_259         |  p0  |   2  |  12  |   24   ||    9    |
|        ind_i_reg_271        |  p0  |   2  |  32  |   64   ||    9    |
|        i_1_i_reg_284        |  p0  |   2  |  10  |   20   ||    9    |
|     contNuevo_i_reg_296     |  p0  |   2  |  32  |   64   ||    9    |
|        cont_i_reg_308       |  p0  |   2  |  32  |   64   ||    9    |
|   this_assign_0_i_reg_331   |  p0  |   2  |  32  |   64   ||    9    |
|    contNuevo_1_i_reg_365    |  p0  |   2  |  32  |   64   ||    9    |
|    contNuevo_i_be_reg_424   |  p0  |   2  |  32  |   64   ||    9    |
| grp_meanFilterInTime_fu_494 |  p1  |   2  |  32  |   64   ||    9    |
| grp_meanFilterInTime_fu_494 |  p2  |   2  |   1  |    2   ||    9    |
|         grp_fu_1055         |  p0  |   2  |  16  |   32   ||    9    |
|         grp_fu_1062         |  p0  |   2  |  16  |   32   ||    9    |
|         grp_fu_1071         |  p0  |   2  |  16  |   32   ||    9    |
|         grp_fu_1078         |  p0  |   2  |  16  |   32   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |  1122  || 39.5905 ||   281   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    6   |   289  |  1393  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   281  |
|  Register |    -   |    -   |  1608  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   45   |  1897  |  1674  |
+-----------+--------+--------+--------+--------+
