{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488005422924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488005422925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 13:50:22 2017 " "Processing started: Sat Feb 25 13:50:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488005422925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488005422925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off human_detector -c human_detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off human_detector -c human_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488005422925 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488005423195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "human_detector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file human_detector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 human_detector " "Found entity 1: human_detector" {  } { { "human_detector.bdf" "" { Schematic "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/human_detector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488005423234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488005423234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gethistogram.v 1 1 " "Found 1 design units, including 1 entities, in source file gethistogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 getHistogram " "Found entity 1: getHistogram" {  } { { "getHistogram.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/getHistogram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488005423237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488005423237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sqr.v(33) " "Verilog HDL information at sqr.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488005423238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqr.v 1 1 " "Found 1 design units, including 1 entities, in source file sqr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqr " "Found entity 1: sqr" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488005423239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488005423239 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit root_sqr.v(10) " "Verilog HDL Declaration warning at root_sqr.v(10): \"bit\" is SystemVerilog-2005 keyword" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1488005423240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "root_sqr.v(13) " "Verilog HDL information at root_sqr.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488005423240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "root_sqr.v 1 1 " "Found 1 design units, including 1 entities, in source file root_sqr.v" { { "Info" "ISGN_ENTITY_NAME" "1 root_sqr " "Found entity 1: root_sqr" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488005423241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488005423241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file isqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 isqrt " "Found entity 1: isqrt" {  } { { "isqrt.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/isqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488005423242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488005423242 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "magtan.v(19) " "Verilog HDL information at magtan.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488005423244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magtan.v 1 1 " "Found 1 design units, including 1 entities, in source file magtan.v" { { "Info" "ISGN_ENTITY_NAME" "1 magtan " "Found entity 1: magtan" {  } { { "magtan.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/magtan.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488005423244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488005423244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixedpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file fixedpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixedpoint " "Found entity 1: fixedpoint" {  } { { "fixedpoint.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/fixedpoint.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488005423246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488005423246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "isqrt " "Elaborating entity \"isqrt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488005423268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 isqrt.v(33) " "Verilog HDL assignment warning at isqrt.v(33): truncated value with size 17 to match size of target (11)" {  } { { "isqrt.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/isqrt.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488005423283 "|isqrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqr sqr:sqrx " "Elaborating entity \"sqr\" for hierarchy \"sqr:sqrx\"" {  } { { "isqrt.v" "sqrx" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/isqrt.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488005423284 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "square sqr.v(33) " "Verilog HDL Always Construct warning at sqr.v(33): inferring latch(es) for variable \"square\", which holds its previous value in one or more paths through the always construct" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488005423335 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[0\] sqr.v(33) " "Inferred latch for \"square\[0\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[1\] sqr.v(33) " "Inferred latch for \"square\[1\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[2\] sqr.v(33) " "Inferred latch for \"square\[2\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[3\] sqr.v(33) " "Inferred latch for \"square\[3\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[4\] sqr.v(33) " "Inferred latch for \"square\[4\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[5\] sqr.v(33) " "Inferred latch for \"square\[5\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[6\] sqr.v(33) " "Inferred latch for \"square\[6\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[7\] sqr.v(33) " "Inferred latch for \"square\[7\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[8\] sqr.v(33) " "Inferred latch for \"square\[8\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[9\] sqr.v(33) " "Inferred latch for \"square\[9\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[10\] sqr.v(33) " "Inferred latch for \"square\[10\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[11\] sqr.v(33) " "Inferred latch for \"square\[11\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[12\] sqr.v(33) " "Inferred latch for \"square\[12\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[13\] sqr.v(33) " "Inferred latch for \"square\[13\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[14\] sqr.v(33) " "Inferred latch for \"square\[14\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[15\] sqr.v(33) " "Inferred latch for \"square\[15\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423336 "|sqr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square\[16\] sqr.v(33) " "Inferred latch for \"square\[16\]\" at sqr.v(33)" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488005423337 "|sqr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "root_sqr root_sqr:root " "Elaborating entity \"root_sqr\" for hierarchy \"root_sqr:root\"" {  } { { "isqrt.v" "root" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/isqrt.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488005423340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 root_sqr.v(17) " "Verilog HDL assignment warning at root_sqr.v(17): truncated value with size 32 to match size of target (17)" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488005423343 "|root_sqr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 root_sqr.v(42) " "Verilog HDL assignment warning at root_sqr.v(42): truncated value with size 17 to match size of target (11)" {  } { { "root_sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/root_sqr.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488005423343 "|root_sqr"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[15\] " "LATCH primitive \"sqr:sqry\|square\[15\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[14\] " "LATCH primitive \"sqr:sqry\|square\[14\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[13\] " "LATCH primitive \"sqr:sqry\|square\[13\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[12\] " "LATCH primitive \"sqr:sqry\|square\[12\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[11\] " "LATCH primitive \"sqr:sqry\|square\[11\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[10\] " "LATCH primitive \"sqr:sqry\|square\[10\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[9\] " "LATCH primitive \"sqr:sqry\|square\[9\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[8\] " "LATCH primitive \"sqr:sqry\|square\[8\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[7\] " "LATCH primitive \"sqr:sqry\|square\[7\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[6\] " "LATCH primitive \"sqr:sqry\|square\[6\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[5\] " "LATCH primitive \"sqr:sqry\|square\[5\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[4\] " "LATCH primitive \"sqr:sqry\|square\[4\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[3\] " "LATCH primitive \"sqr:sqry\|square\[3\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[2\] " "LATCH primitive \"sqr:sqry\|square\[2\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[1\] " "LATCH primitive \"sqr:sqry\|square\[1\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[0\] " "LATCH primitive \"sqr:sqry\|square\[0\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[16\] " "LATCH primitive \"sqr:sqry\|square\[16\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[15\] " "LATCH primitive \"sqr:sqrx\|square\[15\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[14\] " "LATCH primitive \"sqr:sqrx\|square\[14\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[13\] " "LATCH primitive \"sqr:sqrx\|square\[13\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[12\] " "LATCH primitive \"sqr:sqrx\|square\[12\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[11\] " "LATCH primitive \"sqr:sqrx\|square\[11\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[10\] " "LATCH primitive \"sqr:sqrx\|square\[10\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[9\] " "LATCH primitive \"sqr:sqrx\|square\[9\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[8\] " "LATCH primitive \"sqr:sqrx\|square\[8\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[7\] " "LATCH primitive \"sqr:sqrx\|square\[7\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[6\] " "LATCH primitive \"sqr:sqrx\|square\[6\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[5\] " "LATCH primitive \"sqr:sqrx\|square\[5\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[4\] " "LATCH primitive \"sqr:sqrx\|square\[4\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[3\] " "LATCH primitive \"sqr:sqrx\|square\[3\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[2\] " "LATCH primitive \"sqr:sqrx\|square\[2\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[1\] " "LATCH primitive \"sqr:sqrx\|square\[1\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[0\] " "LATCH primitive \"sqr:sqrx\|square\[0\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[16\] " "LATCH primitive \"sqr:sqrx\|square\[16\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[15\] " "LATCH primitive \"sqr:sqry\|square\[15\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[14\] " "LATCH primitive \"sqr:sqry\|square\[14\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[13\] " "LATCH primitive \"sqr:sqry\|square\[13\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[12\] " "LATCH primitive \"sqr:sqry\|square\[12\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[11\] " "LATCH primitive \"sqr:sqry\|square\[11\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[10\] " "LATCH primitive \"sqr:sqry\|square\[10\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[9\] " "LATCH primitive \"sqr:sqry\|square\[9\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[8\] " "LATCH primitive \"sqr:sqry\|square\[8\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[7\] " "LATCH primitive \"sqr:sqry\|square\[7\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[6\] " "LATCH primitive \"sqr:sqry\|square\[6\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[5\] " "LATCH primitive \"sqr:sqry\|square\[5\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[4\] " "LATCH primitive \"sqr:sqry\|square\[4\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[3\] " "LATCH primitive \"sqr:sqry\|square\[3\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[2\] " "LATCH primitive \"sqr:sqry\|square\[2\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[1\] " "LATCH primitive \"sqr:sqry\|square\[1\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[0\] " "LATCH primitive \"sqr:sqry\|square\[0\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqry\|square\[16\] " "LATCH primitive \"sqr:sqry\|square\[16\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[15\] " "LATCH primitive \"sqr:sqrx\|square\[15\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[14\] " "LATCH primitive \"sqr:sqrx\|square\[14\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[13\] " "LATCH primitive \"sqr:sqrx\|square\[13\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[12\] " "LATCH primitive \"sqr:sqrx\|square\[12\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[11\] " "LATCH primitive \"sqr:sqrx\|square\[11\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[10\] " "LATCH primitive \"sqr:sqrx\|square\[10\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[9\] " "LATCH primitive \"sqr:sqrx\|square\[9\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[8\] " "LATCH primitive \"sqr:sqrx\|square\[8\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[7\] " "LATCH primitive \"sqr:sqrx\|square\[7\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[6\] " "LATCH primitive \"sqr:sqrx\|square\[6\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[5\] " "LATCH primitive \"sqr:sqrx\|square\[5\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[4\] " "LATCH primitive \"sqr:sqrx\|square\[4\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[3\] " "LATCH primitive \"sqr:sqrx\|square\[3\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[2\] " "LATCH primitive \"sqr:sqrx\|square\[2\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[1\] " "LATCH primitive \"sqr:sqrx\|square\[1\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[0\] " "LATCH primitive \"sqr:sqrx\|square\[0\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sqr:sqrx\|square\[16\] " "LATCH primitive \"sqr:sqrx\|square\[16\]\" is permanently enabled" {  } { { "sqr.v" "" { Text "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/sqr.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1488005423722 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1488005426645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1488005428072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/output_files/human_detector.map.smsg " "Generated suppressed messages file C:/Users/X450JB/Desktop/VLSI/VLSI/LSI-Contest/RTL/block_diagram/output_files/human_detector.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488005429674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488005429790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488005429790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1572 " "Implemented 1572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488005429863 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488005429863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1540 " "Implemented 1540 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488005429863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488005429863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488005429878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 13:50:29 2017 " "Processing ended: Sat Feb 25 13:50:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488005429878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488005429878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488005429878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488005429878 ""}
