---
title: "High-speed modular multiplier for lattice-based cryptosystems"
collection: publications
permalink: /publication/2021_high
excerpt: 'This paper presents a modular multiplier for a custom prime with sparse sign-power-of-two property using a 2-decompose karatsuba algorithm to reduce the area consumption.'
date: 2021-03-08
venue: 'IEEE Transactions on Circuits and Systems II: Express Briefs.' 
citation: 'Weihang Tan,  Benjamin M. Case, Antian Wang, Shuhong Gao, and Yingjie Lao. "High-speed modular multiplier for lattice-based cryptosystems." <i>IEEE Transactions on Circuits and Systems II: Express Briefs.</i> 68, no. 8 (2021): 2927-2931.'
---
This paper presents a modular multiplier for a custom prime with sparse sign-power-of-two property using a 2-decompose karatsuba algorithm to reduce the area consumption.

[Download paper here](https://ieeexplore.ieee.org/iel7/8920/4358609/09372338.pdf)

Recommended citation:  Weihang Tan,  Benjamin M. Case, Antian Wang, Shuhong Gao, and Yingjie Lao. "High-speed modular multiplier for lattice-based cryptosystems." <i>IEEE Transactions on Circuits and Systems II: Express Briefs.</i> 68, no. 8 (2021): 2927-2931. 