// Seed: 712146563
module module_0 (
    input tri id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4,
    input wor id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri id_8,
    input wire id_9,
    input uwire id_10
);
endmodule
module module_1 #(
    parameter id_10 = 32'd17,
    parameter id_19 = 32'd64,
    parameter id_26 = 32'd21,
    parameter id_29 = 32'd20,
    parameter id_31 = 32'd80,
    parameter id_7  = 32'd66
) (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wor id_6,
    output supply1 _id_7,
    input tri0 id_8,
    input tri1 id_9,
    input uwire _id_10,
    input tri0 id_11,
    input uwire id_12,
    input supply1 id_13,
    output supply1 id_14,
    output uwire id_15,
    output supply0 id_16,
    input uwire id_17,
    input tri0 id_18,
    input supply1 _id_19,
    output tri0 id_20
    , id_39,
    input supply1 id_21,
    input tri id_22,
    output supply0 id_23,
    input uwire id_24,
    output logic id_25[id_29 : -1],
    input tri0 _id_26,
    input wand id_27,
    input wire id_28,
    output wire _id_29[id_19 : -1],
    input wand id_30,
    input wor _id_31[id_7 : id_10],
    input wire id_32,
    input wor id_33,
    output tri id_34,
    output tri0 id_35,
    output wor id_36,
    output tri1 id_37
);
  always_comb id_39 = 1;
  module_0 modCall_1 (
      id_5,
      id_24,
      id_6,
      id_30,
      id_9,
      id_11,
      id_20,
      id_3,
      id_3,
      id_12,
      id_17
  );
  assign modCall_1.id_6 = 0;
  wire [id_26 : id_31] id_40;
  always id_25 = -1;
  logic id_41;
endmodule
