Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan  3 00:06:32 2024
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads                   3           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     2           
TIMING-20  Warning           Non-clocked latch                                                 1000        
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109334)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24810)
5. checking no_input_delay (23)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109334)
-----------------------------
 There are 580 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[4] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[5] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[6] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[7] (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en4_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music1/write_en1_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music1/write_en2_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music1/write_en3_reg/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[0]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[10]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[11]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[12]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[13]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[14]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[15]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[1]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[2]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[3]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[4]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[5]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[6]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[7]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[8]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_replayer/beat1/pwm_reg/Q (HIGH)

 There are 1093 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music1/write_en1_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music1/write_en2_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music1/write_en3_reg/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[0]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[10]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[11]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[12]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[13]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[14]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[15]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[1]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[2]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[3]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[4]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[5]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[6]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[7]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[8]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_replayer/beat1/pwm_reg/Q (HIGH)

 There are 1093 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24810)
----------------------------------------------------
 There are 24810 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.874        0.000                      0                  798        0.082        0.000                      0                  778        3.000        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                ------------       ----------      --------------
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_core                                  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_core                                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_core                                  {0.000 5.000}      10.000          100.000         
vga_display_inst/clk_gen_inst/inst/inclk0            {0.000 5.000}      10.000          100.000         
  c0_clk_gen                                         {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_core                                        2.874        0.000                      0                  449        0.082        0.000                      0                  449        4.500        0.000                       0                   215  
  clk_out2_clk_core                                        5.598        0.000                      0                  218        0.119        0.000                      0                  218        4.500        0.000                       0                   138  
  clkfbout_clk_core                                                                                                                                                                                    7.845        0.000                       0                     3  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                              3.000        0.000                       0                     1  
  c0_clk_gen                                              35.557        0.000                      0                   36        0.224        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_out1_clk_core        8.486        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core        7.011        0.000                      0                   11        0.456        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        7.563        0.000                      0                   41        0.372        0.000                      0                   41  
**async_default**  clk_out2_clk_core  clk_out2_clk_core        7.111        0.000                      0                   33        0.470        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out2_clk_core  clk_out1_clk_core  
(none)             clk_out1_clk_core  clk_out2_clk_core  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             c0_clk_gen                            
(none)             clk_out1_clk_core                     
(none)             clk_out2_clk_core                     
(none)             clkfbout_clk_core                     
(none)             clkfbout_clk_gen                      
(none)                                c0_clk_gen         
(none)                                clk_out1_clk_core  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  To Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.058ns (15.766%)  route 5.653ns (84.234%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          3.229     4.311    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434     7.052    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[17]/C
                         clock pessimism              0.412     7.464    
                         clock uncertainty           -0.074     7.390    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.185    nolabel_line153/cmd_parse_i0/bt_data32_reg[17]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.058ns (15.766%)  route 5.653ns (84.234%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          3.229     4.311    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434     7.052    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
                         clock pessimism              0.412     7.464    
                         clock uncertainty           -0.074     7.390    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.185    nolabel_line153/cmd_parse_i0/bt_data32_reg[21]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.058ns (15.766%)  route 5.653ns (84.234%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          3.229     4.311    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434     7.052    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[22]/C
                         clock pessimism              0.412     7.464    
                         clock uncertainty           -0.074     7.390    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.185    nolabel_line153/cmd_parse_i0/bt_data32_reg[22]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.058ns (15.766%)  route 5.653ns (84.234%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          3.229     4.311    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434     7.052    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[25]/C
                         clock pessimism              0.412     7.464    
                         clock uncertainty           -0.074     7.390    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.185    nolabel_line153/cmd_parse_i0/bt_data32_reg[25]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.058ns (15.766%)  route 5.653ns (84.234%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          3.229     4.311    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434     7.052    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[26]/C
                         clock pessimism              0.412     7.464    
                         clock uncertainty           -0.074     7.390    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.185    nolabel_line153/cmd_parse_i0/bt_data32_reg[26]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.058ns (15.766%)  route 5.653ns (84.234%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          3.229     4.311    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434     7.052    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[29]/C
                         clock pessimism              0.412     7.464    
                         clock uncertainty           -0.074     7.390    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.185    nolabel_line153/cmd_parse_i0/bt_data32_reg[29]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.058ns (15.766%)  route 5.653ns (84.234%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          3.229     4.311    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434     7.052    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/C
                         clock pessimism              0.412     7.464    
                         clock uncertainty           -0.074     7.390    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.185    nolabel_line153/cmd_parse_i0/bt_data32_reg[30]
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.058ns (16.499%)  route 5.355ns (83.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 7.051 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          2.931     4.013    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.433     7.051    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/C
                         clock pessimism              0.412     7.463    
                         clock uncertainty           -0.074     7.389    
    SLICE_X37Y90         FDRE (Setup_fdre_C_CE)      -0.205     7.184    nolabel_line153/cmd_parse_i0/bt_data32_reg[13]
  -------------------------------------------------------------------
                         required time                          7.184    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.058ns (16.499%)  route 5.355ns (83.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 7.051 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          2.931     4.013    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.433     7.051    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[14]/C
                         clock pessimism              0.412     7.463    
                         clock uncertainty           -0.074     7.389    
    SLICE_X37Y90         FDRE (Setup_fdre_C_CE)      -0.205     7.184    nolabel_line153/cmd_parse_i0/bt_data32_reg[14]
  -------------------------------------------------------------------
                         required time                          7.184    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.058ns (16.499%)  route 5.355ns (83.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 7.051 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X57Y40         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.944 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=9, routed)           1.021    -0.923    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.771 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=4, routed)           0.609    -0.162    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I1_O)        0.326     0.164 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.794     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          2.931     4.013    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.433     7.051    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[18]/C
                         clock pessimism              0.412     7.463    
                         clock uncertainty           -0.074     7.389    
    SLICE_X37Y90         FDRE (Setup_fdre_C_CE)      -0.205     7.184    nolabel_line153/cmd_parse_i0/bt_data32_reg[18]
  -------------------------------------------------------------------
                         required time                          7.184    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  3.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line153/cmd_parse_i0/send_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.548%)  route 0.273ns (59.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563    -0.845    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X55Y37         FDRE                                         r  nolabel_line153/cmd_parse_i0/send_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  nolabel_line153/cmd_parse_i0/send_char_reg[1]/Q
                         net (fo=1, routed)           0.111    -0.593    nolabel_line153/resp_gen_i0/char_fifo_i0[1]
    SLICE_X56Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.548 r  nolabel_line153/resp_gen_i0/char_fifo_i0_i_7/O
                         net (fo=1, routed)           0.161    -0.386    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y14         RAMB18E1                                     r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.877    -1.225    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y14         RAMB18E1                                     r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.461    -0.764    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.468    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.078    -0.769    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.076    -0.771    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.075    -0.772    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.649    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X55Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.425    -0.846    
    SLICE_X55Y35         FDPE (Hold_fdpe_C_D)         0.075    -0.771    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.590    -0.818    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X61Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.621    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X61Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.858    -1.245    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X61Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism              0.427    -0.818    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.075    -0.743    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.071    -0.776    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.634%)  route 0.278ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y34         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.278    -0.427    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[0]
    RAMB18_X2Y14         RAMB18E1                                     r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.877    -1.225    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y14         RAMB18E1                                     r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.461    -0.764    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.581    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.627    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X54Y33         FDRE (Hold_fdre_C_D)         0.064    -0.783    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.627    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X54Y33         FDRE (Hold_fdre_C_D)         0.064    -0.783    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y11   nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y34     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y34     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y34     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y34     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y34     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.704ns (18.223%)  route 3.159ns (81.777%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.632    -2.337    nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X59Y36         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=18, routed)          1.734    -0.147    nolabel_line153/lb_ctl_i0/debouncer_i0/rst_clk_tx
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.124    -0.023 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.574     0.551    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X63Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.851     1.526    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X62Y40         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.517     7.136    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X62Y40         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]/C
                         clock pessimism              0.492     7.628    
                         clock uncertainty           -0.074     7.554    
    SLICE_X62Y40         FDRE (Setup_fdre_C_R)       -0.429     7.125    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.704ns (18.223%)  route 3.159ns (81.777%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.632    -2.337    nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X59Y36         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=18, routed)          1.734    -0.147    nolabel_line153/lb_ctl_i0/debouncer_i0/rst_clk_tx
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.124    -0.023 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.574     0.551    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X63Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.851     1.526    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X62Y40         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.517     7.136    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X62Y40         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]/C
                         clock pessimism              0.492     7.628    
                         clock uncertainty           -0.074     7.554    
    SLICE_X62Y40         FDRE (Setup_fdre_C_R)       -0.429     7.125    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.704ns (18.223%)  route 3.159ns (81.777%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.632    -2.337    nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X59Y36         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=18, routed)          1.734    -0.147    nolabel_line153/lb_ctl_i0/debouncer_i0/rst_clk_tx
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.124    -0.023 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.574     0.551    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X63Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.851     1.526    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X62Y40         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.517     7.136    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X62Y40         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]/C
                         clock pessimism              0.492     7.628    
                         clock uncertainty           -0.074     7.554    
    SLICE_X62Y40         FDRE (Setup_fdre_C_R)       -0.429     7.125    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.704ns (18.223%)  route 3.159ns (81.777%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.632    -2.337    nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X59Y36         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=18, routed)          1.734    -0.147    nolabel_line153/lb_ctl_i0/debouncer_i0/rst_clk_tx
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.124    -0.023 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.574     0.551    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X63Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.851     1.526    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X62Y40         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.517     7.136    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X62Y40         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[15]/C
                         clock pessimism              0.492     7.628    
                         clock uncertainty           -0.074     7.554    
    SLICE_X62Y40         FDRE (Setup_fdre_C_R)       -0.429     7.125    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.852ns (43.616%)  route 2.394ns (56.384%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 7.130 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.629    -2.340    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y33         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.419    -1.921 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           1.239    -0.682    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.299    -0.383 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__1/O
                         net (fo=1, routed)           0.000    -0.383    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.130 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.130    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet_3
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.384 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.630     1.014    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.367     1.381 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.525     1.906    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X60Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.511     7.130    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X60Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.506     7.636    
                         clock uncertainty           -0.074     7.562    
    SLICE_X60Y33         FDPE (Setup_fdpe_C_D)       -0.016     7.546    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -1.906    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.704ns (18.452%)  route 3.111ns (81.548%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.632    -2.337    nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X59Y36         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=18, routed)          1.734    -0.147    nolabel_line153/lb_ctl_i0/debouncer_i0/rst_clk_tx
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.124    -0.023 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.574     0.551    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X63Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.803     1.478    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X62Y41         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X62Y41         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X62Y41         FDSE (Setup_fdse_C_S)       -0.429     7.126    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.704ns (18.452%)  route 3.111ns (81.548%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.632    -2.337    nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X59Y36         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=18, routed)          1.734    -0.147    nolabel_line153/lb_ctl_i0/debouncer_i0/rst_clk_tx
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.124    -0.023 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.574     0.551    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X63Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.803     1.478    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X62Y41         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X62Y41         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X62Y41         FDSE (Setup_fdse_C_S)       -0.429     7.126    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -1.478    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.852ns (43.960%)  route 2.361ns (56.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 7.130 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.629    -2.340    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y33         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.419    -1.921 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           1.239    -0.682    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.299    -0.383 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__1/O
                         net (fo=1, routed)           0.000    -0.383    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.130 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.130    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet_3
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.384 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.630     1.014    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.367     1.381 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.492     1.873    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X60Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.511     7.130    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X60Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.506     7.636    
                         clock uncertainty           -0.074     7.562    
    SLICE_X60Y33         FDPE (Setup_fdpe_C_D)       -0.030     7.532    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.532    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.704ns (18.907%)  route 3.019ns (81.093%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.632    -2.337    nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X59Y36         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=18, routed)          1.734    -0.147    nolabel_line153/lb_ctl_i0/debouncer_i0/rst_clk_tx
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.124    -0.023 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.574     0.551    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X63Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.712     1.387    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X62Y39         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.517     7.136    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X62Y39         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]/C
                         clock pessimism              0.492     7.628    
                         clock uncertainty           -0.074     7.554    
    SLICE_X62Y39         FDSE (Setup_fdse_C_S)       -0.429     7.125    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.704ns (18.907%)  route 3.019ns (81.093%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.632    -2.337    nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X59Y36         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=18, routed)          1.734    -0.147    nolabel_line153/lb_ctl_i0/debouncer_i0/rst_clk_tx
    SLICE_X63Y39         LUT5 (Prop_lut5_I0_O)        0.124    -0.023 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.574     0.551    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X63Y38         LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.712     1.387    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X62Y39         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.517     7.136    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X62Y39         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
                         clock pessimism              0.492     7.628    
                         clock uncertainty           -0.074     7.554    
    SLICE_X62Y39         FDSE (Setup_fdse_C_S)       -0.429     7.125    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  5.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.560    -0.848    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.651    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -1.274    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.078    -0.770    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.560    -0.848    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.651    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -1.274    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.076    -0.772    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.560    -0.848    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.651    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -1.274    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.075    -0.773    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.679 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.623    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X61Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -1.247    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X61Y32         FDPE (Hold_fdpe_C_D)         0.075    -0.745    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X59Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.623    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X59Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -1.247    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X59Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X59Y32         FDRE (Hold_fdre_C_D)         0.075    -0.745    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.560    -0.848    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.651    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -1.274    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.071    -0.777    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.141    -0.678 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.089    -0.589    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X58Y33         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.857    -1.246    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y33         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.427    -0.819    
    SLICE_X58Y33         FDCE (Hold_fdce_C_D)         0.075    -0.744    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.629    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.828    -1.275    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.426    -0.849    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.064    -0.785    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.629    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.828    -1.275    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.426    -0.849    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.060    -0.789    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.629    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.828    -1.275    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.426    -0.849    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.053    -0.796    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y12   nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y33     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y13   nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       35.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.557ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.058ns (24.320%)  route 3.292ns (75.680%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.838 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.871    -0.966    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT6 (Prop_lut6_I4_O)        0.124    -0.842 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7/O
                         net (fo=13, routed)          1.618     0.776    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7_n_0
    SLICE_X52Y94         LUT3 (Prop_lut3_I1_O)        0.150     0.926 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_4/O
                         net (fo=1, routed)           0.803     1.728    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_4_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.328     2.056 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.056    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.510    37.680    
                         clock uncertainty           -0.098    37.583    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.031    37.614    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         37.614    
                         arrival time                          -2.056    
  -------------------------------------------------------------------
                         slack                                 35.557    

Slack (MET) :             35.624ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.378ns (31.832%)  route 2.951ns (68.168%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.776 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.080    -0.696    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.152    -0.544 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_8/O
                         net (fo=14, routed)          1.017     0.473    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_8_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.376     0.849 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_4/O
                         net (fo=1, routed)           0.854     1.703    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_4_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.332     2.035 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.035    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X52Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.510    37.680    
                         clock uncertainty           -0.098    37.583    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.077    37.660    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         37.660    
                         arrival time                          -2.035    
  -------------------------------------------------------------------
                         slack                                 35.624    

Slack (MET) :             35.846ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.142ns (28.132%)  route 2.917ns (71.868%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.776 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.080    -0.696    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.152    -0.544 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_8/O
                         net (fo=14, routed)          1.190     0.646    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_8_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.348     0.994 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_3/O
                         net (fo=1, routed)           0.647     1.642    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_3_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.124     1.766 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X53Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.510    37.680    
                         clock uncertainty           -0.098    37.583    
    SLICE_X53Y95         FDCE (Setup_fdce_C_D)        0.029    37.612    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         37.612    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                 35.846    

Slack (MET) :             35.942ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.940ns (25.055%)  route 2.812ns (74.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.838 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.852    -0.985    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT5 (Prop_lut5_I2_O)        0.153    -0.832 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=8, routed)           0.916     0.083    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I4_O)        0.331     0.414 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          1.044     1.458    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.496    37.666    
                         clock uncertainty           -0.098    37.569    
    SLICE_X54Y96         FDCE (Setup_fdce_C_CE)      -0.169    37.400    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                 35.942    

Slack (MET) :             35.942ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.940ns (25.055%)  route 2.812ns (74.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.838 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.852    -0.985    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT5 (Prop_lut5_I2_O)        0.153    -0.832 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=8, routed)           0.916     0.083    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I4_O)        0.331     0.414 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          1.044     1.458    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.496    37.666    
                         clock uncertainty           -0.098    37.569    
    SLICE_X54Y96         FDCE (Setup_fdce_C_CE)      -0.169    37.400    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                 35.942    

Slack (MET) :             35.942ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.940ns (25.055%)  route 2.812ns (74.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.838 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.852    -0.985    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT5 (Prop_lut5_I2_O)        0.153    -0.832 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=8, routed)           0.916     0.083    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I4_O)        0.331     0.414 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          1.044     1.458    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.496    37.666    
                         clock uncertainty           -0.098    37.569    
    SLICE_X54Y96         FDCE (Setup_fdce_C_CE)      -0.169    37.400    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                 35.942    

Slack (MET) :             35.942ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.940ns (25.055%)  route 2.812ns (74.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.838 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.852    -0.985    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT5 (Prop_lut5_I2_O)        0.153    -0.832 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=8, routed)           0.916     0.083    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I4_O)        0.331     0.414 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          1.044     1.458    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism              0.496    37.666    
                         clock uncertainty           -0.098    37.569    
    SLICE_X54Y96         FDCE (Setup_fdce_C_CE)      -0.169    37.400    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                 35.942    

Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.828ns (20.798%)  route 3.153ns (79.202%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.838 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.871    -0.966    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT6 (Prop_lut6_I4_O)        0.124    -0.842 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7/O
                         net (fo=13, routed)          1.618     0.776    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7_n_0
    SLICE_X52Y94         LUT5 (Prop_lut5_I3_O)        0.124     0.900 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=1, routed)           0.664     1.563    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.687 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.687    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.510    37.680    
                         clock uncertainty           -0.098    37.583    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.077    37.660    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         37.660    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             36.061ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.142ns (29.323%)  route 2.753ns (70.677%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.776 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.080    -0.696    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.152    -0.544 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_8/O
                         net (fo=14, routed)          0.867     0.324    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_8_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I0_O)        0.348     0.672 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4/O
                         net (fo=1, routed)           0.805     1.477    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.601 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.601    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.510    37.680    
                         clock uncertainty           -0.098    37.583    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.079    37.662    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         37.662    
                         arrival time                          -1.601    
  -------------------------------------------------------------------
                         slack                                 36.061    

Slack (MET) :             36.088ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.940ns (26.336%)  route 2.629ns (73.664%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 37.170 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.838 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.852    -0.985    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT5 (Prop_lut5_I2_O)        0.153    -0.832 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=8, routed)           0.916     0.083    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I4_O)        0.331     0.414 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.861     1.275    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X55Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.439    37.170    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X55Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism              0.496    37.666    
                         clock uncertainty           -0.098    37.569    
    SLICE_X55Y96         FDCE (Setup_fdce_C_CE)      -0.205    37.364    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         37.364    
                         arrival time                          -1.275    
  -------------------------------------------------------------------
                         slack                                 36.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.877%)  route 0.182ns (49.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.563    -0.809    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.668 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.182    -0.485    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I1_O)        0.048    -0.437 r  vga_display_inst/vga_ctrl_inst/cnt_h[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    vga_display_inst/vga_ctrl_inst/cnt_h[2]
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.833    -1.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                         clock pessimism              0.435    -0.793    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.131    -0.662    vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.477%)  route 0.182ns (49.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.563    -0.809    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.668 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.182    -0.485    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.045    -0.440 r  vga_display_inst/vga_ctrl_inst/cnt_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.440    vga_display_inst/vga_ctrl_inst/cnt_h[1]
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.833    -1.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                         clock pessimism              0.435    -0.793    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.120    -0.673    vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X55Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.669 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/Q
                         net (fo=5, routed)           0.145    -0.523    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
    SLICE_X55Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.478 r  vga_display_inst/vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.478    vga_display_inst/vga_ctrl_inst/p_0_in__0[8]
    SLICE_X55Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X55Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism              0.419    -0.810    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.092    -0.718    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.646 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.471    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.043    -0.428 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.428    vga_display_inst/vga_ctrl_inst/p_0_in__0[2]
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.419    -0.810    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.131    -0.679    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.628%)  route 0.205ns (52.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.563    -0.809    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X55Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.668 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.205    -0.463    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X54Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.418 r  vga_display_inst/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.418    vga_display_inst/vga_ctrl_inst/p_0_in__0[5]
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism              0.435    -0.794    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.121    -0.673    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.873%)  route 0.203ns (52.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.563    -0.809    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X55Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.668 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.203    -0.465    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.420 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.420    vga_display_inst/vga_ctrl_inst/p_0_in__0[9]
    SLICE_X54Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.833    -1.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.432    -0.796    
    SLICE_X54Y97         FDCE (Hold_fdce_C_D)         0.120    -0.676    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.246ns (65.238%)  route 0.131ns (34.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.563    -0.809    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.148    -0.661 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=33, routed)          0.131    -0.530    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X54Y98         LUT6 (Prop_lut6_I4_O)        0.098    -0.432 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.432    vga_display_inst/vga_ctrl_inst/cnt_h[9]
    SLICE_X54Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.833    -1.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism              0.419    -0.809    
    SLICE_X54Y98         FDCE (Hold_fdce_C_D)         0.121    -0.688    vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.646 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=9, routed)           0.175    -0.471    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X54Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.426 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    vga_display_inst/vga_ctrl_inst/p_0_in__0[0]
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.419    -0.810    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.120    -0.690    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.022%)  route 0.190ns (50.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X55Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.669 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=7, routed)           0.190    -0.478    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X55Y96         LUT5 (Prop_lut5_I3_O)        0.042    -0.436 r  vga_display_inst/vga_ctrl_inst/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.436    vga_display_inst/vga_ctrl_inst/p_0_in__0[7]
    SLICE_X55Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X55Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism              0.419    -0.810    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.107    -0.703    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.993%)  route 0.218ns (54.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.563    -0.809    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.668 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.218    -0.449    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X52Y98         LUT4 (Prop_lut4_I1_O)        0.045    -0.404 r  vga_display_inst/vga_ctrl_inst/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.404    vga_display_inst/vga_ctrl_inst/cnt_h[3]
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.833    -1.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                         clock pessimism              0.435    -0.793    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.121    -0.672    vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X53Y99     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X53Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y99     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y99     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y99     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y99     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y98     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.486ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.486ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.296ns  (logic 0.419ns (32.321%)  route 0.877ns (67.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.877     1.296    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.218     9.782    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  8.486    

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.400%)  route 0.763ns (62.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.763     1.219    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.936%)  route 0.746ns (62.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.746     1.202    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.070ns  (logic 0.478ns (44.678%)  route 0.592ns (55.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.592     1.070    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.217     9.783    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.690%)  route 0.586ns (58.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.586     1.005    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.268     9.732    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.203%)  route 0.598ns (58.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.598     1.017    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.219     9.781    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.169ns  (logic 0.518ns (44.313%)  route 0.651ns (55.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.651     1.169    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.045     9.955    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.876ns  (logic 0.419ns (47.821%)  route 0.457ns (52.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.457     0.876    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)       -0.222     9.778    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.940ns  (logic 0.456ns (48.486%)  route 0.484ns (51.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.484     0.940    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.092     9.908    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.968    

Slack (MET) :             9.035ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.922ns  (logic 0.456ns (49.439%)  route 0.466ns (50.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.466     0.922    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.043     9.957    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  9.035    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.478ns (19.947%)  route 1.918ns (80.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X56Y39         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.478    -1.922 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          1.918    -0.004    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X61Y36         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.513     7.132    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X61Y36         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.328     7.460    
                         clock uncertainty           -0.194     7.265    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)       -0.258     7.007    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.322ns  (logic 0.478ns (36.147%)  route 0.844ns (63.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.844     1.322    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)       -0.215     9.785    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.279ns  (logic 0.518ns (40.492%)  route 0.761ns (59.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.761     1.279    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.543%)  route 0.595ns (55.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.595     1.073    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)       -0.219     9.781    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.581%)  route 0.589ns (58.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.008    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.265     9.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.959%)  route 0.580ns (58.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.580     0.999    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.265     9.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.577%)  route 0.589ns (58.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.589     1.008    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)       -0.220     9.780    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.963%)  route 0.657ns (59.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.657     1.113    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)       -0.045     9.955    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                  8.842    

Slack (MET) :             8.847ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.817%)  route 0.588ns (53.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.106    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  8.847    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.934%)  route 0.582ns (56.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.582     1.038    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  8.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.148ns (14.751%)  route 0.855ns (85.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.566    -0.842    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X56Y39         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.694 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.855     0.162    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X61Y36         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.859    -1.244    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X61Y36         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.743    -0.501    
                         clock uncertainty            0.194    -0.307    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.012    -0.295    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.456    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.617%)  route 1.396ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.396    -0.485    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y36         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y36         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405     7.079    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.617%)  route 1.396ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.396    -0.485    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y36         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y36         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405     7.079    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.617%)  route 1.396ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.396    -0.485    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y36         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y36         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X53Y36         FDCE (Recov_fdce_C_CLR)     -0.405     7.079    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.456ns (30.044%)  route 1.062ns (69.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.062    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y34         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446     7.065    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y34         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X53Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.456ns (30.044%)  route 1.062ns (69.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.062    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y34         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446     7.065    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y34         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X53Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.456ns (30.044%)  route 1.062ns (69.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.062    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y34         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446     7.065    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y34         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X53Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.456ns (30.044%)  route 1.062ns (69.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.062    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y34         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446     7.065    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y34         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X53Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.456ns (30.044%)  route 1.062ns (69.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.062    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y34         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446     7.065    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y34         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X53Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.456ns (30.044%)  route 1.062ns (69.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.062    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y34         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446     7.065    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y34         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X53Y34         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.456ns (30.044%)  route 1.062ns (69.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.881 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.062    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y34         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446     7.065    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y34         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X53Y34         FDPE (Recov_fdpe_C_PRE)     -0.359     7.124    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.124    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  7.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.718 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134    -0.584    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X54Y36         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X54Y36         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.440    -0.831    
    SLICE_X54Y36         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.956    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDPE (Prop_fdpe_C_Q)         0.128    -0.718 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134    -0.584    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X54Y36         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X54Y36         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.440    -0.831    
    SLICE_X54Y36         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.956    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.658%)  route 0.199ns (57.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.696 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X55Y35         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X55Y35         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.958    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.658%)  route 0.199ns (57.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.696 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X55Y35         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X55Y35         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.958    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.658%)  route 0.199ns (57.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.696 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X55Y35         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X55Y35         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.958    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.148ns (31.903%)  route 0.316ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.696 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.316    -0.380    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X58Y35         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.859    -1.244    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.461    -0.783    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.145    -0.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.148ns (31.903%)  route 0.316ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.696 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.316    -0.380    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X58Y35         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.859    -1.244    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.461    -0.783    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.145    -0.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.148ns (31.903%)  route 0.316ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.696 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.316    -0.380    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X58Y35         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.859    -1.244    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.461    -0.783    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.145    -0.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.148ns (31.903%)  route 0.316ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.696 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.316    -0.380    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X58Y35         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.859    -1.244    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.461    -0.783    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.145    -0.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.148ns (31.903%)  route 0.316ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X56Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.696 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.316    -0.380    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X58Y35         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.859    -1.244    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.461    -0.783    
    SLICE_X58Y35         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.931    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.931    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.551    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.518ns (22.478%)  route 1.787ns (77.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.787    -0.036    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y31         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443     7.062    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y31         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.492     7.554    
                         clock uncertainty           -0.074     7.480    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.075    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  7.111    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.518ns (22.478%)  route 1.787ns (77.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.787    -0.036    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y31         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443     7.062    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y31         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.492     7.554    
                         clock uncertainty           -0.074     7.480    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.075    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  7.111    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.518ns (22.478%)  route 1.787ns (77.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.787    -0.036    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y31         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443     7.062    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y31         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.492     7.554    
                         clock uncertainty           -0.074     7.480    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.075    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  7.111    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.518ns (22.478%)  route 1.787ns (77.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.787    -0.036    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y31         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443     7.062    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y31         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.492     7.554    
                         clock uncertainty           -0.074     7.480    
    SLICE_X57Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.075    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  7.111    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.518ns (24.014%)  route 1.639ns (75.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.639    -0.184    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y32         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445     7.064    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y32         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.492     7.556    
                         clock uncertainty           -0.074     7.482    
    SLICE_X57Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.077    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.518ns (24.014%)  route 1.639ns (75.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.639    -0.184    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y32         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445     7.064    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y32         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.492     7.556    
                         clock uncertainty           -0.074     7.482    
    SLICE_X57Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.077    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.518ns (24.014%)  route 1.639ns (75.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.639    -0.184    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y32         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445     7.064    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y32         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.492     7.556    
                         clock uncertainty           -0.074     7.482    
    SLICE_X57Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.077    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.518ns (26.615%)  route 1.428ns (73.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.873ns = ( 7.127 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.428    -0.395    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X58Y31         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.508     7.127    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y31         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.506     7.633    
                         clock uncertainty           -0.074     7.559    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.154    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.518ns (26.615%)  route 1.428ns (73.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.873ns = ( 7.127 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.428    -0.395    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X58Y31         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.508     7.127    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y31         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.506     7.633    
                         clock uncertainty           -0.074     7.559    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.154    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.518ns (26.615%)  route 1.428ns (73.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.873ns = ( 7.127 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.518    -1.823 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.428    -0.395    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X58Y31         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.508     7.127    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X58Y31         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.506     7.633    
                         clock uncertainty           -0.074     7.559    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.154    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  7.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDPE (Prop_fdpe_C_Q)         0.128    -0.692 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234    -0.458    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X60Y32         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -1.247    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.440    -0.807    
    SLICE_X60Y32         FDCE (Remov_fdce_C_CLR)     -0.121    -0.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDPE (Prop_fdpe_C_Q)         0.128    -0.692 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234    -0.458    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X60Y32         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -1.247    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.440    -0.807    
    SLICE_X60Y32         FDCE (Remov_fdce_C_CLR)     -0.121    -0.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDPE (Prop_fdpe_C_Q)         0.128    -0.692 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234    -0.458    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X60Y32         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -1.247    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.440    -0.807    
    SLICE_X60Y32         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.932    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.932    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.231%)  route 0.276ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.164    -0.656 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.276    -0.379    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X60Y33         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.857    -1.246    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X60Y33         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.441    -0.805    
    SLICE_X60Y33         FDCE (Remov_fdce_C_CLR)     -0.067    -0.872    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.231%)  route 0.276ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.164    -0.656 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.276    -0.379    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X60Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.857    -1.246    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X60Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.441    -0.805    
    SLICE_X60Y33         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.876    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.231%)  route 0.276ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.164    -0.656 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.276    -0.379    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X60Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.857    -1.246    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X60Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.441    -0.805    
    SLICE_X60Y33         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.876    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.231%)  route 0.276ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.164    -0.656 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.276    -0.379    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X60Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.857    -1.246    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X60Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.441    -0.805    
    SLICE_X60Y33         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.876    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.231%)  route 0.276ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.164    -0.656 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.276    -0.379    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X61Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.857    -1.246    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.441    -0.805    
    SLICE_X61Y33         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.900    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.231%)  route 0.276ns (62.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.164    -0.656 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.276    -0.379    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X61Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.857    -1.246    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.441    -0.805    
    SLICE_X61Y33         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.900    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.164ns (30.205%)  route 0.379ns (69.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.164    -0.656 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.379    -0.277    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X61Y35         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.859    -1.244    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.441    -0.803    
    SLICE_X61Y35         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.898    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.898    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.621    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.204ns (34.830%)  route 0.382ns (65.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.856    -1.247    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y32         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDPE (Prop_fdpe_C_Q)         0.204    -1.043 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.382    -0.661    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X61Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.590    -0.818    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X61Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.337ns (46.600%)  route 0.386ns (53.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.386    -2.212    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.367ns (48.268%)  route 0.393ns (51.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.393    -2.175    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.367ns (47.264%)  route 0.409ns (52.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.409    -2.159    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.337ns (40.405%)  route 0.497ns (59.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    -2.936    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.337    -2.599 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.497    -2.102    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.839ns  (logic 0.337ns (40.171%)  route 0.502ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.502    -2.096    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.385ns (43.657%)  route 0.497ns (56.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.385    -2.550 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.497    -2.053    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.418ns (43.772%)  route 0.537ns (56.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.418    -2.517 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.537    -1.980    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.367ns (36.884%)  route 0.628ns (63.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    -2.936    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.628    -1.941    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.013ns  (logic 0.367ns (36.219%)  route 0.646ns (63.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.646    -1.922    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.076ns  (logic 0.337ns (31.309%)  route 0.739ns (68.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.739    -1.859    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.175ns (25.094%)  route 0.522ns (74.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -1.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.859    -1.244    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDPE (Prop_fdpe_C_Q)         0.175    -1.069 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.522    -0.547    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X59Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.588    -0.820    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X59Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.337ns (40.918%)  route 0.487ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.487    -2.112    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.337ns (40.521%)  route 0.495ns (59.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.495    -2.103    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.337ns (40.419%)  route 0.497ns (59.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.497    -2.101    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.367ns (42.928%)  route 0.488ns (57.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.488    -2.080    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.367ns (42.529%)  route 0.496ns (57.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.496    -2.072    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.885ns  (logic 0.385ns (43.497%)  route 0.500ns (56.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.409ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.385    -2.550 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.500    -2.050    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.367ns (40.365%)  route 0.542ns (59.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.542    -2.026    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y33         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.418ns (45.912%)  route 0.492ns (54.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.409ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.418    -2.517 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.492    -2.025    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.060ns  (logic 0.418ns (39.424%)  route 0.642ns (60.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.407ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.418    -2.517 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.642    -1.875    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y32         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.385ns (35.212%)  route 0.708ns (64.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.409ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446    -2.935    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y34         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.385    -2.550 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.708    -1.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y31         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         24842 Endpoints
Min Delay         24842 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score1/A[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.796ns  (logic 32.475ns (48.618%)  route 34.321ns (51.382%))
  Logic Levels:           108  (CARRY4=83 DSP48E1=1 LUT2=1 LUT3=23)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.619     5.628    model3_user1/studyer/user_score1_n_82
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.752 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.752    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.284 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.284    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.398 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.398    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.512 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.512    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.669 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.329     7.998    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.329     8.327 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     8.327    model3_user1/studyer/user_score1_i_427_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.877 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.877    model3_user1/studyer/user_score1_i_402_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.991 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.991    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     9.105    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.333 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.664    10.997    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X46Y77         LUT3 (Prop_lut3_I0_O)        0.313    11.310 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    11.310    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.843 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.843    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.960 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.960    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    12.077    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.306 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.842    14.148    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    14.458 r  model3_user1/studyer/user_score1_i_377/O
                         net (fo=1, routed)           0.000    14.458    model3_user1/studyer/user_score1_i_377_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.028 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.212    16.240    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.553 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    16.553    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.954 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.954    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.182 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.372    18.555    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    18.868 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    18.868    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.269 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.269    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.383    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.497    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.725 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.199    20.924    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.313    21.237 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.237    model3_user1/studyer/user_score1_i_337_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.787 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.787    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.901 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.901    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.015 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    22.015    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.243 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.158    23.400    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    23.713 r  model3_user1/studyer/user_score1_i_316/O
                         net (fo=1, routed)           0.000    23.713    model3_user1/studyer/user_score1_i_316_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.226 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.226    model3_user1/studyer/user_score1_i_289_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.343 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.343    model3_user1/studyer/user_score1_i_285_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.572 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.199    25.771    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.310    26.081 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    26.081    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.631 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.631    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.745    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.087 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.452    28.539    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.313    28.852 r  model3_user1/studyer/user_score1_i_238/O
                         net (fo=1, routed)           0.000    28.852    model3_user1/studyer/user_score1_i_238_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.253 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.253    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.481 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.497    30.978    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.313    31.291 r  model3_user1/studyer/user_score1_i_231/O
                         net (fo=1, routed)           0.000    31.291    model3_user1/studyer/user_score1_i_231_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.824 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.824    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.941 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.941    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.058    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.287 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.661    33.948    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.310    34.258 r  model3_user1/studyer/user_score1_i_149/O
                         net (fo=1, routed)           0.000    34.258    model3_user1/studyer/user_score1_i_149_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.808 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.808    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.922    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.150 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.246    36.396    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X49Y91         LUT3 (Prop_lut3_I0_O)        0.313    36.709 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    36.709    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.110 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    37.110    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.224 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    37.224    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.338 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.338    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.566 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.248    38.814    model3_user1/studyer/A[11]
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.313    39.127 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    39.127    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.528 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.528    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.642 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.642    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.756 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.756    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.984 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.903    41.887    model3_user1/studyer/A[10]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.313    42.200 r  model3_user1/studyer/user_score1_i_255/O
                         net (fo=1, routed)           0.000    42.200    model3_user1/studyer/user_score1_i_255_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.750 r  model3_user1/studyer/user_score1_i_172/CO[3]
                         net (fo=1, routed)           0.000    42.750    model3_user1/studyer/user_score1_i_172_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.864 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.864    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.978 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.978    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.206 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.062    44.268    model3_user1/studyer/A[9]
    SLICE_X49Y81         LUT3 (Prop_lut3_I0_O)        0.313    44.581 r  model3_user1/studyer/user_score1_i_258/O
                         net (fo=1, routed)           0.000    44.581    model3_user1/studyer/user_score1_i_258_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.131 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    45.131    model3_user1/studyer/user_score1_i_177_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.245 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    45.245    model3_user1/studyer/user_score1_i_95_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.359 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.359    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.587 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.482    47.069    model3_user1/studyer/A[8]
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.313    47.382 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.382    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.915 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.915    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.032 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    48.032    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.149 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.149    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    48.401 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.218    49.619    model3_user1/studyer/A[7]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.310    49.929 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.929    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.330 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.330    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.444 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.444    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.558    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.808 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.250    52.058    model3_user1/studyer/A[6]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.313    52.371 r  model3_user1/studyer/user_score1_i_193/O
                         net (fo=1, routed)           0.000    52.371    model3_user1/studyer/user_score1_i_193_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.772 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.772    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.886 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.886    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.136 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.285    54.421    model3_user1/studyer/A[5]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.313    54.734 r  model3_user1/studyer/user_score1_i_270/O
                         net (fo=1, routed)           0.000    54.734    model3_user1/studyer/user_score1_i_270_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.284 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.284    model3_user1/studyer/user_score1_i_197_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.398    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.512    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.762 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.457    57.219    model3_user1/studyer/A[4]
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.313    57.532 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.532    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.082 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.082    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.196 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.196    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.310 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.319    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.569 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.348    59.917    model3_user1/studyer/A[3]
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.313    60.230 r  model3_user1/studyer/user_score1_i_127/O
                         net (fo=1, routed)           0.000    60.230    model3_user1/studyer/user_score1_i_127_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.628 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.628    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.878 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.105    61.983    model3_user1/studyer/A[2]
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.313    62.296 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    62.296    model3_user1/studyer/user_score1_i_277_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.672 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    62.672    model3_user1/studyer/user_score1_i_212_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.789 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.789    model3_user1/studyer/user_score1_i_130_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.906 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.906    model3_user1/studyer/user_score1_i_61_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.158 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          1.929    65.088    model3_user1/studyer/A[1]
    SLICE_X49Y74         LUT3 (Prop_lut3_I0_O)        0.310    65.398 r  model3_user1/studyer/user_score1_i_221/O
                         net (fo=1, routed)           0.000    65.398    model3_user1/studyer/user_score1_i_221_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.930 r  model3_user1/studyer/user_score1_i_135/CO[3]
                         net (fo=1, routed)           0.009    65.939    model3_user1/studyer/user_score1_i_135_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  model3_user1/studyer/user_score1_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.053    model3_user1/studyer/user_score1_i_65_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.231 r  model3_user1/studyer/user_score1_i_18/CO[1]
                         net (fo=2, routed)           0.565    66.796    model3_user1/studyer/A[0]
    DSP48_X1Y30          DSP48E1                                      r  model3_user1/studyer/user_score1/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.231ns  (logic 32.475ns (49.033%)  route 33.756ns (50.967%))
  Logic Levels:           108  (CARRY4=83 DSP48E1=1 LUT2=1 LUT3=23)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.619     5.628    model3_user1/studyer/user_score1_n_82
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.752 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.752    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.284 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.284    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.398 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.398    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.512 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.512    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.669 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.329     7.998    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.329     8.327 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     8.327    model3_user1/studyer/user_score1_i_427_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.877 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.877    model3_user1/studyer/user_score1_i_402_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.991 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.991    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     9.105    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.333 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.664    10.997    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X46Y77         LUT3 (Prop_lut3_I0_O)        0.313    11.310 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    11.310    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.843 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.843    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.960 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.960    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    12.077    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.306 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.842    14.148    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    14.458 r  model3_user1/studyer/user_score1_i_377/O
                         net (fo=1, routed)           0.000    14.458    model3_user1/studyer/user_score1_i_377_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.028 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.212    16.240    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.553 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    16.553    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.954 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.954    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.182 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.372    18.555    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    18.868 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    18.868    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.269 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.269    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.383    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.497    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.725 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.199    20.924    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.313    21.237 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.237    model3_user1/studyer/user_score1_i_337_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.787 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.787    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.901 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.901    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.015 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    22.015    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.243 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.158    23.400    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    23.713 r  model3_user1/studyer/user_score1_i_316/O
                         net (fo=1, routed)           0.000    23.713    model3_user1/studyer/user_score1_i_316_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.226 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.226    model3_user1/studyer/user_score1_i_289_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.343 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.343    model3_user1/studyer/user_score1_i_285_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.572 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.199    25.771    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.310    26.081 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    26.081    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.631 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.631    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.745    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.087 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.452    28.539    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.313    28.852 r  model3_user1/studyer/user_score1_i_238/O
                         net (fo=1, routed)           0.000    28.852    model3_user1/studyer/user_score1_i_238_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.253 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.253    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.481 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.497    30.978    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.313    31.291 r  model3_user1/studyer/user_score1_i_231/O
                         net (fo=1, routed)           0.000    31.291    model3_user1/studyer/user_score1_i_231_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.824 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.824    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.941 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.941    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.058    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.287 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.661    33.948    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.310    34.258 r  model3_user1/studyer/user_score1_i_149/O
                         net (fo=1, routed)           0.000    34.258    model3_user1/studyer/user_score1_i_149_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.808 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.808    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.922    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.150 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.246    36.396    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X49Y91         LUT3 (Prop_lut3_I0_O)        0.313    36.709 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    36.709    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.110 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    37.110    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.224 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    37.224    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.338 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.338    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.566 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.248    38.814    model3_user1/studyer/A[11]
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.313    39.127 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    39.127    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.528 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.528    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.642 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.642    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.756 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.756    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.984 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.903    41.887    model3_user1/studyer/A[10]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.313    42.200 r  model3_user1/studyer/user_score1_i_255/O
                         net (fo=1, routed)           0.000    42.200    model3_user1/studyer/user_score1_i_255_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.750 r  model3_user1/studyer/user_score1_i_172/CO[3]
                         net (fo=1, routed)           0.000    42.750    model3_user1/studyer/user_score1_i_172_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.864 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.864    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.978 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.978    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.206 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.062    44.268    model3_user1/studyer/A[9]
    SLICE_X49Y81         LUT3 (Prop_lut3_I0_O)        0.313    44.581 r  model3_user1/studyer/user_score1_i_258/O
                         net (fo=1, routed)           0.000    44.581    model3_user1/studyer/user_score1_i_258_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.131 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    45.131    model3_user1/studyer/user_score1_i_177_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.245 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    45.245    model3_user1/studyer/user_score1_i_95_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.359 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.359    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.587 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.482    47.069    model3_user1/studyer/A[8]
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.313    47.382 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.382    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.915 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.915    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.032 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    48.032    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.149 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.149    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    48.401 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.218    49.619    model3_user1/studyer/A[7]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.310    49.929 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.929    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.330 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.330    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.444 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.444    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.558    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.808 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.250    52.058    model3_user1/studyer/A[6]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.313    52.371 r  model3_user1/studyer/user_score1_i_193/O
                         net (fo=1, routed)           0.000    52.371    model3_user1/studyer/user_score1_i_193_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.772 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.772    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.886 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.886    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.136 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.285    54.421    model3_user1/studyer/A[5]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.313    54.734 r  model3_user1/studyer/user_score1_i_270/O
                         net (fo=1, routed)           0.000    54.734    model3_user1/studyer/user_score1_i_270_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.284 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.284    model3_user1/studyer/user_score1_i_197_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.398    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.512    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.762 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.457    57.219    model3_user1/studyer/A[4]
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.313    57.532 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.532    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.082 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.082    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.196 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.196    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.310 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.319    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.569 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.348    59.917    model3_user1/studyer/A[3]
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.313    60.230 r  model3_user1/studyer/user_score1_i_127/O
                         net (fo=1, routed)           0.000    60.230    model3_user1/studyer/user_score1_i_127_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.628 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.628    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.878 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.105    61.983    model3_user1/studyer/A[2]
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.313    62.296 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    62.296    model3_user1/studyer/user_score1_i_277_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.672 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    62.672    model3_user1/studyer/user_score1_i_212_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.789 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.789    model3_user1/studyer/user_score1_i_130_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.906 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.906    model3_user1/studyer/user_score1_i_61_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.158 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          1.929    65.088    model3_user1/studyer/A[1]
    SLICE_X49Y74         LUT3 (Prop_lut3_I0_O)        0.310    65.398 r  model3_user1/studyer/user_score1_i_221/O
                         net (fo=1, routed)           0.000    65.398    model3_user1/studyer/user_score1_i_221_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.930 r  model3_user1/studyer/user_score1_i_135/CO[3]
                         net (fo=1, routed)           0.009    65.939    model3_user1/studyer/user_score1_i_135_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.053 r  model3_user1/studyer/user_score1_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.053    model3_user1/studyer/user_score1_i_65_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.231 r  model3_user1/studyer/user_score1_i_18/CO[1]
                         net (fo=2, routed)           0.000    66.231    model3_user1/studyer/A[0]
    SLICE_X49Y76         FDRE                                         r  model3_user1/studyer/user_score_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user2/studyer/user_score1/A[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.898ns  (logic 33.268ns (51.262%)  route 31.630ns (48.738%))
  Logic Levels:           114  (CARRY4=90 DSP48E1=1 LUT2=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  model3_user2/studyer/user_score1/CLK
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user2/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.037     5.046    model3_user2/studyer/user_score1_n_82
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.124     5.170 r  model3_user2/studyer/user_score1_i_452__0/O
                         net (fo=1, routed)           0.000     5.170    model3_user2/studyer/user_score1_i_452__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.702 r  model3_user2/studyer/user_score1_i_420__0/CO[3]
                         net (fo=1, routed)           0.000     5.702    model3_user2/studyer/user_score1_i_420__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.816 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    model3_user2/studyer/user_score1_i_415__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     5.930    model3_user2/studyer/user_score1_i_411__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.087 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.095     7.183    model3_user2/studyer/user_score1_i_410__0_n_2
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.329     7.512 r  model3_user2/studyer/user_score1_i_425__0/O
                         net (fo=1, routed)           0.000     7.512    model3_user2/studyer/user_score1_i_425__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.888 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     7.888    model3_user2/studyer/user_score1_i_402__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.005 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.005    model3_user2/studyer/user_score1_i_397__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.122    model3_user2/studyer/user_score1_i_393__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.351 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.075     9.425    model3_user2/studyer/user_score1_i_392__0_n_1
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.310     9.735 r  model3_user2/studyer/user_score1_i_409__0/O
                         net (fo=1, routed)           0.000     9.735    model3_user2/studyer/user_score1_i_409__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  model3_user2/studyer/user_score1_i_384__0/CO[3]
                         net (fo=1, routed)           0.000    10.285    model3_user2/studyer/user_score1_i_384__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  model3_user2/studyer/user_score1_i_379__0/CO[3]
                         net (fo=1, routed)           0.000    10.399    model3_user2/studyer/user_score1_i_379__0_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    model3_user2/studyer/user_score1_i_375__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.741 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.529    12.270    model3_user2/studyer/user_score1_i_374__0_n_1
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.313    12.583 r  model3_user2/studyer/user_score1_i_391__0/O
                         net (fo=1, routed)           0.000    12.583    model3_user2/studyer/user_score1_i_391__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.133 r  model3_user2/studyer/user_score1_i_366__0/CO[3]
                         net (fo=1, routed)           0.000    13.133    model3_user2/studyer/user_score1_i_366__0_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.247    model3_user2/studyer/user_score1_i_361__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    13.361    model3_user2/studyer/user_score1_i_357__0_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.589 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.232    14.821    model3_user2/studyer/user_score1_i_356__0_n_1
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.313    15.134 r  model3_user2/studyer/user_score1_i_371__0/O
                         net (fo=1, routed)           0.000    15.134    model3_user2/studyer/user_score1_i_371__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.535 r  model3_user2/studyer/user_score1_i_348__0/CO[3]
                         net (fo=1, routed)           0.000    15.535    model3_user2/studyer/user_score1_i_348__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  model3_user2/studyer/user_score1_i_343__0/CO[3]
                         net (fo=1, routed)           0.000    15.649    model3_user2/studyer/user_score1_i_343__0_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.763 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    15.763    model3_user2/studyer/user_score1_i_339__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.991 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.339    17.330    model3_user2/studyer/user_score1_i_338__0_n_1
    SLICE_X2Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    18.114 r  model3_user2/studyer/user_score1_i_330__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    model3_user2/studyer/user_score1_i_330__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.231 r  model3_user2/studyer/user_score1_i_325__0/CO[3]
                         net (fo=1, routed)           0.000    18.231    model3_user2/studyer/user_score1_i_325__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.348 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.348    model3_user2/studyer/user_score1_i_321__0_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.577 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.156    19.733    model3_user2/studyer/user_score1_i_320__0_n_1
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.310    20.043 r  model3_user2/studyer/user_score1_i_337__0/O
                         net (fo=1, routed)           0.000    20.043    model3_user2/studyer/user_score1_i_337__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  model3_user2/studyer/user_score1_i_312__0/CO[3]
                         net (fo=1, routed)           0.000    20.593    model3_user2/studyer/user_score1_i_312__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.707 r  model3_user2/studyer/user_score1_i_307__0/CO[3]
                         net (fo=1, routed)           0.000    20.707    model3_user2/studyer/user_score1_i_307__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.821 r  model3_user2/studyer/user_score1_i_303__0/CO[3]
                         net (fo=1, routed)           0.000    20.821    model3_user2/studyer/user_score1_i_303__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.049 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          0.977    22.026    model3_user2/studyer/user_score1_i_302__0_n_1
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.313    22.339 r  model3_user2/studyer/user_score1_i_319__0/O
                         net (fo=1, routed)           0.000    22.339    model3_user2/studyer/user_score1_i_319__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.889 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    22.889    model3_user2/studyer/user_score1_i_294__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.003 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    23.003    model3_user2/studyer/user_score1_i_289__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    23.117    model3_user2/studyer/user_score1_i_285__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.345 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.319    24.665    model3_user2/studyer/user_score1_i_284__0_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.313    24.978 r  model3_user2/studyer/user_score1_i_293__0/O
                         net (fo=1, routed)           0.000    24.978    model3_user2/studyer/user_score1_i_293__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.510 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    25.510    model3_user2/studyer/user_score1_i_233__0_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.738 r  model3_user2/studyer/user_score1_i_232__0/CO[2]
                         net (fo=16, routed)          1.212    26.950    model3_user2/studyer/user_score1_i_232__0_n_1
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.313    27.263 r  model3_user2/studyer/user_score1_i_247__0/O
                         net (fo=1, routed)           0.000    27.263    model3_user2/studyer/user_score1_i_247__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.664 r  model3_user2/studyer/user_score1_i_162__0/CO[3]
                         net (fo=1, routed)           0.000    27.664    model3_user2/studyer/user_score1_i_162__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  model3_user2/studyer/user_score1_i_157__0/CO[3]
                         net (fo=1, routed)           0.000    27.778    model3_user2/studyer/user_score1_i_157__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  model3_user2/studyer/user_score1_i_153__0/CO[3]
                         net (fo=1, routed)           0.000    27.892    model3_user2/studyer/user_score1_i_153__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.120 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          0.996    29.116    model3_user2/studyer/user_score1_i_152__0_n_1
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.313    29.429 r  model3_user2/studyer/user_score1_i_165__0/O
                         net (fo=1, routed)           0.000    29.429    model3_user2/studyer/user_score1_i_165__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.962 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    29.962    model3_user2/studyer/user_score1_i_79__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.079 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    30.079    model3_user2/studyer/user_score1_i_75__0_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.308 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.494    31.802    model3_user2/studyer/user_score1_i_74__0_n_1
    SLICE_X3Y93          LUT3 (Prop_lut3_I0_O)        0.310    32.112 r  model3_user2/studyer/user_score1_i_225__0/O
                         net (fo=1, routed)           0.000    32.112    model3_user2/studyer/user_score1_i_225__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.513 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    32.513    model3_user2/studyer/user_score1_i_141__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.627 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    32.627    model3_user2/studyer/user_score1_i_69__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.741 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    32.741    model3_user2/studyer/user_score1_i_21__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.969 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.434    34.402    model3_user2/studyer/user_score1_i_20__0_n_1
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.313    34.715 r  model3_user2/studyer/user_score1_i_224__0/O
                         net (fo=1, routed)           0.000    34.715    model3_user2/studyer/user_score1_i_224__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.248 r  model3_user2/studyer/user_score1_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    35.248    model3_user2/studyer/user_score1_i_140__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.365 r  model3_user2/studyer/user_score1_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    35.365    model3_user2/studyer/user_score1_i_68__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.482 r  model3_user2/studyer/user_score1_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    35.482    model3_user2/studyer/user_score1_i_19__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.711 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.184    36.895    model3_user2/studyer/A[11]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.310    37.205 r  model3_user2/studyer/user_score1_i_252__0/O
                         net (fo=1, routed)           0.000    37.205    model3_user2/studyer/user_score1_i_252__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.755 r  model3_user2/studyer/user_score1_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    37.755    model3_user2/studyer/user_score1_i_167__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.869 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    37.869    model3_user2/studyer/user_score1_i_85__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.983 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    37.983    model3_user2/studyer/user_score1_i_25__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.211 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.378    39.590    model3_user2/studyer/A[10]
    SLICE_X4Y89          LUT3 (Prop_lut3_I0_O)        0.313    39.903 r  model3_user2/studyer/user_score1_i_255__0/O
                         net (fo=1, routed)           0.000    39.903    model3_user2/studyer/user_score1_i_255__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.453 r  model3_user2/studyer/user_score1_i_172__0/CO[3]
                         net (fo=1, routed)           0.000    40.453    model3_user2/studyer/user_score1_i_172__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.567 r  model3_user2/studyer/user_score1_i_90__0/CO[3]
                         net (fo=1, routed)           0.000    40.567    model3_user2/studyer/user_score1_i_90__0_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.681 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    40.681    model3_user2/studyer/user_score1_i_29__0_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.909 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.048    41.957    model3_user2/studyer/A[9]
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.313    42.270 r  model3_user2/studyer/user_score1_i_256__0/O
                         net (fo=1, routed)           0.000    42.270    model3_user2/studyer/user_score1_i_256__0_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.671 r  model3_user2/studyer/user_score1_i_177__0/CO[3]
                         net (fo=1, routed)           0.000    42.671    model3_user2/studyer/user_score1_i_177__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    42.785    model3_user2/studyer/user_score1_i_95__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    42.899    model3_user2/studyer/user_score1_i_33__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.127 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.097    44.224    model3_user2/studyer/A[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.313    44.537 r  model3_user2/studyer/user_score1_i_104__0/O
                         net (fo=1, routed)           0.000    44.537    model3_user2/studyer/user_score1_i_104__0_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.050 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    45.050    model3_user2/studyer/user_score1_i_37__0_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    45.302 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.236    46.538    model3_user2/studyer/A[7]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.310    46.848 r  model3_user2/studyer/user_score1_i_262__0/O
                         net (fo=1, routed)           0.000    46.848    model3_user2/studyer/user_score1_i_262__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.249 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    47.249    model3_user2/studyer/user_score1_i_187__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    47.363    model3_user2/studyer/user_score1_i_105__0_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    47.477    model3_user2/studyer/user_score1_i_41__0_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.727 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.564    49.291    model3_user2/studyer/A[6]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.313    49.604 r  model3_user2/studyer/user_score1_i_267__0/O
                         net (fo=1, routed)           0.000    49.604    model3_user2/studyer/user_score1_i_267__0_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.137 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    50.137    model3_user2/studyer/user_score1_i_192__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.254 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    50.254    model3_user2/studyer/user_score1_i_110__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.371 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    50.371    model3_user2/studyer/user_score1_i_45__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.623 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.521    52.144    model3_user2/studyer/A[5]
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.310    52.454 r  model3_user2/studyer/user_score1_i_200__0/O
                         net (fo=1, routed)           0.000    52.454    model3_user2/studyer/user_score1_i_200__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.987 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    52.987    model3_user2/studyer/user_score1_i_115__0_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.104 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    53.104    model3_user2/studyer/user_score1_i_49__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.356 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.400    54.756    model3_user2/studyer/A[4]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.310    55.066 r  model3_user2/studyer/user_score1_i_271__0/O
                         net (fo=1, routed)           0.000    55.066    model3_user2/studyer/user_score1_i_271__0_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.467 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.000    55.467    model3_user2/studyer/user_score1_i_202__0_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    55.581    model3_user2/studyer/user_score1_i_120__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    55.695    model3_user2/studyer/user_score1_i_53__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.945 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.664    57.609    model3_user2/studyer/A[3]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.313    57.922 r  model3_user2/studyer/user_score1_i_276__0/O
                         net (fo=1, routed)           0.000    57.922    model3_user2/studyer/user_score1_i_276__0_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.472 r  model3_user2/studyer/user_score1_i_207__0/CO[3]
                         net (fo=1, routed)           0.000    58.472    model3_user2/studyer/user_score1_i_207__0_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.586 r  model3_user2/studyer/user_score1_i_125__0/CO[3]
                         net (fo=1, routed)           0.000    58.586    model3_user2/studyer/user_score1_i_125__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.700 r  model3_user2/studyer/user_score1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    58.700    model3_user2/studyer/user_score1_i_57__0_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.950 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.241    60.192    model3_user2/studyer/A[2]
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.313    60.505 r  model3_user2/studyer/user_score1_i_278__0/O
                         net (fo=1, routed)           0.000    60.505    model3_user2/studyer/user_score1_i_278__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.903 r  model3_user2/studyer/user_score1_i_212__0/CO[3]
                         net (fo=1, routed)           0.000    60.903    model3_user2/studyer/user_score1_i_212__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.017 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    61.017    model3_user2/studyer/user_score1_i_130__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.131 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    61.131    model3_user2/studyer/user_score1_i_61__0_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.381 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          1.558    62.939    model3_user2/studyer/A[1]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.313    63.252 r  model3_user2/studyer/user_score1_i_281__0/O
                         net (fo=1, routed)           0.000    63.252    model3_user2/studyer/user_score1_i_281__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.650 r  model3_user2/studyer/user_score1_i_217__0/CO[3]
                         net (fo=1, routed)           0.000    63.650    model3_user2/studyer/user_score1_i_217__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.764 r  model3_user2/studyer/user_score1_i_135__0/CO[3]
                         net (fo=1, routed)           0.000    63.764    model3_user2/studyer/user_score1_i_135__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.878 r  model3_user2/studyer/user_score1_i_65__0/CO[3]
                         net (fo=1, routed)           0.000    63.878    model3_user2/studyer/user_score1_i_65__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.056 r  model3_user2/studyer/user_score1_i_18__0/CO[1]
                         net (fo=2, routed)           0.842    64.898    model3_user2/studyer/A[0]
    DSP48_X0Y34          DSP48E1                                      r  model3_user2/studyer/user_score1/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score1/A[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.078ns  (logic 31.341ns (48.911%)  route 32.737ns (51.089%))
  Logic Levels:           104  (CARRY4=80 DSP48E1=1 LUT2=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.619     5.628    model3_user1/studyer/user_score1_n_82
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.752 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.752    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.284 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.284    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.398 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.398    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.512 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.512    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.669 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.329     7.998    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.329     8.327 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     8.327    model3_user1/studyer/user_score1_i_427_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.877 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.877    model3_user1/studyer/user_score1_i_402_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.991 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.991    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     9.105    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.333 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.664    10.997    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X46Y77         LUT3 (Prop_lut3_I0_O)        0.313    11.310 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    11.310    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.843 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.843    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.960 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.960    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    12.077    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.306 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.842    14.148    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    14.458 r  model3_user1/studyer/user_score1_i_377/O
                         net (fo=1, routed)           0.000    14.458    model3_user1/studyer/user_score1_i_377_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.028 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.212    16.240    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.553 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    16.553    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.954 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.954    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.182 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.372    18.555    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    18.868 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    18.868    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.269 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.269    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.383    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.497    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.725 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.199    20.924    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.313    21.237 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.237    model3_user1/studyer/user_score1_i_337_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.787 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.787    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.901 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.901    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.015 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    22.015    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.243 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.158    23.400    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    23.713 r  model3_user1/studyer/user_score1_i_316/O
                         net (fo=1, routed)           0.000    23.713    model3_user1/studyer/user_score1_i_316_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.226 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.226    model3_user1/studyer/user_score1_i_289_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.343 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.343    model3_user1/studyer/user_score1_i_285_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.572 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.199    25.771    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.310    26.081 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    26.081    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.631 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.631    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.745    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.087 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.452    28.539    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.313    28.852 r  model3_user1/studyer/user_score1_i_238/O
                         net (fo=1, routed)           0.000    28.852    model3_user1/studyer/user_score1_i_238_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.253 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.253    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.481 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.497    30.978    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.313    31.291 r  model3_user1/studyer/user_score1_i_231/O
                         net (fo=1, routed)           0.000    31.291    model3_user1/studyer/user_score1_i_231_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.824 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.824    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.941 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.941    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.058    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.287 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.661    33.948    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.310    34.258 r  model3_user1/studyer/user_score1_i_149/O
                         net (fo=1, routed)           0.000    34.258    model3_user1/studyer/user_score1_i_149_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.808 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.808    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.922    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.150 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.246    36.396    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X49Y91         LUT3 (Prop_lut3_I0_O)        0.313    36.709 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    36.709    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.110 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    37.110    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.224 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    37.224    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.338 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.338    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.566 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.248    38.814    model3_user1/studyer/A[11]
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.313    39.127 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    39.127    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.528 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.528    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.642 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.642    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.756 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.756    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.984 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.903    41.887    model3_user1/studyer/A[10]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.313    42.200 r  model3_user1/studyer/user_score1_i_255/O
                         net (fo=1, routed)           0.000    42.200    model3_user1/studyer/user_score1_i_255_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.750 r  model3_user1/studyer/user_score1_i_172/CO[3]
                         net (fo=1, routed)           0.000    42.750    model3_user1/studyer/user_score1_i_172_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.864 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.864    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.978 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.978    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.206 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.062    44.268    model3_user1/studyer/A[9]
    SLICE_X49Y81         LUT3 (Prop_lut3_I0_O)        0.313    44.581 r  model3_user1/studyer/user_score1_i_258/O
                         net (fo=1, routed)           0.000    44.581    model3_user1/studyer/user_score1_i_258_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.131 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    45.131    model3_user1/studyer/user_score1_i_177_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.245 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    45.245    model3_user1/studyer/user_score1_i_95_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.359 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.359    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.587 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.482    47.069    model3_user1/studyer/A[8]
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.313    47.382 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.382    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.915 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.915    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.032 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    48.032    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.149 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.149    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    48.401 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.218    49.619    model3_user1/studyer/A[7]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.310    49.929 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.929    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.330 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.330    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.444 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.444    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.558    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.808 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.250    52.058    model3_user1/studyer/A[6]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.313    52.371 r  model3_user1/studyer/user_score1_i_193/O
                         net (fo=1, routed)           0.000    52.371    model3_user1/studyer/user_score1_i_193_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.772 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.772    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.886 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.886    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.136 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.285    54.421    model3_user1/studyer/A[5]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.313    54.734 r  model3_user1/studyer/user_score1_i_270/O
                         net (fo=1, routed)           0.000    54.734    model3_user1/studyer/user_score1_i_270_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.284 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.284    model3_user1/studyer/user_score1_i_197_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.398    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.512    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.762 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.457    57.219    model3_user1/studyer/A[4]
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.313    57.532 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.532    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.082 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.082    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.196 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.196    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.310 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.319    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.569 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.348    59.917    model3_user1/studyer/A[3]
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.313    60.230 r  model3_user1/studyer/user_score1_i_127/O
                         net (fo=1, routed)           0.000    60.230    model3_user1/studyer/user_score1_i_127_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.628 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.628    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.878 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.105    61.983    model3_user1/studyer/A[2]
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.313    62.296 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    62.296    model3_user1/studyer/user_score1_i_277_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.672 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    62.672    model3_user1/studyer/user_score1_i_212_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.789 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.789    model3_user1/studyer/user_score1_i_130_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.906 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.906    model3_user1/studyer/user_score1_i_61_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.158 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          0.920    64.078    model3_user1/studyer/A[1]
    DSP48_X1Y30          DSP48E1                                      r  model3_user1/studyer/user_score1/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user2/studyer/user_score_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.056ns  (logic 33.268ns (51.936%)  route 30.788ns (48.064%))
  Logic Levels:           114  (CARRY4=90 DSP48E1=1 LUT2=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  model3_user2/studyer/user_score1/CLK
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user2/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.037     5.046    model3_user2/studyer/user_score1_n_82
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.124     5.170 r  model3_user2/studyer/user_score1_i_452__0/O
                         net (fo=1, routed)           0.000     5.170    model3_user2/studyer/user_score1_i_452__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.702 r  model3_user2/studyer/user_score1_i_420__0/CO[3]
                         net (fo=1, routed)           0.000     5.702    model3_user2/studyer/user_score1_i_420__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.816 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    model3_user2/studyer/user_score1_i_415__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     5.930    model3_user2/studyer/user_score1_i_411__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.087 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.095     7.183    model3_user2/studyer/user_score1_i_410__0_n_2
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.329     7.512 r  model3_user2/studyer/user_score1_i_425__0/O
                         net (fo=1, routed)           0.000     7.512    model3_user2/studyer/user_score1_i_425__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.888 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     7.888    model3_user2/studyer/user_score1_i_402__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.005 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.005    model3_user2/studyer/user_score1_i_397__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.122    model3_user2/studyer/user_score1_i_393__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.351 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.075     9.425    model3_user2/studyer/user_score1_i_392__0_n_1
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.310     9.735 r  model3_user2/studyer/user_score1_i_409__0/O
                         net (fo=1, routed)           0.000     9.735    model3_user2/studyer/user_score1_i_409__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  model3_user2/studyer/user_score1_i_384__0/CO[3]
                         net (fo=1, routed)           0.000    10.285    model3_user2/studyer/user_score1_i_384__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  model3_user2/studyer/user_score1_i_379__0/CO[3]
                         net (fo=1, routed)           0.000    10.399    model3_user2/studyer/user_score1_i_379__0_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    model3_user2/studyer/user_score1_i_375__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.741 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.529    12.270    model3_user2/studyer/user_score1_i_374__0_n_1
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.313    12.583 r  model3_user2/studyer/user_score1_i_391__0/O
                         net (fo=1, routed)           0.000    12.583    model3_user2/studyer/user_score1_i_391__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.133 r  model3_user2/studyer/user_score1_i_366__0/CO[3]
                         net (fo=1, routed)           0.000    13.133    model3_user2/studyer/user_score1_i_366__0_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.247    model3_user2/studyer/user_score1_i_361__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    13.361    model3_user2/studyer/user_score1_i_357__0_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.589 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.232    14.821    model3_user2/studyer/user_score1_i_356__0_n_1
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.313    15.134 r  model3_user2/studyer/user_score1_i_371__0/O
                         net (fo=1, routed)           0.000    15.134    model3_user2/studyer/user_score1_i_371__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.535 r  model3_user2/studyer/user_score1_i_348__0/CO[3]
                         net (fo=1, routed)           0.000    15.535    model3_user2/studyer/user_score1_i_348__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  model3_user2/studyer/user_score1_i_343__0/CO[3]
                         net (fo=1, routed)           0.000    15.649    model3_user2/studyer/user_score1_i_343__0_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.763 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    15.763    model3_user2/studyer/user_score1_i_339__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.991 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.339    17.330    model3_user2/studyer/user_score1_i_338__0_n_1
    SLICE_X2Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    18.114 r  model3_user2/studyer/user_score1_i_330__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    model3_user2/studyer/user_score1_i_330__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.231 r  model3_user2/studyer/user_score1_i_325__0/CO[3]
                         net (fo=1, routed)           0.000    18.231    model3_user2/studyer/user_score1_i_325__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.348 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.348    model3_user2/studyer/user_score1_i_321__0_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.577 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.156    19.733    model3_user2/studyer/user_score1_i_320__0_n_1
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.310    20.043 r  model3_user2/studyer/user_score1_i_337__0/O
                         net (fo=1, routed)           0.000    20.043    model3_user2/studyer/user_score1_i_337__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  model3_user2/studyer/user_score1_i_312__0/CO[3]
                         net (fo=1, routed)           0.000    20.593    model3_user2/studyer/user_score1_i_312__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.707 r  model3_user2/studyer/user_score1_i_307__0/CO[3]
                         net (fo=1, routed)           0.000    20.707    model3_user2/studyer/user_score1_i_307__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.821 r  model3_user2/studyer/user_score1_i_303__0/CO[3]
                         net (fo=1, routed)           0.000    20.821    model3_user2/studyer/user_score1_i_303__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.049 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          0.977    22.026    model3_user2/studyer/user_score1_i_302__0_n_1
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.313    22.339 r  model3_user2/studyer/user_score1_i_319__0/O
                         net (fo=1, routed)           0.000    22.339    model3_user2/studyer/user_score1_i_319__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.889 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    22.889    model3_user2/studyer/user_score1_i_294__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.003 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    23.003    model3_user2/studyer/user_score1_i_289__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    23.117    model3_user2/studyer/user_score1_i_285__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.345 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.319    24.665    model3_user2/studyer/user_score1_i_284__0_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.313    24.978 r  model3_user2/studyer/user_score1_i_293__0/O
                         net (fo=1, routed)           0.000    24.978    model3_user2/studyer/user_score1_i_293__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.510 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    25.510    model3_user2/studyer/user_score1_i_233__0_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.738 r  model3_user2/studyer/user_score1_i_232__0/CO[2]
                         net (fo=16, routed)          1.212    26.950    model3_user2/studyer/user_score1_i_232__0_n_1
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.313    27.263 r  model3_user2/studyer/user_score1_i_247__0/O
                         net (fo=1, routed)           0.000    27.263    model3_user2/studyer/user_score1_i_247__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.664 r  model3_user2/studyer/user_score1_i_162__0/CO[3]
                         net (fo=1, routed)           0.000    27.664    model3_user2/studyer/user_score1_i_162__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  model3_user2/studyer/user_score1_i_157__0/CO[3]
                         net (fo=1, routed)           0.000    27.778    model3_user2/studyer/user_score1_i_157__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  model3_user2/studyer/user_score1_i_153__0/CO[3]
                         net (fo=1, routed)           0.000    27.892    model3_user2/studyer/user_score1_i_153__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.120 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          0.996    29.116    model3_user2/studyer/user_score1_i_152__0_n_1
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.313    29.429 r  model3_user2/studyer/user_score1_i_165__0/O
                         net (fo=1, routed)           0.000    29.429    model3_user2/studyer/user_score1_i_165__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.962 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    29.962    model3_user2/studyer/user_score1_i_79__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.079 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    30.079    model3_user2/studyer/user_score1_i_75__0_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.308 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.494    31.802    model3_user2/studyer/user_score1_i_74__0_n_1
    SLICE_X3Y93          LUT3 (Prop_lut3_I0_O)        0.310    32.112 r  model3_user2/studyer/user_score1_i_225__0/O
                         net (fo=1, routed)           0.000    32.112    model3_user2/studyer/user_score1_i_225__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.513 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    32.513    model3_user2/studyer/user_score1_i_141__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.627 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    32.627    model3_user2/studyer/user_score1_i_69__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.741 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    32.741    model3_user2/studyer/user_score1_i_21__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.969 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.434    34.402    model3_user2/studyer/user_score1_i_20__0_n_1
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.313    34.715 r  model3_user2/studyer/user_score1_i_224__0/O
                         net (fo=1, routed)           0.000    34.715    model3_user2/studyer/user_score1_i_224__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.248 r  model3_user2/studyer/user_score1_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    35.248    model3_user2/studyer/user_score1_i_140__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.365 r  model3_user2/studyer/user_score1_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    35.365    model3_user2/studyer/user_score1_i_68__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.482 r  model3_user2/studyer/user_score1_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    35.482    model3_user2/studyer/user_score1_i_19__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.711 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.184    36.895    model3_user2/studyer/A[11]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.310    37.205 r  model3_user2/studyer/user_score1_i_252__0/O
                         net (fo=1, routed)           0.000    37.205    model3_user2/studyer/user_score1_i_252__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.755 r  model3_user2/studyer/user_score1_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    37.755    model3_user2/studyer/user_score1_i_167__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.869 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    37.869    model3_user2/studyer/user_score1_i_85__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.983 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    37.983    model3_user2/studyer/user_score1_i_25__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.211 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.378    39.590    model3_user2/studyer/A[10]
    SLICE_X4Y89          LUT3 (Prop_lut3_I0_O)        0.313    39.903 r  model3_user2/studyer/user_score1_i_255__0/O
                         net (fo=1, routed)           0.000    39.903    model3_user2/studyer/user_score1_i_255__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.453 r  model3_user2/studyer/user_score1_i_172__0/CO[3]
                         net (fo=1, routed)           0.000    40.453    model3_user2/studyer/user_score1_i_172__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.567 r  model3_user2/studyer/user_score1_i_90__0/CO[3]
                         net (fo=1, routed)           0.000    40.567    model3_user2/studyer/user_score1_i_90__0_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.681 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    40.681    model3_user2/studyer/user_score1_i_29__0_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.909 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.048    41.957    model3_user2/studyer/A[9]
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.313    42.270 r  model3_user2/studyer/user_score1_i_256__0/O
                         net (fo=1, routed)           0.000    42.270    model3_user2/studyer/user_score1_i_256__0_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.671 r  model3_user2/studyer/user_score1_i_177__0/CO[3]
                         net (fo=1, routed)           0.000    42.671    model3_user2/studyer/user_score1_i_177__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    42.785    model3_user2/studyer/user_score1_i_95__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    42.899    model3_user2/studyer/user_score1_i_33__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.127 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.097    44.224    model3_user2/studyer/A[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.313    44.537 r  model3_user2/studyer/user_score1_i_104__0/O
                         net (fo=1, routed)           0.000    44.537    model3_user2/studyer/user_score1_i_104__0_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.050 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    45.050    model3_user2/studyer/user_score1_i_37__0_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    45.302 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.236    46.538    model3_user2/studyer/A[7]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.310    46.848 r  model3_user2/studyer/user_score1_i_262__0/O
                         net (fo=1, routed)           0.000    46.848    model3_user2/studyer/user_score1_i_262__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.249 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    47.249    model3_user2/studyer/user_score1_i_187__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    47.363    model3_user2/studyer/user_score1_i_105__0_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    47.477    model3_user2/studyer/user_score1_i_41__0_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.727 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.564    49.291    model3_user2/studyer/A[6]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.313    49.604 r  model3_user2/studyer/user_score1_i_267__0/O
                         net (fo=1, routed)           0.000    49.604    model3_user2/studyer/user_score1_i_267__0_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.137 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    50.137    model3_user2/studyer/user_score1_i_192__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.254 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    50.254    model3_user2/studyer/user_score1_i_110__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.371 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    50.371    model3_user2/studyer/user_score1_i_45__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.623 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.521    52.144    model3_user2/studyer/A[5]
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.310    52.454 r  model3_user2/studyer/user_score1_i_200__0/O
                         net (fo=1, routed)           0.000    52.454    model3_user2/studyer/user_score1_i_200__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.987 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    52.987    model3_user2/studyer/user_score1_i_115__0_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.104 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    53.104    model3_user2/studyer/user_score1_i_49__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.356 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.400    54.756    model3_user2/studyer/A[4]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.310    55.066 r  model3_user2/studyer/user_score1_i_271__0/O
                         net (fo=1, routed)           0.000    55.066    model3_user2/studyer/user_score1_i_271__0_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.467 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.000    55.467    model3_user2/studyer/user_score1_i_202__0_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    55.581    model3_user2/studyer/user_score1_i_120__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    55.695    model3_user2/studyer/user_score1_i_53__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.945 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.664    57.609    model3_user2/studyer/A[3]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.313    57.922 r  model3_user2/studyer/user_score1_i_276__0/O
                         net (fo=1, routed)           0.000    57.922    model3_user2/studyer/user_score1_i_276__0_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.472 r  model3_user2/studyer/user_score1_i_207__0/CO[3]
                         net (fo=1, routed)           0.000    58.472    model3_user2/studyer/user_score1_i_207__0_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.586 r  model3_user2/studyer/user_score1_i_125__0/CO[3]
                         net (fo=1, routed)           0.000    58.586    model3_user2/studyer/user_score1_i_125__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.700 r  model3_user2/studyer/user_score1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    58.700    model3_user2/studyer/user_score1_i_57__0_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.950 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.241    60.192    model3_user2/studyer/A[2]
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.313    60.505 r  model3_user2/studyer/user_score1_i_278__0/O
                         net (fo=1, routed)           0.000    60.505    model3_user2/studyer/user_score1_i_278__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.903 r  model3_user2/studyer/user_score1_i_212__0/CO[3]
                         net (fo=1, routed)           0.000    60.903    model3_user2/studyer/user_score1_i_212__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.017 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    61.017    model3_user2/studyer/user_score1_i_130__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.131 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    61.131    model3_user2/studyer/user_score1_i_61__0_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.381 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          1.558    62.939    model3_user2/studyer/A[1]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.313    63.252 r  model3_user2/studyer/user_score1_i_281__0/O
                         net (fo=1, routed)           0.000    63.252    model3_user2/studyer/user_score1_i_281__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.650 r  model3_user2/studyer/user_score1_i_217__0/CO[3]
                         net (fo=1, routed)           0.000    63.650    model3_user2/studyer/user_score1_i_217__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.764 r  model3_user2/studyer/user_score1_i_135__0/CO[3]
                         net (fo=1, routed)           0.000    63.764    model3_user2/studyer/user_score1_i_135__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.878 r  model3_user2/studyer/user_score1_i_65__0/CO[3]
                         net (fo=1, routed)           0.000    63.878    model3_user2/studyer/user_score1_i_65__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.056 r  model3_user2/studyer/user_score1_i_18__0/CO[1]
                         net (fo=2, routed)           0.000    64.056    model3_user2/studyer/A[0]
    SLICE_X3Y88          FDRE                                         r  model3_user2/studyer/user_score_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.158ns  (logic 31.341ns (49.623%)  route 31.817ns (50.377%))
  Logic Levels:           104  (CARRY4=80 DSP48E1=1 LUT2=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.619     5.628    model3_user1/studyer/user_score1_n_82
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.752 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.752    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.284 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.284    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.398 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.398    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.512 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.512    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.669 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.329     7.998    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.329     8.327 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     8.327    model3_user1/studyer/user_score1_i_427_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.877 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.877    model3_user1/studyer/user_score1_i_402_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.991 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.991    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     9.105    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.333 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.664    10.997    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X46Y77         LUT3 (Prop_lut3_I0_O)        0.313    11.310 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    11.310    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.843 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.843    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.960 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.960    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    12.077    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.306 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.842    14.148    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    14.458 r  model3_user1/studyer/user_score1_i_377/O
                         net (fo=1, routed)           0.000    14.458    model3_user1/studyer/user_score1_i_377_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.028 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.212    16.240    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.553 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    16.553    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.954 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.954    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.182 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.372    18.555    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    18.868 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    18.868    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.269 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.269    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.383    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.497    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.725 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.199    20.924    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.313    21.237 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.237    model3_user1/studyer/user_score1_i_337_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.787 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.787    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.901 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.901    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.015 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    22.015    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.243 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.158    23.400    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    23.713 r  model3_user1/studyer/user_score1_i_316/O
                         net (fo=1, routed)           0.000    23.713    model3_user1/studyer/user_score1_i_316_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.226 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.226    model3_user1/studyer/user_score1_i_289_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.343 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.343    model3_user1/studyer/user_score1_i_285_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.572 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.199    25.771    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.310    26.081 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    26.081    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.631 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.631    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.745    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.087 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.452    28.539    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.313    28.852 r  model3_user1/studyer/user_score1_i_238/O
                         net (fo=1, routed)           0.000    28.852    model3_user1/studyer/user_score1_i_238_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.253 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.253    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.481 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.497    30.978    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.313    31.291 r  model3_user1/studyer/user_score1_i_231/O
                         net (fo=1, routed)           0.000    31.291    model3_user1/studyer/user_score1_i_231_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.824 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.824    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.941 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.941    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.058    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.287 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.661    33.948    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.310    34.258 r  model3_user1/studyer/user_score1_i_149/O
                         net (fo=1, routed)           0.000    34.258    model3_user1/studyer/user_score1_i_149_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.808 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.808    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.922    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.150 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.246    36.396    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X49Y91         LUT3 (Prop_lut3_I0_O)        0.313    36.709 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    36.709    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.110 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    37.110    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.224 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    37.224    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.338 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.338    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.566 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.248    38.814    model3_user1/studyer/A[11]
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.313    39.127 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    39.127    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.528 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.528    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.642 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.642    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.756 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.756    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.984 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.903    41.887    model3_user1/studyer/A[10]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.313    42.200 r  model3_user1/studyer/user_score1_i_255/O
                         net (fo=1, routed)           0.000    42.200    model3_user1/studyer/user_score1_i_255_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.750 r  model3_user1/studyer/user_score1_i_172/CO[3]
                         net (fo=1, routed)           0.000    42.750    model3_user1/studyer/user_score1_i_172_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.864 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.864    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.978 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.978    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.206 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.062    44.268    model3_user1/studyer/A[9]
    SLICE_X49Y81         LUT3 (Prop_lut3_I0_O)        0.313    44.581 r  model3_user1/studyer/user_score1_i_258/O
                         net (fo=1, routed)           0.000    44.581    model3_user1/studyer/user_score1_i_258_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.131 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    45.131    model3_user1/studyer/user_score1_i_177_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.245 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    45.245    model3_user1/studyer/user_score1_i_95_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.359 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.359    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.587 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.482    47.069    model3_user1/studyer/A[8]
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.313    47.382 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.382    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.915 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.915    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.032 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    48.032    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.149 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.149    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    48.401 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.218    49.619    model3_user1/studyer/A[7]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.310    49.929 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.929    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.330 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.330    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.444 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.444    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.558    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.808 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.250    52.058    model3_user1/studyer/A[6]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.313    52.371 r  model3_user1/studyer/user_score1_i_193/O
                         net (fo=1, routed)           0.000    52.371    model3_user1/studyer/user_score1_i_193_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.772 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.772    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.886 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.886    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.136 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.285    54.421    model3_user1/studyer/A[5]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.313    54.734 r  model3_user1/studyer/user_score1_i_270/O
                         net (fo=1, routed)           0.000    54.734    model3_user1/studyer/user_score1_i_270_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.284 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.284    model3_user1/studyer/user_score1_i_197_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.398    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.512    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.762 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.457    57.219    model3_user1/studyer/A[4]
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.313    57.532 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.532    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.082 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.082    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.196 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.196    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.310 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.319    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.569 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.348    59.917    model3_user1/studyer/A[3]
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.313    60.230 r  model3_user1/studyer/user_score1_i_127/O
                         net (fo=1, routed)           0.000    60.230    model3_user1/studyer/user_score1_i_127_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.628 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.628    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.878 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.105    61.983    model3_user1/studyer/A[2]
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.313    62.296 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    62.296    model3_user1/studyer/user_score1_i_277_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.672 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    62.672    model3_user1/studyer/user_score1_i_212_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.789 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    62.789    model3_user1/studyer/user_score1_i_130_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.906 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    62.906    model3_user1/studyer/user_score1_i_61_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    63.158 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          0.000    63.158    model3_user1/studyer/A[1]
    SLICE_X50Y78         FDRE                                         r  model3_user1/studyer/user_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user2/studyer/user_score1/A[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.360ns  (logic 32.151ns (51.557%)  route 30.209ns (48.443%))
  Logic Levels:           109  (CARRY4=86 DSP48E1=1 LUT2=1 LUT3=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  model3_user2/studyer/user_score1/CLK
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user2/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.037     5.046    model3_user2/studyer/user_score1_n_82
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.124     5.170 r  model3_user2/studyer/user_score1_i_452__0/O
                         net (fo=1, routed)           0.000     5.170    model3_user2/studyer/user_score1_i_452__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.702 r  model3_user2/studyer/user_score1_i_420__0/CO[3]
                         net (fo=1, routed)           0.000     5.702    model3_user2/studyer/user_score1_i_420__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.816 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    model3_user2/studyer/user_score1_i_415__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     5.930    model3_user2/studyer/user_score1_i_411__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.087 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.095     7.183    model3_user2/studyer/user_score1_i_410__0_n_2
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.329     7.512 r  model3_user2/studyer/user_score1_i_425__0/O
                         net (fo=1, routed)           0.000     7.512    model3_user2/studyer/user_score1_i_425__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.888 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     7.888    model3_user2/studyer/user_score1_i_402__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.005 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.005    model3_user2/studyer/user_score1_i_397__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.122    model3_user2/studyer/user_score1_i_393__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.351 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.075     9.425    model3_user2/studyer/user_score1_i_392__0_n_1
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.310     9.735 r  model3_user2/studyer/user_score1_i_409__0/O
                         net (fo=1, routed)           0.000     9.735    model3_user2/studyer/user_score1_i_409__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  model3_user2/studyer/user_score1_i_384__0/CO[3]
                         net (fo=1, routed)           0.000    10.285    model3_user2/studyer/user_score1_i_384__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  model3_user2/studyer/user_score1_i_379__0/CO[3]
                         net (fo=1, routed)           0.000    10.399    model3_user2/studyer/user_score1_i_379__0_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    model3_user2/studyer/user_score1_i_375__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.741 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.529    12.270    model3_user2/studyer/user_score1_i_374__0_n_1
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.313    12.583 r  model3_user2/studyer/user_score1_i_391__0/O
                         net (fo=1, routed)           0.000    12.583    model3_user2/studyer/user_score1_i_391__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.133 r  model3_user2/studyer/user_score1_i_366__0/CO[3]
                         net (fo=1, routed)           0.000    13.133    model3_user2/studyer/user_score1_i_366__0_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.247    model3_user2/studyer/user_score1_i_361__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    13.361    model3_user2/studyer/user_score1_i_357__0_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.589 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.232    14.821    model3_user2/studyer/user_score1_i_356__0_n_1
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.313    15.134 r  model3_user2/studyer/user_score1_i_371__0/O
                         net (fo=1, routed)           0.000    15.134    model3_user2/studyer/user_score1_i_371__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.535 r  model3_user2/studyer/user_score1_i_348__0/CO[3]
                         net (fo=1, routed)           0.000    15.535    model3_user2/studyer/user_score1_i_348__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  model3_user2/studyer/user_score1_i_343__0/CO[3]
                         net (fo=1, routed)           0.000    15.649    model3_user2/studyer/user_score1_i_343__0_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.763 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    15.763    model3_user2/studyer/user_score1_i_339__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.991 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.339    17.330    model3_user2/studyer/user_score1_i_338__0_n_1
    SLICE_X2Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    18.114 r  model3_user2/studyer/user_score1_i_330__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    model3_user2/studyer/user_score1_i_330__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.231 r  model3_user2/studyer/user_score1_i_325__0/CO[3]
                         net (fo=1, routed)           0.000    18.231    model3_user2/studyer/user_score1_i_325__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.348 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.348    model3_user2/studyer/user_score1_i_321__0_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.577 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.156    19.733    model3_user2/studyer/user_score1_i_320__0_n_1
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.310    20.043 r  model3_user2/studyer/user_score1_i_337__0/O
                         net (fo=1, routed)           0.000    20.043    model3_user2/studyer/user_score1_i_337__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  model3_user2/studyer/user_score1_i_312__0/CO[3]
                         net (fo=1, routed)           0.000    20.593    model3_user2/studyer/user_score1_i_312__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.707 r  model3_user2/studyer/user_score1_i_307__0/CO[3]
                         net (fo=1, routed)           0.000    20.707    model3_user2/studyer/user_score1_i_307__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.821 r  model3_user2/studyer/user_score1_i_303__0/CO[3]
                         net (fo=1, routed)           0.000    20.821    model3_user2/studyer/user_score1_i_303__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.049 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          0.977    22.026    model3_user2/studyer/user_score1_i_302__0_n_1
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.313    22.339 r  model3_user2/studyer/user_score1_i_319__0/O
                         net (fo=1, routed)           0.000    22.339    model3_user2/studyer/user_score1_i_319__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.889 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    22.889    model3_user2/studyer/user_score1_i_294__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.003 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    23.003    model3_user2/studyer/user_score1_i_289__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    23.117    model3_user2/studyer/user_score1_i_285__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.345 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.319    24.665    model3_user2/studyer/user_score1_i_284__0_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.313    24.978 r  model3_user2/studyer/user_score1_i_293__0/O
                         net (fo=1, routed)           0.000    24.978    model3_user2/studyer/user_score1_i_293__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.510 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    25.510    model3_user2/studyer/user_score1_i_233__0_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.738 r  model3_user2/studyer/user_score1_i_232__0/CO[2]
                         net (fo=16, routed)          1.212    26.950    model3_user2/studyer/user_score1_i_232__0_n_1
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.313    27.263 r  model3_user2/studyer/user_score1_i_247__0/O
                         net (fo=1, routed)           0.000    27.263    model3_user2/studyer/user_score1_i_247__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.664 r  model3_user2/studyer/user_score1_i_162__0/CO[3]
                         net (fo=1, routed)           0.000    27.664    model3_user2/studyer/user_score1_i_162__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  model3_user2/studyer/user_score1_i_157__0/CO[3]
                         net (fo=1, routed)           0.000    27.778    model3_user2/studyer/user_score1_i_157__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  model3_user2/studyer/user_score1_i_153__0/CO[3]
                         net (fo=1, routed)           0.000    27.892    model3_user2/studyer/user_score1_i_153__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.120 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          0.996    29.116    model3_user2/studyer/user_score1_i_152__0_n_1
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.313    29.429 r  model3_user2/studyer/user_score1_i_165__0/O
                         net (fo=1, routed)           0.000    29.429    model3_user2/studyer/user_score1_i_165__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.962 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    29.962    model3_user2/studyer/user_score1_i_79__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.079 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    30.079    model3_user2/studyer/user_score1_i_75__0_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.308 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.494    31.802    model3_user2/studyer/user_score1_i_74__0_n_1
    SLICE_X3Y93          LUT3 (Prop_lut3_I0_O)        0.310    32.112 r  model3_user2/studyer/user_score1_i_225__0/O
                         net (fo=1, routed)           0.000    32.112    model3_user2/studyer/user_score1_i_225__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.513 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    32.513    model3_user2/studyer/user_score1_i_141__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.627 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    32.627    model3_user2/studyer/user_score1_i_69__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.741 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    32.741    model3_user2/studyer/user_score1_i_21__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.969 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.434    34.402    model3_user2/studyer/user_score1_i_20__0_n_1
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.313    34.715 r  model3_user2/studyer/user_score1_i_224__0/O
                         net (fo=1, routed)           0.000    34.715    model3_user2/studyer/user_score1_i_224__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.248 r  model3_user2/studyer/user_score1_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    35.248    model3_user2/studyer/user_score1_i_140__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.365 r  model3_user2/studyer/user_score1_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    35.365    model3_user2/studyer/user_score1_i_68__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.482 r  model3_user2/studyer/user_score1_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    35.482    model3_user2/studyer/user_score1_i_19__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.711 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.184    36.895    model3_user2/studyer/A[11]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.310    37.205 r  model3_user2/studyer/user_score1_i_252__0/O
                         net (fo=1, routed)           0.000    37.205    model3_user2/studyer/user_score1_i_252__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.755 r  model3_user2/studyer/user_score1_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    37.755    model3_user2/studyer/user_score1_i_167__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.869 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    37.869    model3_user2/studyer/user_score1_i_85__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.983 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    37.983    model3_user2/studyer/user_score1_i_25__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.211 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.378    39.590    model3_user2/studyer/A[10]
    SLICE_X4Y89          LUT3 (Prop_lut3_I0_O)        0.313    39.903 r  model3_user2/studyer/user_score1_i_255__0/O
                         net (fo=1, routed)           0.000    39.903    model3_user2/studyer/user_score1_i_255__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.453 r  model3_user2/studyer/user_score1_i_172__0/CO[3]
                         net (fo=1, routed)           0.000    40.453    model3_user2/studyer/user_score1_i_172__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.567 r  model3_user2/studyer/user_score1_i_90__0/CO[3]
                         net (fo=1, routed)           0.000    40.567    model3_user2/studyer/user_score1_i_90__0_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.681 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    40.681    model3_user2/studyer/user_score1_i_29__0_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.909 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.048    41.957    model3_user2/studyer/A[9]
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.313    42.270 r  model3_user2/studyer/user_score1_i_256__0/O
                         net (fo=1, routed)           0.000    42.270    model3_user2/studyer/user_score1_i_256__0_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.671 r  model3_user2/studyer/user_score1_i_177__0/CO[3]
                         net (fo=1, routed)           0.000    42.671    model3_user2/studyer/user_score1_i_177__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    42.785    model3_user2/studyer/user_score1_i_95__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    42.899    model3_user2/studyer/user_score1_i_33__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.127 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.097    44.224    model3_user2/studyer/A[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.313    44.537 r  model3_user2/studyer/user_score1_i_104__0/O
                         net (fo=1, routed)           0.000    44.537    model3_user2/studyer/user_score1_i_104__0_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.050 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    45.050    model3_user2/studyer/user_score1_i_37__0_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    45.302 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.236    46.538    model3_user2/studyer/A[7]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.310    46.848 r  model3_user2/studyer/user_score1_i_262__0/O
                         net (fo=1, routed)           0.000    46.848    model3_user2/studyer/user_score1_i_262__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.249 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    47.249    model3_user2/studyer/user_score1_i_187__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    47.363    model3_user2/studyer/user_score1_i_105__0_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    47.477    model3_user2/studyer/user_score1_i_41__0_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.727 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.564    49.291    model3_user2/studyer/A[6]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.313    49.604 r  model3_user2/studyer/user_score1_i_267__0/O
                         net (fo=1, routed)           0.000    49.604    model3_user2/studyer/user_score1_i_267__0_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.137 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    50.137    model3_user2/studyer/user_score1_i_192__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.254 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    50.254    model3_user2/studyer/user_score1_i_110__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.371 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    50.371    model3_user2/studyer/user_score1_i_45__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.623 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.521    52.144    model3_user2/studyer/A[5]
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.310    52.454 r  model3_user2/studyer/user_score1_i_200__0/O
                         net (fo=1, routed)           0.000    52.454    model3_user2/studyer/user_score1_i_200__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.987 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    52.987    model3_user2/studyer/user_score1_i_115__0_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.104 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    53.104    model3_user2/studyer/user_score1_i_49__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.356 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.400    54.756    model3_user2/studyer/A[4]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.310    55.066 r  model3_user2/studyer/user_score1_i_271__0/O
                         net (fo=1, routed)           0.000    55.066    model3_user2/studyer/user_score1_i_271__0_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.467 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.000    55.467    model3_user2/studyer/user_score1_i_202__0_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    55.581    model3_user2/studyer/user_score1_i_120__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    55.695    model3_user2/studyer/user_score1_i_53__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.945 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.664    57.609    model3_user2/studyer/A[3]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.313    57.922 r  model3_user2/studyer/user_score1_i_276__0/O
                         net (fo=1, routed)           0.000    57.922    model3_user2/studyer/user_score1_i_276__0_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.472 r  model3_user2/studyer/user_score1_i_207__0/CO[3]
                         net (fo=1, routed)           0.000    58.472    model3_user2/studyer/user_score1_i_207__0_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.586 r  model3_user2/studyer/user_score1_i_125__0/CO[3]
                         net (fo=1, routed)           0.000    58.586    model3_user2/studyer/user_score1_i_125__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.700 r  model3_user2/studyer/user_score1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    58.700    model3_user2/studyer/user_score1_i_57__0_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.950 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.241    60.192    model3_user2/studyer/A[2]
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.313    60.505 r  model3_user2/studyer/user_score1_i_278__0/O
                         net (fo=1, routed)           0.000    60.505    model3_user2/studyer/user_score1_i_278__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.903 r  model3_user2/studyer/user_score1_i_212__0/CO[3]
                         net (fo=1, routed)           0.000    60.903    model3_user2/studyer/user_score1_i_212__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.017 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    61.017    model3_user2/studyer/user_score1_i_130__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.131 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    61.131    model3_user2/studyer/user_score1_i_61__0_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.381 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          0.979    62.360    model3_user2/studyer/A[1]
    DSP48_X0Y34          DSP48E1                                      r  model3_user2/studyer/user_score1/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score1/A[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.827ns  (logic 30.166ns (48.791%)  route 31.661ns (51.209%))
  Logic Levels:           99  (CARRY4=76 DSP48E1=1 LUT2=1 LUT3=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.619     5.628    model3_user1/studyer/user_score1_n_82
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.752 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.752    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.284 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.284    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.398 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.398    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.512 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.512    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.669 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.329     7.998    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.329     8.327 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     8.327    model3_user1/studyer/user_score1_i_427_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.877 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.877    model3_user1/studyer/user_score1_i_402_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.991 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.991    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     9.105    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.333 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.664    10.997    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X46Y77         LUT3 (Prop_lut3_I0_O)        0.313    11.310 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    11.310    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.843 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.843    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.960 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.960    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    12.077    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.306 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.842    14.148    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    14.458 r  model3_user1/studyer/user_score1_i_377/O
                         net (fo=1, routed)           0.000    14.458    model3_user1/studyer/user_score1_i_377_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.028 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.212    16.240    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.553 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    16.553    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.954 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.954    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.182 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.372    18.555    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    18.868 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    18.868    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.269 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.269    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.383    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.497    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.725 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.199    20.924    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.313    21.237 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.237    model3_user1/studyer/user_score1_i_337_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.787 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.787    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.901 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.901    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.015 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    22.015    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.243 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.158    23.400    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    23.713 r  model3_user1/studyer/user_score1_i_316/O
                         net (fo=1, routed)           0.000    23.713    model3_user1/studyer/user_score1_i_316_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.226 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.226    model3_user1/studyer/user_score1_i_289_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.343 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.343    model3_user1/studyer/user_score1_i_285_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.572 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.199    25.771    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.310    26.081 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    26.081    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.631 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.631    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.745    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.087 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.452    28.539    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.313    28.852 r  model3_user1/studyer/user_score1_i_238/O
                         net (fo=1, routed)           0.000    28.852    model3_user1/studyer/user_score1_i_238_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.253 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.253    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.481 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.497    30.978    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.313    31.291 r  model3_user1/studyer/user_score1_i_231/O
                         net (fo=1, routed)           0.000    31.291    model3_user1/studyer/user_score1_i_231_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.824 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.824    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.941 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.941    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.058    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.287 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.661    33.948    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.310    34.258 r  model3_user1/studyer/user_score1_i_149/O
                         net (fo=1, routed)           0.000    34.258    model3_user1/studyer/user_score1_i_149_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.808 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.808    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.922    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.150 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.246    36.396    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X49Y91         LUT3 (Prop_lut3_I0_O)        0.313    36.709 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    36.709    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.110 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    37.110    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.224 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    37.224    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.338 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.338    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.566 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.248    38.814    model3_user1/studyer/A[11]
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.313    39.127 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    39.127    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.528 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.528    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.642 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.642    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.756 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.756    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.984 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.903    41.887    model3_user1/studyer/A[10]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.313    42.200 r  model3_user1/studyer/user_score1_i_255/O
                         net (fo=1, routed)           0.000    42.200    model3_user1/studyer/user_score1_i_255_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.750 r  model3_user1/studyer/user_score1_i_172/CO[3]
                         net (fo=1, routed)           0.000    42.750    model3_user1/studyer/user_score1_i_172_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.864 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.864    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.978 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.978    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.206 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.062    44.268    model3_user1/studyer/A[9]
    SLICE_X49Y81         LUT3 (Prop_lut3_I0_O)        0.313    44.581 r  model3_user1/studyer/user_score1_i_258/O
                         net (fo=1, routed)           0.000    44.581    model3_user1/studyer/user_score1_i_258_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.131 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    45.131    model3_user1/studyer/user_score1_i_177_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.245 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    45.245    model3_user1/studyer/user_score1_i_95_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.359 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.359    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.587 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.482    47.069    model3_user1/studyer/A[8]
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.313    47.382 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.382    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.915 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.915    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.032 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    48.032    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.149 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.149    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    48.401 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.218    49.619    model3_user1/studyer/A[7]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.310    49.929 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.929    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.330 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.330    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.444 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.444    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.558    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.808 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.250    52.058    model3_user1/studyer/A[6]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.313    52.371 r  model3_user1/studyer/user_score1_i_193/O
                         net (fo=1, routed)           0.000    52.371    model3_user1/studyer/user_score1_i_193_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.772 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.772    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.886 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.886    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.136 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.285    54.421    model3_user1/studyer/A[5]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.313    54.734 r  model3_user1/studyer/user_score1_i_270/O
                         net (fo=1, routed)           0.000    54.734    model3_user1/studyer/user_score1_i_270_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.284 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.284    model3_user1/studyer/user_score1_i_197_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.398    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.512    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.762 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.457    57.219    model3_user1/studyer/A[4]
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.313    57.532 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.532    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.082 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.082    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.196 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.196    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.310 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.319    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.569 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.348    59.917    model3_user1/studyer/A[3]
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.313    60.230 r  model3_user1/studyer/user_score1_i_127/O
                         net (fo=1, routed)           0.000    60.230    model3_user1/studyer/user_score1_i_127_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.628 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.628    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.878 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          0.949    61.827    model3_user1/studyer/A[2]
    DSP48_X1Y30          DSP48E1                                      r  model3_user1/studyer/user_score1/A[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user2/studyer/user_score_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.381ns  (logic 32.151ns (52.380%)  route 29.230ns (47.620%))
  Logic Levels:           109  (CARRY4=86 DSP48E1=1 LUT2=1 LUT3=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1                      0.000     0.000 r  model3_user2/studyer/user_score1/CLK
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user2/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.037     5.046    model3_user2/studyer/user_score1_n_82
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.124     5.170 r  model3_user2/studyer/user_score1_i_452__0/O
                         net (fo=1, routed)           0.000     5.170    model3_user2/studyer/user_score1_i_452__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.702 r  model3_user2/studyer/user_score1_i_420__0/CO[3]
                         net (fo=1, routed)           0.000     5.702    model3_user2/studyer/user_score1_i_420__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.816 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    model3_user2/studyer/user_score1_i_415__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     5.930    model3_user2/studyer/user_score1_i_411__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.087 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.095     7.183    model3_user2/studyer/user_score1_i_410__0_n_2
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.329     7.512 r  model3_user2/studyer/user_score1_i_425__0/O
                         net (fo=1, routed)           0.000     7.512    model3_user2/studyer/user_score1_i_425__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.888 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     7.888    model3_user2/studyer/user_score1_i_402__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.005 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.005    model3_user2/studyer/user_score1_i_397__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.122 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.122    model3_user2/studyer/user_score1_i_393__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.351 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.075     9.425    model3_user2/studyer/user_score1_i_392__0_n_1
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.310     9.735 r  model3_user2/studyer/user_score1_i_409__0/O
                         net (fo=1, routed)           0.000     9.735    model3_user2/studyer/user_score1_i_409__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  model3_user2/studyer/user_score1_i_384__0/CO[3]
                         net (fo=1, routed)           0.000    10.285    model3_user2/studyer/user_score1_i_384__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  model3_user2/studyer/user_score1_i_379__0/CO[3]
                         net (fo=1, routed)           0.000    10.399    model3_user2/studyer/user_score1_i_379__0_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    10.513    model3_user2/studyer/user_score1_i_375__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.741 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.529    12.270    model3_user2/studyer/user_score1_i_374__0_n_1
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.313    12.583 r  model3_user2/studyer/user_score1_i_391__0/O
                         net (fo=1, routed)           0.000    12.583    model3_user2/studyer/user_score1_i_391__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.133 r  model3_user2/studyer/user_score1_i_366__0/CO[3]
                         net (fo=1, routed)           0.000    13.133    model3_user2/studyer/user_score1_i_366__0_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.247 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.247    model3_user2/studyer/user_score1_i_361__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    13.361    model3_user2/studyer/user_score1_i_357__0_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.589 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.232    14.821    model3_user2/studyer/user_score1_i_356__0_n_1
    SLICE_X5Y81          LUT3 (Prop_lut3_I0_O)        0.313    15.134 r  model3_user2/studyer/user_score1_i_371__0/O
                         net (fo=1, routed)           0.000    15.134    model3_user2/studyer/user_score1_i_371__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.535 r  model3_user2/studyer/user_score1_i_348__0/CO[3]
                         net (fo=1, routed)           0.000    15.535    model3_user2/studyer/user_score1_i_348__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.649 r  model3_user2/studyer/user_score1_i_343__0/CO[3]
                         net (fo=1, routed)           0.000    15.649    model3_user2/studyer/user_score1_i_343__0_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.763 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    15.763    model3_user2/studyer/user_score1_i_339__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.991 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.339    17.330    model3_user2/studyer/user_score1_i_338__0_n_1
    SLICE_X2Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    18.114 r  model3_user2/studyer/user_score1_i_330__0/CO[3]
                         net (fo=1, routed)           0.000    18.114    model3_user2/studyer/user_score1_i_330__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.231 r  model3_user2/studyer/user_score1_i_325__0/CO[3]
                         net (fo=1, routed)           0.000    18.231    model3_user2/studyer/user_score1_i_325__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.348 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.348    model3_user2/studyer/user_score1_i_321__0_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.577 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.156    19.733    model3_user2/studyer/user_score1_i_320__0_n_1
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.310    20.043 r  model3_user2/studyer/user_score1_i_337__0/O
                         net (fo=1, routed)           0.000    20.043    model3_user2/studyer/user_score1_i_337__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.593 r  model3_user2/studyer/user_score1_i_312__0/CO[3]
                         net (fo=1, routed)           0.000    20.593    model3_user2/studyer/user_score1_i_312__0_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.707 r  model3_user2/studyer/user_score1_i_307__0/CO[3]
                         net (fo=1, routed)           0.000    20.707    model3_user2/studyer/user_score1_i_307__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.821 r  model3_user2/studyer/user_score1_i_303__0/CO[3]
                         net (fo=1, routed)           0.000    20.821    model3_user2/studyer/user_score1_i_303__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.049 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          0.977    22.026    model3_user2/studyer/user_score1_i_302__0_n_1
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.313    22.339 r  model3_user2/studyer/user_score1_i_319__0/O
                         net (fo=1, routed)           0.000    22.339    model3_user2/studyer/user_score1_i_319__0_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.889 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    22.889    model3_user2/studyer/user_score1_i_294__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.003 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    23.003    model3_user2/studyer/user_score1_i_289__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.117 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    23.117    model3_user2/studyer/user_score1_i_285__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.345 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.319    24.665    model3_user2/studyer/user_score1_i_284__0_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.313    24.978 r  model3_user2/studyer/user_score1_i_293__0/O
                         net (fo=1, routed)           0.000    24.978    model3_user2/studyer/user_score1_i_293__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.510 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    25.510    model3_user2/studyer/user_score1_i_233__0_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.738 r  model3_user2/studyer/user_score1_i_232__0/CO[2]
                         net (fo=16, routed)          1.212    26.950    model3_user2/studyer/user_score1_i_232__0_n_1
    SLICE_X1Y92          LUT3 (Prop_lut3_I0_O)        0.313    27.263 r  model3_user2/studyer/user_score1_i_247__0/O
                         net (fo=1, routed)           0.000    27.263    model3_user2/studyer/user_score1_i_247__0_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.664 r  model3_user2/studyer/user_score1_i_162__0/CO[3]
                         net (fo=1, routed)           0.000    27.664    model3_user2/studyer/user_score1_i_162__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.778 r  model3_user2/studyer/user_score1_i_157__0/CO[3]
                         net (fo=1, routed)           0.000    27.778    model3_user2/studyer/user_score1_i_157__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.892 r  model3_user2/studyer/user_score1_i_153__0/CO[3]
                         net (fo=1, routed)           0.000    27.892    model3_user2/studyer/user_score1_i_153__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.120 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          0.996    29.116    model3_user2/studyer/user_score1_i_152__0_n_1
    SLICE_X2Y96          LUT3 (Prop_lut3_I0_O)        0.313    29.429 r  model3_user2/studyer/user_score1_i_165__0/O
                         net (fo=1, routed)           0.000    29.429    model3_user2/studyer/user_score1_i_165__0_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.962 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    29.962    model3_user2/studyer/user_score1_i_79__0_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.079 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    30.079    model3_user2/studyer/user_score1_i_75__0_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.308 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.494    31.802    model3_user2/studyer/user_score1_i_74__0_n_1
    SLICE_X3Y93          LUT3 (Prop_lut3_I0_O)        0.310    32.112 r  model3_user2/studyer/user_score1_i_225__0/O
                         net (fo=1, routed)           0.000    32.112    model3_user2/studyer/user_score1_i_225__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.513 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    32.513    model3_user2/studyer/user_score1_i_141__0_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.627 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    32.627    model3_user2/studyer/user_score1_i_69__0_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.741 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    32.741    model3_user2/studyer/user_score1_i_21__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.969 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.434    34.402    model3_user2/studyer/user_score1_i_20__0_n_1
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.313    34.715 r  model3_user2/studyer/user_score1_i_224__0/O
                         net (fo=1, routed)           0.000    34.715    model3_user2/studyer/user_score1_i_224__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.248 r  model3_user2/studyer/user_score1_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    35.248    model3_user2/studyer/user_score1_i_140__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.365 r  model3_user2/studyer/user_score1_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    35.365    model3_user2/studyer/user_score1_i_68__0_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.482 r  model3_user2/studyer/user_score1_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    35.482    model3_user2/studyer/user_score1_i_19__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.711 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.184    36.895    model3_user2/studyer/A[11]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.310    37.205 r  model3_user2/studyer/user_score1_i_252__0/O
                         net (fo=1, routed)           0.000    37.205    model3_user2/studyer/user_score1_i_252__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.755 r  model3_user2/studyer/user_score1_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    37.755    model3_user2/studyer/user_score1_i_167__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.869 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    37.869    model3_user2/studyer/user_score1_i_85__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.983 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    37.983    model3_user2/studyer/user_score1_i_25__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.211 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.378    39.590    model3_user2/studyer/A[10]
    SLICE_X4Y89          LUT3 (Prop_lut3_I0_O)        0.313    39.903 r  model3_user2/studyer/user_score1_i_255__0/O
                         net (fo=1, routed)           0.000    39.903    model3_user2/studyer/user_score1_i_255__0_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.453 r  model3_user2/studyer/user_score1_i_172__0/CO[3]
                         net (fo=1, routed)           0.000    40.453    model3_user2/studyer/user_score1_i_172__0_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.567 r  model3_user2/studyer/user_score1_i_90__0/CO[3]
                         net (fo=1, routed)           0.000    40.567    model3_user2/studyer/user_score1_i_90__0_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.681 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    40.681    model3_user2/studyer/user_score1_i_29__0_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.909 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.048    41.957    model3_user2/studyer/A[9]
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.313    42.270 r  model3_user2/studyer/user_score1_i_256__0/O
                         net (fo=1, routed)           0.000    42.270    model3_user2/studyer/user_score1_i_256__0_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.671 r  model3_user2/studyer/user_score1_i_177__0/CO[3]
                         net (fo=1, routed)           0.000    42.671    model3_user2/studyer/user_score1_i_177__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.785 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    42.785    model3_user2/studyer/user_score1_i_95__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.899 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    42.899    model3_user2/studyer/user_score1_i_33__0_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.127 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.097    44.224    model3_user2/studyer/A[8]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.313    44.537 r  model3_user2/studyer/user_score1_i_104__0/O
                         net (fo=1, routed)           0.000    44.537    model3_user2/studyer/user_score1_i_104__0_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    45.050 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    45.050    model3_user2/studyer/user_score1_i_37__0_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    45.302 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.236    46.538    model3_user2/studyer/A[7]
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.310    46.848 r  model3_user2/studyer/user_score1_i_262__0/O
                         net (fo=1, routed)           0.000    46.848    model3_user2/studyer/user_score1_i_262__0_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.249 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    47.249    model3_user2/studyer/user_score1_i_187__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.363 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    47.363    model3_user2/studyer/user_score1_i_105__0_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.477 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    47.477    model3_user2/studyer/user_score1_i_41__0_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.727 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.564    49.291    model3_user2/studyer/A[6]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.313    49.604 r  model3_user2/studyer/user_score1_i_267__0/O
                         net (fo=1, routed)           0.000    49.604    model3_user2/studyer/user_score1_i_267__0_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.137 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    50.137    model3_user2/studyer/user_score1_i_192__0_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.254 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    50.254    model3_user2/studyer/user_score1_i_110__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.371 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    50.371    model3_user2/studyer/user_score1_i_45__0_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.623 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.521    52.144    model3_user2/studyer/A[5]
    SLICE_X6Y86          LUT3 (Prop_lut3_I0_O)        0.310    52.454 r  model3_user2/studyer/user_score1_i_200__0/O
                         net (fo=1, routed)           0.000    52.454    model3_user2/studyer/user_score1_i_200__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.987 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    52.987    model3_user2/studyer/user_score1_i_115__0_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.104 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    53.104    model3_user2/studyer/user_score1_i_49__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.356 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.400    54.756    model3_user2/studyer/A[4]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.310    55.066 r  model3_user2/studyer/user_score1_i_271__0/O
                         net (fo=1, routed)           0.000    55.066    model3_user2/studyer/user_score1_i_271__0_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.467 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.000    55.467    model3_user2/studyer/user_score1_i_202__0_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    55.581    model3_user2/studyer/user_score1_i_120__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    55.695    model3_user2/studyer/user_score1_i_53__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.945 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.664    57.609    model3_user2/studyer/A[3]
    SLICE_X5Y85          LUT3 (Prop_lut3_I0_O)        0.313    57.922 r  model3_user2/studyer/user_score1_i_276__0/O
                         net (fo=1, routed)           0.000    57.922    model3_user2/studyer/user_score1_i_276__0_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.472 r  model3_user2/studyer/user_score1_i_207__0/CO[3]
                         net (fo=1, routed)           0.000    58.472    model3_user2/studyer/user_score1_i_207__0_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.586 r  model3_user2/studyer/user_score1_i_125__0/CO[3]
                         net (fo=1, routed)           0.000    58.586    model3_user2/studyer/user_score1_i_125__0_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.700 r  model3_user2/studyer/user_score1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    58.700    model3_user2/studyer/user_score1_i_57__0_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.950 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.241    60.192    model3_user2/studyer/A[2]
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.313    60.505 r  model3_user2/studyer/user_score1_i_278__0/O
                         net (fo=1, routed)           0.000    60.505    model3_user2/studyer/user_score1_i_278__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.903 r  model3_user2/studyer/user_score1_i_212__0/CO[3]
                         net (fo=1, routed)           0.000    60.903    model3_user2/studyer/user_score1_i_212__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.017 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    61.017    model3_user2/studyer/user_score1_i_130__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.131 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    61.131    model3_user2/studyer/user_score1_i_61__0_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.381 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          0.000    61.381    model3_user2/studyer/A[1]
    SLICE_X4Y88          FDRE                                         r  model3_user2/studyer/user_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.878ns  (logic 30.166ns (49.551%)  route 30.712ns (50.449%))
  Logic Levels:           99  (CARRY4=76 DSP48E1=1 LUT2=1 LUT3=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     4.009 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.619     5.628    model3_user1/studyer/user_score1_n_82
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.124     5.752 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.752    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.284 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.284    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.398 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.398    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.512 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.512    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.669 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.329     7.998    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.329     8.327 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     8.327    model3_user1/studyer/user_score1_i_427_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.877 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.877    model3_user1/studyer/user_score1_i_402_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.991 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.991    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     9.105    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.333 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.664    10.997    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X46Y77         LUT3 (Prop_lut3_I0_O)        0.313    11.310 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    11.310    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.843 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.843    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.960 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.960    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.077 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    12.077    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.306 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.842    14.148    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    14.458 r  model3_user1/studyer/user_score1_i_377/O
                         net (fo=1, routed)           0.000    14.458    model3_user1/studyer/user_score1_i_377_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.028 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.212    16.240    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.553 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    16.553    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.954 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.954    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.182 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.372    18.555    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.313    18.868 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    18.868    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.269 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    19.269    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.383    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.497    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.725 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.199    20.924    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.313    21.237 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.237    model3_user1/studyer/user_score1_i_337_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.787 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.787    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.901 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.901    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.015 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    22.015    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.243 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.158    23.400    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.313    23.713 r  model3_user1/studyer/user_score1_i_316/O
                         net (fo=1, routed)           0.000    23.713    model3_user1/studyer/user_score1_i_316_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.226 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.226    model3_user1/studyer/user_score1_i_289_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.343 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.343    model3_user1/studyer/user_score1_i_285_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.572 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.199    25.771    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.310    26.081 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    26.081    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.631 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.631    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.745 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.745    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.859 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.859    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.087 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.452    28.539    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.313    28.852 r  model3_user1/studyer/user_score1_i_238/O
                         net (fo=1, routed)           0.000    28.852    model3_user1/studyer/user_score1_i_238_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.253 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.253    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.481 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.497    30.978    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.313    31.291 r  model3_user1/studyer/user_score1_i_231/O
                         net (fo=1, routed)           0.000    31.291    model3_user1/studyer/user_score1_i_231_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.824 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.824    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.941 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.941    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.058    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.287 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.661    33.948    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.310    34.258 r  model3_user1/studyer/user_score1_i_149/O
                         net (fo=1, routed)           0.000    34.258    model3_user1/studyer/user_score1_i_149_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.808 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.808    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.922 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.922    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.150 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.246    36.396    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X49Y91         LUT3 (Prop_lut3_I0_O)        0.313    36.709 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    36.709    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.110 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    37.110    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.224 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    37.224    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.338 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.338    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.566 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.248    38.814    model3_user1/studyer/A[11]
    SLICE_X49Y86         LUT3 (Prop_lut3_I0_O)        0.313    39.127 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    39.127    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.528 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.528    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.642 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.642    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.756 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.756    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.984 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.903    41.887    model3_user1/studyer/A[10]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.313    42.200 r  model3_user1/studyer/user_score1_i_255/O
                         net (fo=1, routed)           0.000    42.200    model3_user1/studyer/user_score1_i_255_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.750 r  model3_user1/studyer/user_score1_i_172/CO[3]
                         net (fo=1, routed)           0.000    42.750    model3_user1/studyer/user_score1_i_172_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.864 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    42.864    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.978 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.978    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.206 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.062    44.268    model3_user1/studyer/A[9]
    SLICE_X49Y81         LUT3 (Prop_lut3_I0_O)        0.313    44.581 r  model3_user1/studyer/user_score1_i_258/O
                         net (fo=1, routed)           0.000    44.581    model3_user1/studyer/user_score1_i_258_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.131 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    45.131    model3_user1/studyer/user_score1_i_177_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.245 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    45.245    model3_user1/studyer/user_score1_i_95_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.359 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.359    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.587 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.482    47.069    model3_user1/studyer/A[8]
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.313    47.382 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.382    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.915 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.915    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.032 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    48.032    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.149 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.149    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    48.401 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.218    49.619    model3_user1/studyer/A[7]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.310    49.929 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.929    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.330 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.330    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.444 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.444    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.558 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.558    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.808 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.250    52.058    model3_user1/studyer/A[6]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.313    52.371 r  model3_user1/studyer/user_score1_i_193/O
                         net (fo=1, routed)           0.000    52.371    model3_user1/studyer/user_score1_i_193_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.772 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.772    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.886 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.886    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.136 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.285    54.421    model3_user1/studyer/A[5]
    SLICE_X48Y76         LUT3 (Prop_lut3_I0_O)        0.313    54.734 r  model3_user1/studyer/user_score1_i_270/O
                         net (fo=1, routed)           0.000    54.734    model3_user1/studyer/user_score1_i_270_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.284 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.284    model3_user1/studyer/user_score1_i_197_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.398    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.512 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.512    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.762 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.457    57.219    model3_user1/studyer/A[4]
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.313    57.532 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.532    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.082 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.082    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.196 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.196    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.310 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.319    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.569 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.348    59.917    model3_user1/studyer/A[3]
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.313    60.230 r  model3_user1/studyer/user_score1_i_127/O
                         net (fo=1, routed)           0.000    60.230    model3_user1/studyer/user_score1_i_127_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    60.628 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.628    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.878 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          0.000    60.878    model3_user1/studyer/A[2]
    SLICE_X51Y78         FDRE                                         r  model3_user1/studyer/user_score_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/studyer/music_play_reg[89][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/music1/music_pack_in3_reg[717]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/music_play_reg[89][5]/C
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  model3_user1/studyer/studyer/music_play_reg[89][5]/Q
                         net (fo=4, routed)           0.075     0.203    model3_user1/studyer/music1/music_play_pack_reg[1023][717]
    SLICE_X36Y31         LDCE                                         r  model3_user1/studyer/music1/music_pack_in3_reg[717]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/score1/score_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/score1/score_reg[7]/C
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/score1/score_reg[7]/Q
                         net (fo=1, routed)           0.100     0.241    model3_user1/studyer/studyer/score_1[7]
    SLICE_X47Y76         FDRE                                         r  model3_user1/studyer/studyer/score_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/music_play_length_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/music1/music_length_in2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.253%)  route 0.101ns (41.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/music_play_length_reg[0]/C
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/music_play_length_reg[0]/Q
                         net (fo=4, routed)           0.101     0.242    model3_user1/studyer/music1/Q[0]
    SLICE_X49Y73         LDCE                                         r  model3_user1/studyer/music1/music_length_in2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/music1/music_pack_in1_reg[230]/G
                            (positive level-sensitive latch)
  Destination:            model3_user2/studyer/music1/music1/music_play_pack_reg[230]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.158ns (65.039%)  route 0.085ns (34.961%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y105        LDCE                         0.000     0.000 r  model3_user2/studyer/music1/music_pack_in1_reg[230]/G
    SLICE_X18Y105        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user2/studyer/music1/music_pack_in1_reg[230]/Q
                         net (fo=1, routed)           0.085     0.243    model3_user2/studyer/music1/music1/note_code[7]_i_88[230]
    SLICE_X19Y105        LDCE                                         r  model3_user2/studyer/music1/music1/music_play_pack_reg[230]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in1_reg[64]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music1/music_play_pack_reg[64]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in1_reg[64]/G
    SLICE_X48Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in1_reg[64]/Q
                         net (fo=1, routed)           0.086     0.244    model3_user1/studyer/music1/music1/note_code[7]_i_88[64]
    SLICE_X49Y84         LDCE                                         r  model3_user1/studyer/music1/music1/music_play_pack_reg[64]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_length_in2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music2/music_play_length_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_length_in2_reg[1]/G
    SLICE_X48Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_length_in2_reg[1]/Q
                         net (fo=1, routed)           0.086     0.244    model3_user1/studyer/music1/music2/counter_time[5]_i_10_0[1]
    SLICE_X49Y74         LDCE                                         r  model3_user1/studyer/music1/music2/music_play_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in2_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music2/music_play_pack_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in2_reg[17]/G
    SLICE_X4Y83          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in2_reg[17]/Q
                         net (fo=1, routed)           0.086     0.244    model3_user1/studyer/music1/music2/note_code[7]_i_167__0[17]
    SLICE_X5Y83          LDCE                                         r  model3_user1/studyer/music1/music2/music_play_pack_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/music1/music_pack_in2_reg[107]/G
                            (positive level-sensitive latch)
  Destination:            model3_user2/studyer/music1/music2/music_play_pack_reg[107]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          LDCE                         0.000     0.000 r  model3_user2/studyer/music1/music_pack_in2_reg[107]/G
    SLICE_X0Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user2/studyer/music1/music_pack_in2_reg[107]/Q
                         net (fo=1, routed)           0.086     0.244    model3_user2/studyer/music1/music2/note_code[7]_i_167__0[107]
    SLICE_X1Y93          LDCE                                         r  model3_user2/studyer/music1/music2/music_play_pack_reg[107]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in3_reg[127]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music3/music_play_pack_reg[127]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.158ns (64.574%)  route 0.087ns (35.426%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in3_reg[127]/G
    SLICE_X44Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in3_reg[127]/Q
                         net (fo=1, routed)           0.087     0.245    model3_user1/studyer/music1/music3/note_code[7]_i_250[127]
    SLICE_X45Y84         LDCE                                         r  model3_user1/studyer/music1/music3/music_play_pack_reg[127]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in3_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music3/music_play_pack_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.158ns (64.574%)  route 0.087ns (35.426%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in3_reg[7]/G
    SLICE_X48Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in3_reg[7]/Q
                         net (fo=1, routed)           0.087     0.245    model3_user1/studyer/music1/music3/note_code[7]_i_250[7]
    SLICE_X49Y81         LDCE                                         r  model3_user1/studyer/music1/music3/music_play_pack_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.008ns  (logic 4.672ns (51.869%)  route 4.335ns (48.131%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.557    -2.295    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.478    -1.817 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.020    -0.797    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.474 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.034     0.560    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.326     0.886 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.282     3.168    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.545     6.713 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.713    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.923ns  (logic 4.685ns (52.503%)  route 4.238ns (47.497%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.557    -2.295    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.478    -1.817 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.020    -0.797    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.474 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.999     0.525    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     0.851 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.220     3.070    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         3.558     6.628 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.628    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.879ns  (logic 4.672ns (52.623%)  route 4.207ns (47.377%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.557    -2.295    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.478    -1.817 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.020    -0.797    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.474 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.042     0.568    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.326     0.894 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.145     3.039    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         3.545     6.584 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.584    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.863ns  (logic 4.671ns (52.700%)  route 4.192ns (47.300%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.557    -2.295    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.478    -1.817 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.020    -0.797    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.474 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.034     0.560    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.326     0.886 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.139     3.024    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.544     6.568 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.568    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 4.687ns (53.371%)  route 4.095ns (46.629%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.557    -2.295    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.478    -1.817 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.020    -0.797    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.474 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.999     0.525    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     0.851 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.077     2.927    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         3.560     6.487 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.487    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.727ns  (logic 4.685ns (53.683%)  route 4.042ns (46.317%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.557    -2.295    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.478    -1.817 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.020    -0.797    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.474 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.034     0.560    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.326     0.886 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.989     2.874    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558     6.433 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.433    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.686ns (54.294%)  route 3.945ns (45.706%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.557    -2.295    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.478    -1.817 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.020    -0.797    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.474 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.999     0.525    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     0.851 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.927     2.777    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.559     6.337 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.337    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.417ns  (logic 4.684ns (55.646%)  route 3.733ns (44.354%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.557    -2.295    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.478    -1.817 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.020    -0.797    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.474 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.629     0.155    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.326     0.481 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.085     2.565    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.557     6.122 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.122    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 4.263ns (50.794%)  route 4.130ns (49.206%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.776 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=21, routed)          1.140    -0.636    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.512 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.629     0.118    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     0.242 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.360     2.602    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497     6.100 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.100    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.312ns (51.945%)  route 3.989ns (48.055%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.558    -2.294    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.776 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=21, routed)          1.140    -0.636    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.512 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.629     0.118    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     0.242 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.219     2.461    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546     6.007 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.007    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.432ns (66.263%)  route 0.729ns (33.737%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.669 r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.506    vga_display_inst/vga_ctrl_inst/Q[0]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.461 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.566     0.105    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     1.352 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.352    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.431ns (66.206%)  route 0.730ns (33.794%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.669 r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/Q
                         net (fo=1, routed)           0.265    -0.404    vga_display_inst/vga_ctrl_inst/Q[4]
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.359 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.466     0.107    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         1.245     1.352 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.352    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.445ns (65.127%)  route 0.774ns (34.873%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.669 r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/Q
                         net (fo=1, routed)           0.252    -0.417    vga_display_inst/vga_ctrl_inst/Q[1]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.372 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.522     0.150    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.259     1.409 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.409    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.470ns (65.849%)  route 0.763ns (34.151%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.646 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.277    -0.369    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.324 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.486     0.162    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         1.261     1.423 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.423    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.466ns (65.096%)  route 0.786ns (34.904%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.646 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=13, routed)          0.245    -0.401    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X54Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.356 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.542     0.185    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.257     1.443 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.443    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.431ns (63.101%)  route 0.837ns (36.899%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.669 r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/Q
                         net (fo=1, routed)           0.252    -0.417    vga_display_inst/vga_ctrl_inst/Q[1]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.372 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.585     0.213    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.245     1.457 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.457    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.472ns (63.428%)  route 0.849ns (36.572%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.646 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           0.137    -0.509    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.464 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.712     0.248    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.263     1.511 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.511    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.432ns (61.515%)  route 0.896ns (38.485%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.669 r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/Q
                         net (fo=1, routed)           0.252    -0.417    vga_display_inst/vga_ctrl_inst/Q[1]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.372 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.644     0.272    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         1.246     1.518 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.518    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.456ns (62.234%)  route 0.883ns (37.766%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.810    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.646 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.277    -0.369    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.045    -0.324 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.606     0.283    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         1.247     1.529 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.529    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.469ns (62.676%)  route 0.875ns (37.324%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.563    -0.809    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.645 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=10, routed)          0.389    -0.256    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X56Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.211 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.486     0.275    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         1.260     1.535 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.535    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/music_replayer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.813ns  (logic 2.094ns (19.365%)  route 8.719ns (80.635%))
  Logic Levels:           8  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.542    -2.427    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y81         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/Q
                         net (fo=19, routed)          3.033     1.062    nolabel_line153/cmd_parse_i0/Q[6]
    SLICE_X15Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.214 r  nolabel_line153/cmd_parse_i0/note_code[5]_i_225/O
                         net (fo=2, routed)           1.670     2.884    model3_user1/studyer/music1/music_pack0[13]
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.332     3.216 r  model3_user1/studyer/music1/note_code[5]_i_172/O
                         net (fo=1, routed)           0.675     3.891    model3_user1/studyer/music1/note_code[5]_i_172_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.124     4.015 r  model3_user1/studyer/music1/note_code[5]_i_92/O
                         net (fo=2, routed)           1.183     5.198    model3_user1/studyer/music1/music1/music_pack[61]
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.322 r  model3_user1/studyer/music1/music1/note_code[5]_i_41/O
                         net (fo=1, routed)           0.000     5.322    model3_user1/studyer/music1/music1/note_code[5]_i_41_n_0
    SLICE_X4Y80          MUXF7 (Prop_muxf7_I1_O)      0.245     5.567 r  model3_user1/studyer/music1/music1/note_code_reg[5]_i_18/O
                         net (fo=1, routed)           0.000     5.567    model3_user1/studyer/music1/music1/note_code_reg[5]_i_18_n_0
    SLICE_X4Y80          MUXF8 (Prop_muxf8_I0_O)      0.104     5.671 r  model3_user1/studyer/music1/music1/note_code_reg[5]_i_7/O
                         net (fo=1, routed)           2.158     7.829    model3_user1/studyer/music1/music1/note_code_reg[5]_i_7_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.145 r  model3_user1/studyer/music1/music1/note_code[5]_i_2__0/O
                         net (fo=1, routed)           0.000     8.145    model3_user1/studyer/music1/music1/note_code[5]_i_2__0_n_0
    SLICE_X38Y61         MUXF7 (Prop_muxf7_I0_O)      0.241     8.386 r  model3_user1/studyer/music1/music1/note_code_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.386    model3_user1/studyer/music_replayer/D[5]
    SLICE_X38Y61         FDRE                                         r  model3_user1/studyer/music_replayer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/music_replayer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.398ns  (logic 2.201ns (21.168%)  route 8.197ns (78.832%))
  Logic Levels:           8  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.551    -2.418    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.999 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/Q
                         net (fo=14, routed)          1.062    -0.937    nolabel_line153/cmd_parse_i0/Q[5]
    SLICE_X28Y87         LUT2 (Prop_lut2_I0_O)        0.325    -0.612 f  nolabel_line153/cmd_parse_i0/note_code[7]_i_233/O
                         net (fo=6, routed)           3.232     2.619    model3_user2/studyer/music1/note_code[3]_i_92_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I5_O)        0.332     2.951 r  model3_user2/studyer/music1/note_code[4]_i_177/O
                         net (fo=1, routed)           0.812     3.763    model3_user2/studyer/music1/note_code[4]_i_177_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.887 r  model3_user2/studyer/music1/note_code[4]_i_92/O
                         net (fo=2, routed)           1.146     5.034    model3_user2/studyer/music1/music1/music_pack[60]
    SLICE_X5Y103         LUT6 (Prop_lut6_I0_O)        0.124     5.158 r  model3_user2/studyer/music1/music1/note_code[4]_i_41__0/O
                         net (fo=1, routed)           0.000     5.158    model3_user2/studyer/music1/music1/note_code[4]_i_41__0_n_0
    SLICE_X5Y103         MUXF7 (Prop_muxf7_I1_O)      0.245     5.403 r  model3_user2/studyer/music1/music1/note_code_reg[4]_i_18__0/O
                         net (fo=1, routed)           0.000     5.403    model3_user2/studyer/music1/music1/note_code_reg[4]_i_18__0_n_0
    SLICE_X5Y103         MUXF8 (Prop_muxf8_I0_O)      0.104     5.507 r  model3_user2/studyer/music1/music1/note_code_reg[4]_i_7__0/O
                         net (fo=1, routed)           1.945     7.451    model3_user2/studyer/music1/music1/note_code_reg[4]_i_7__0_n_0
    SLICE_X20Y125        LUT6 (Prop_lut6_I5_O)        0.316     7.767 r  model3_user2/studyer/music1/music1/note_code[4]_i_2__1/O
                         net (fo=1, routed)           0.000     7.767    model3_user2/studyer/music1/music1/note_code[4]_i_2__1_n_0
    SLICE_X20Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     7.979 r  model3_user2/studyer/music1/music1/note_code_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.979    model3_user2/studyer/music_replayer/note_code_reg[7]_0[4]
    SLICE_X20Y125        FDRE                                         r  model3_user2/studyer/music_replayer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.372ns  (logic 1.554ns (14.983%)  route 8.818ns (85.017%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.551    -2.418    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/Q
                         net (fo=14, routed)          2.170     0.208    nolabel_line153/cmd_parse_i0/Q[13]
    SLICE_X14Y88         LUT4 (Prop_lut4_I1_O)        0.150     0.358 r  nolabel_line153/cmd_parse_i0/note_code[5]_i_229/O
                         net (fo=2, routed)           1.598     1.956    model3_user2/studyer/music1/music_pack0[9]
    SLICE_X7Y89          LUT6 (Prop_lut6_I5_O)        0.328     2.284 r  model3_user2/studyer/music1/note_code[5]_i_174/O
                         net (fo=1, routed)           0.665     2.949    model3_user2/studyer/music1/note_code[5]_i_174_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I3_O)        0.124     3.073 r  model3_user2/studyer/music1/note_code[5]_i_94/O
                         net (fo=2, routed)           1.035     4.109    model3_user2/studyer/music1/music1/music_pack[45]
    SLICE_X9Y88          LUT6 (Prop_lut6_I3_O)        0.124     4.233 r  model3_user2/studyer/music1/music1/note_code[5]_i_30__1/O
                         net (fo=1, routed)           0.966     5.198    model3_user2/studyer/music1/music1/note_code[5]_i_30__1_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.322 f  model3_user2/studyer/music1/music1/note_code[5]_i_9__1/O
                         net (fo=1, routed)           1.587     6.909    model3_user2/studyer/music1/music1/note_code[5]_i_9__1_n_0
    SLICE_X23Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.033 f  model3_user2/studyer/music1/music1/note_code[5]_i_3__2/O
                         net (fo=1, routed)           0.796     7.829    model3_user2/studyer/studyer/note_code_reg[5]_0
    SLICE_X23Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.953 r  model3_user2/studyer/studyer/note_code[5]_i_1__1/O
                         net (fo=1, routed)           0.000     7.953    model3_user2/studyer/studyer/note_code[5]_i_1__1_n_0
    SLICE_X23Y110        FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.310ns  (logic 1.560ns (15.131%)  route 8.750ns (84.869%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.542    -2.427    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y81         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.971 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/Q
                         net (fo=19, routed)          3.033     1.062    nolabel_line153/cmd_parse_i0/Q[6]
    SLICE_X15Y87         LUT4 (Prop_lut4_I3_O)        0.152     1.214 r  nolabel_line153/cmd_parse_i0/note_code[5]_i_225/O
                         net (fo=2, routed)           1.670     2.884    model3_user1/studyer/music1/music_pack0[13]
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.332     3.216 r  model3_user1/studyer/music1/note_code[5]_i_172/O
                         net (fo=1, routed)           0.675     3.891    model3_user1/studyer/music1/note_code[5]_i_172_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.124     4.015 r  model3_user1/studyer/music1/note_code[5]_i_92/O
                         net (fo=2, routed)           0.831     4.847    model3_user1/studyer/music1/music1/music_pack[61]
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.971 r  model3_user1/studyer/music1/music1/note_code[5]_i_30/O
                         net (fo=1, routed)           0.286     5.257    model3_user1/studyer/music1/music1/note_code[5]_i_30_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.381 f  model3_user1/studyer/music1/music1/note_code[5]_i_9__0/O
                         net (fo=1, routed)           1.972     7.353    model3_user1/studyer/music1/music1/note_code[5]_i_9__0_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.477 f  model3_user1/studyer/music1/music1/note_code[5]_i_3__0/O
                         net (fo=1, routed)           0.282     7.759    model3_user1/studyer/studyer/note_code_reg[5]_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  model3_user1/studyer/studyer/note_code[5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.883    model3_user1/studyer/studyer/note_code[5]_i_1__0_n_0
    SLICE_X46Y69         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.223ns  (logic 1.696ns (16.591%)  route 8.527ns (83.409%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.551    -2.418    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.999 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/Q
                         net (fo=14, routed)          1.062    -0.937    nolabel_line153/cmd_parse_i0/Q[5]
    SLICE_X28Y87         LUT2 (Prop_lut2_I0_O)        0.325    -0.612 f  nolabel_line153/cmd_parse_i0/note_code[7]_i_233/O
                         net (fo=6, routed)           3.232     2.619    model3_user2/studyer/music1/note_code[3]_i_92_0
    SLICE_X12Y100        LUT6 (Prop_lut6_I5_O)        0.332     2.951 r  model3_user2/studyer/music1/note_code[4]_i_177/O
                         net (fo=1, routed)           0.812     3.763    model3_user2/studyer/music1/note_code[4]_i_177_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124     3.887 r  model3_user2/studyer/music1/note_code[4]_i_92/O
                         net (fo=2, routed)           1.057     4.944    model3_user2/studyer/music1/music1/music_pack[60]
    SLICE_X6Y103         LUT6 (Prop_lut6_I0_O)        0.124     5.068 r  model3_user2/studyer/music1/music1/note_code[4]_i_30__1/O
                         net (fo=1, routed)           0.466     5.534    model3_user2/studyer/music1/music1/note_code[4]_i_30__1_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.124     5.658 f  model3_user2/studyer/music1/music1/note_code[4]_i_9__0/O
                         net (fo=1, routed)           1.254     6.912    model3_user2/studyer/music1/music1/note_code[4]_i_9__0_n_0
    SLICE_X21Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.036 f  model3_user2/studyer/music1/music1/note_code[4]_i_3__2/O
                         net (fo=1, routed)           0.644     7.680    model3_user2/studyer/studyer/note_code_reg[4]_0
    SLICE_X25Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  model3_user2/studyer/studyer/note_code[4]_i_1__1/O
                         net (fo=1, routed)           0.000     7.804    model3_user2/studyer/studyer/note_code[4]_i_1__1_n_0
    SLICE_X25Y110        FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.802ns  (logic 1.554ns (15.855%)  route 8.248ns (84.145%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.549    -2.420    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y87         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.964 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[1]/Q
                         net (fo=14, routed)          1.351    -0.614    nolabel_line153/cmd_parse_i0/Q[1]
    SLICE_X28Y87         LUT2 (Prop_lut2_I0_O)        0.152    -0.462 f  nolabel_line153/cmd_parse_i0/note_code[7]_i_224/O
                         net (fo=6, routed)           1.639     1.177    model3_user2/studyer/music1/note_code[3]_i_83_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I5_O)        0.326     1.503 r  model3_user2/studyer/music1/note_code[7]_i_169/O
                         net (fo=1, routed)           1.153     2.656    model3_user2/studyer/music1/note_code[7]_i_169_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.124     2.780 r  model3_user2/studyer/music1/note_code[7]_i_87/O
                         net (fo=2, routed)           0.832     3.612    model3_user2/studyer/music1/music1/music_pack[71]
    SLICE_X10Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.736 r  model3_user2/studyer/music1/music1/note_code[7]_i_31__1/O
                         net (fo=1, routed)           1.020     4.756    model3_user2/studyer/music1/music1/note_code[7]_i_31__1_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.880 f  model3_user2/studyer/music1/music1/note_code[7]_i_12__0/O
                         net (fo=1, routed)           1.457     6.337    model3_user2/studyer/music1/music1/note_code[7]_i_12__0_n_0
    SLICE_X23Y107        LUT6 (Prop_lut6_I5_O)        0.124     6.461 f  model3_user2/studyer/music1/music1/note_code[7]_i_5__1/O
                         net (fo=1, routed)           0.796     7.257    model3_user2/studyer/studyer/note_code_reg[7]_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.381 r  model3_user2/studyer/studyer/note_code[7]_i_2__1/O
                         net (fo=1, routed)           0.000     7.381    model3_user2/studyer/studyer/note_code[7]_i_2__1_n_0
    SLICE_X23Y106        FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 1.462ns (15.118%)  route 8.209ns (84.882%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.542    -2.427    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y81         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.419    -2.008 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[8]/Q
                         net (fo=16, routed)          1.878    -0.130    nolabel_line153/cmd_parse_i0/Q[8]
    SLICE_X28Y87         LUT2 (Prop_lut2_I0_O)        0.299     0.169 f  nolabel_line153/cmd_parse_i0/note_code[6]_i_230/O
                         net (fo=4, routed)           1.638     1.807    model3_user2/studyer/music1/note_code[2]_i_93_0
    SLICE_X20Y100        LUT6 (Prop_lut6_I5_O)        0.124     1.931 r  model3_user2/studyer/music1/note_code[6]_i_180/O
                         net (fo=1, routed)           1.072     3.003    model3_user2/studyer/music1/note_code[6]_i_180_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I5_O)        0.124     3.127 r  model3_user2/studyer/music1/note_code[6]_i_93/O
                         net (fo=2, routed)           0.846     3.972    model3_user2/studyer/music1/music1/music_pack[54]
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.124     4.096 r  model3_user2/studyer/music1/music1/note_code[6]_i_30__1/O
                         net (fo=1, routed)           0.844     4.941    model3_user2/studyer/music1/music1/note_code[6]_i_30__1_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.065 f  model3_user2/studyer/music1/music1/note_code[6]_i_9__0/O
                         net (fo=1, routed)           1.209     6.273    model3_user2/studyer/music1/music1/note_code[6]_i_9__0_n_0
    SLICE_X20Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.397 f  model3_user2/studyer/music1/music1/note_code[6]_i_3__2/O
                         net (fo=1, routed)           0.722     7.120    model3_user2/studyer/studyer/note_code_reg[6]_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.244 r  model3_user2/studyer/studyer/note_code[6]_i_1__1/O
                         net (fo=1, routed)           0.000     7.244    model3_user2/studyer/studyer/note_code[6]_i_1__1_n_0
    SLICE_X23Y106        FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/music_replayer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.582ns  (logic 2.085ns (21.760%)  route 7.497ns (78.240%))
  Logic Levels:           8  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.551    -2.418    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/Q
                         net (fo=14, routed)          2.170     0.208    nolabel_line153/cmd_parse_i0/Q[13]
    SLICE_X14Y88         LUT4 (Prop_lut4_I1_O)        0.150     0.358 r  nolabel_line153/cmd_parse_i0/note_code[5]_i_229/O
                         net (fo=2, routed)           1.598     1.956    model3_user2/studyer/music1/music_pack0[9]
    SLICE_X7Y89          LUT6 (Prop_lut6_I5_O)        0.328     2.284 r  model3_user2/studyer/music1/note_code[5]_i_174/O
                         net (fo=1, routed)           0.665     2.949    model3_user2/studyer/music1/note_code[5]_i_174_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I3_O)        0.124     3.073 r  model3_user2/studyer/music1/note_code[5]_i_94/O
                         net (fo=2, routed)           0.895     3.969    model3_user2/studyer/music1/music1/music_pack[45]
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.124     4.093 r  model3_user2/studyer/music1/music1/note_code[5]_i_41__0/O
                         net (fo=1, routed)           0.000     4.093    model3_user2/studyer/music1/music1/note_code[5]_i_41__0_n_0
    SLICE_X9Y89          MUXF7 (Prop_muxf7_I1_O)      0.245     4.338 r  model3_user2/studyer/music1/music1/note_code_reg[5]_i_18__0/O
                         net (fo=1, routed)           0.000     4.338    model3_user2/studyer/music1/music1/note_code_reg[5]_i_18__0_n_0
    SLICE_X9Y89          MUXF8 (Prop_muxf8_I0_O)      0.104     4.442 r  model3_user2/studyer/music1/music1/note_code_reg[5]_i_7__0/O
                         net (fo=1, routed)           2.168     6.610    model3_user2/studyer/music1/music1/note_code_reg[5]_i_7__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I5_O)        0.316     6.926 r  model3_user2/studyer/music1/music1/note_code[5]_i_2__1/O
                         net (fo=1, routed)           0.000     6.926    model3_user2/studyer/music1/music1/note_code[5]_i_2__1_n_0
    SLICE_X24Y120        MUXF7 (Prop_muxf7_I0_O)      0.238     7.164 r  model3_user2/studyer/music1/music1/note_code_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.164    model3_user2/studyer/music_replayer/note_code_reg[7]_0[5]
    SLICE_X24Y120        FDRE                                         r  model3_user2/studyer/music_replayer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.522ns  (logic 1.324ns (13.905%)  route 8.198ns (86.095%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.542    -2.427    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y81         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.971 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/Q
                         net (fo=19, routed)          3.033     1.062    nolabel_line153/cmd_parse_i0/Q[6]
    SLICE_X15Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  nolabel_line153/cmd_parse_i0/note_code[1]_i_225/O
                         net (fo=2, routed)           1.005     2.190    model3_user1/studyer/music1/music_pack0[12]
    SLICE_X15Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.314 r  model3_user1/studyer/music1/note_code[1]_i_172/O
                         net (fo=1, routed)           0.665     2.979    model3_user1/studyer/music1/note_code[1]_i_172_n_0
    SLICE_X15Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.103 r  model3_user1/studyer/music1/note_code[1]_i_92/O
                         net (fo=2, routed)           0.958     4.062    model3_user1/studyer/music1/music1/music_pack[57]
    SLICE_X14Y82         LUT6 (Prop_lut6_I0_O)        0.124     4.186 r  model3_user1/studyer/music1/music1/note_code[1]_i_30/O
                         net (fo=1, routed)           0.466     4.652    model3_user1/studyer/music1/music1/note_code[1]_i_30_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.776 f  model3_user1/studyer/music1/music1/note_code[1]_i_9/O
                         net (fo=1, routed)           1.578     6.353    model3_user1/studyer/music1/music1/note_code[1]_i_9_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.477 f  model3_user1/studyer/music1/music1/note_code[1]_i_3__0/O
                         net (fo=1, routed)           0.493     6.971    model3_user1/studyer/studyer/note_code_reg[1]_4
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.095 r  model3_user1/studyer/studyer/note_code[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.095    model3_user1/studyer/studyer/note_code[1]_i_1__0_n_0
    SLICE_X47Y66         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.467ns  (logic 1.694ns (17.894%)  route 7.773ns (82.106%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.551    -2.418    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y90         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.419    -1.999 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[9]/Q
                         net (fo=14, routed)          1.478    -0.522    nolabel_line153/cmd_parse_i0/Q[9]
    SLICE_X28Y87         LUT2 (Prop_lut2_I0_O)        0.328    -0.194 f  nolabel_line153/cmd_parse_i0/note_code[7]_i_234/O
                         net (fo=6, routed)           1.970     1.776    model3_user2/studyer/music1/note_code[3]_i_93_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I5_O)        0.327     2.103 r  model3_user2/studyer/music1/note_code[3]_i_179/O
                         net (fo=1, routed)           1.216     3.319    model3_user2/studyer/music1/note_code[3]_i_179_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.124     3.443 r  model3_user2/studyer/music1/note_code[3]_i_93/O
                         net (fo=2, routed)           0.783     4.225    model3_user2/studyer/music1/music1/music_pack[51]
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.124     4.349 r  model3_user2/studyer/music1/music1/note_code[3]_i_30__1/O
                         net (fo=1, routed)           0.515     4.864    model3_user2/studyer/music1/music1/note_code[3]_i_30__1_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I5_O)        0.124     4.988 f  model3_user2/studyer/music1/music1/note_code[3]_i_9__1/O
                         net (fo=1, routed)           1.165     6.153    model3_user2/studyer/music1/music1/note_code[3]_i_9__1_n_0
    SLICE_X23Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.277 f  model3_user2/studyer/music1/music1/note_code[3]_i_3__1/O
                         net (fo=1, routed)           0.647     6.924    model3_user2/studyer/studyer/note_code_reg[3]_0
    SLICE_X23Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.048 r  model3_user2/studyer/studyer/note_code[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.048    model3_user2/studyer/studyer/note_code[3]_i_1__1_n_0
    SLICE_X23Y110        FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.730ns  (logic 0.767ns (28.096%)  route 1.963ns (71.904%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.431    -2.951    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y87         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.367    -2.584 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=11, routed)          0.657    -1.927    model2/music1/Q[3]
    SLICE_X33Y87         LUT6 (Prop_lut6_I4_O)        0.100    -1.827 r  model2/music1/i___77/O
                         net (fo=1, routed)           0.385    -1.442    model2/music1/i___77_n_0
    SLICE_X33Y87         LUT4 (Prop_lut4_I0_O)        0.100    -1.342 r  model2/music1/i___76/O
                         net (fo=1, routed)           0.217    -1.125    model2/player/music_pack[49]
    SLICE_X33Y87         LUT4 (Prop_lut4_I1_O)        0.100    -1.025 r  model2/player/note_code[1]_i_3/O
                         net (fo=1, routed)           0.704    -0.321    model2/player/note_code[1]_i_3_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I3_O)        0.100    -0.221 r  model2/player/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    model2/player/note_code[1]_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  model2/player/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.991ns  (logic 0.867ns (28.985%)  route 2.124ns (71.015%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.425    -2.957    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y81         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.367    -2.590 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[2]/Q
                         net (fo=19, routed)          0.449    -2.140    model2/music1/Q[2]
    SLICE_X36Y86         LUT6 (Prop_lut6_I4_O)        0.100    -2.040 r  model2/music1/i___85/O
                         net (fo=1, routed)           0.365    -1.675    model2/music1/i___85_n_0
    SLICE_X36Y86         LUT4 (Prop_lut4_I0_O)        0.100    -1.575 r  model2/music1/i___84/O
                         net (fo=1, routed)           0.537    -1.039    model2/player/music_pack[53]
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.100    -0.939 r  model2/player/note_code[5]_i_5/O
                         net (fo=1, routed)           0.301    -0.638    model2/player/note_code[5]_i_5_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.100    -0.538 r  model2/player/note_code[5]_i_2/O
                         net (fo=1, routed)           0.472    -0.066    model2/player/note_code[5]_i_2_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.100     0.034 r  model2/player/note_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.034    model2/player/note_code[5]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  model2/player/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.090ns  (logic 1.264ns (40.908%)  route 1.826ns (59.092%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.431    -2.951    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y87         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.367    -2.584 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=11, routed)          0.659    -1.925    model2/music1/Q[3]
    SLICE_X33Y87         LUT6 (Prop_lut6_I3_O)        0.100    -1.825 r  model2/music1/i___79/O
                         net (fo=1, routed)           0.541    -1.284    model2/music1/i___79_n_0
    SLICE_X33Y87         LUT4 (Prop_lut4_I0_O)        0.122    -1.162 r  model2/music1/i___78/O
                         net (fo=1, routed)           0.271    -0.891    model2/player/music_pack[50]
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.263    -0.628 r  model2/player/note_code[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.628    model2/player/note_code[2]_i_3_n_0
    SLICE_X35Y88         MUXF7 (Prop_muxf7_I0_O)      0.171    -0.457 r  model2/player/note_code_reg[2]_i_2/O
                         net (fo=1, routed)           0.355    -0.102    model2/player/note_code_reg[2]_i_2_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.241     0.139 r  model2/player/note_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.139    model2/player/note_code[2]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  model2/player/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.234ns  (logic 1.057ns (32.679%)  route 2.177ns (67.321%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.432    -2.950    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X36Y88         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.367    -2.583 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[10]/Q
                         net (fo=19, routed)          0.642    -1.941    model2/music1/Q[10]
    SLICE_X33Y86         LUT6 (Prop_lut6_I2_O)        0.100    -1.841 r  model2/music1/i___57/O
                         net (fo=1, routed)           0.405    -1.436    model2/music1/i___57_n_0
    SLICE_X32Y86         LUT4 (Prop_lut4_I0_O)        0.122    -1.314 r  model2/music1/i___56/O
                         net (fo=1, routed)           0.263    -1.051    model2/player/music_pack[37]
    SLICE_X32Y87         LUT6 (Prop_lut6_I1_O)        0.268    -0.783 r  model2/player/note_code[3]_i_6/O
                         net (fo=1, routed)           0.342    -0.441    model2/player/note_code[3]_i_6_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I2_O)        0.100    -0.341 r  model2/player/note_code[3]_i_2/O
                         net (fo=1, routed)           0.525     0.185    model2/player/note_code[3]_i_2_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.100     0.285 r  model2/player/note_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.285    model2/player/note_code[3]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  model2/player/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.247ns  (logic 0.867ns (26.701%)  route 2.380ns (73.299%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.432    -2.950    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X36Y88         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.367    -2.583 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[15]/Q
                         net (fo=11, routed)          0.669    -1.914    model2/music1/Q[15]
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.100    -1.814 r  model2/music1/i___48/O
                         net (fo=1, routed)           0.369    -1.445    model2/music1/i___48_n_0
    SLICE_X30Y90         LUT4 (Prop_lut4_I0_O)        0.100    -1.345 r  model2/music1/i___47/O
                         net (fo=1, routed)           0.258    -1.087    model2/player/music_pack[31]
    SLICE_X29Y90         LUT6 (Prop_lut6_I3_O)        0.100    -0.987 r  model2/player/note_code[4]_i_7/O
                         net (fo=1, routed)           0.425    -0.562    model2/player/note_code[4]_i_7_n_0
    SLICE_X30Y90         LUT6 (Prop_lut6_I3_O)        0.100    -0.462 r  model2/player/note_code[4]_i_2/O
                         net (fo=1, routed)           0.659     0.197    model2/player/note_code[4]_i_2_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.100     0.297 r  model2/player/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.297    model2/player/note_code[4]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  model2/player/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.595ns  (logic 1.215ns (33.798%)  route 2.380ns (66.202%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.431    -2.951    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y87         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.367    -2.584 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[1]/Q
                         net (fo=14, routed)          0.310    -2.273    model2/music1/Q[1]
    SLICE_X36Y86         LUT6 (Prop_lut6_I4_O)        0.100    -2.173 r  model2/music1/i___86_i_1/O
                         net (fo=1, routed)           0.400    -1.773    model2/music1/i___86_i_1_n_0
    SLICE_X36Y86         LUT4 (Prop_lut4_I0_O)        0.095    -1.678 r  model2/music1/i___86/O
                         net (fo=1, routed)           0.657    -1.021    model2/player/music_pack[54]
    SLICE_X36Y87         LUT5 (Prop_lut5_I3_O)        0.285    -0.736 r  model2/player/note_code[6]_i_4/O
                         net (fo=1, routed)           0.662    -0.074    model2/player/note_code[6]_i_4_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I3_O)        0.268     0.194 r  model2/player/note_code[6]_i_2/O
                         net (fo=1, routed)           0.350     0.544    model2/player/note_code[6]_i_2_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.100     0.644 r  model2/player/note_code[6]_i_1/O
                         net (fo=1, routed)           0.000     0.644    model2/player/note_code[6]_i_1_n_0
    SLICE_X34Y87         FDRE                                         r  model2/player/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/music_replayer/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 0.547ns (31.802%)  route 1.173ns (68.198%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.554    -0.854    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y81         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/Q
                         net (fo=19, routed)          0.273    -0.440    model3_user1/studyer/music1/note_code[2]_i_90_0[5]
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.395 r  model3_user1/studyer/music1/note_code[3]_i_177/O
                         net (fo=1, routed)           0.082    -0.313    model3_user1/studyer/music1/note_code[3]_i_177_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  model3_user1/studyer/music1/note_code[3]_i_92/O
                         net (fo=2, routed)           0.292     0.025    model3_user1/studyer/music1/music1/music_pack[59]
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.045     0.070 r  model3_user1/studyer/music1/music1/note_code[3]_i_41/O
                         net (fo=1, routed)           0.000     0.070    model3_user1/studyer/music1/music1/note_code[3]_i_41_n_0
    SLICE_X31Y79         MUXF7 (Prop_muxf7_I1_O)      0.074     0.144 r  model3_user1/studyer/music1/music1/note_code_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     0.144    model3_user1/studyer/music1/music1/note_code_reg[3]_i_18_n_0
    SLICE_X31Y79         MUXF8 (Prop_muxf8_I0_O)      0.023     0.167 r  model3_user1/studyer/music1/music1/note_code_reg[3]_i_7/O
                         net (fo=1, routed)           0.526     0.692    model3_user1/studyer/music1/music1/note_code_reg[3]_i_7_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.112     0.804 r  model3_user1/studyer/music1/music1/note_code[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.804    model3_user1/studyer/music1/music1/note_code[3]_i_2__0_n_0
    SLICE_X38Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     0.866 r  model3_user1/studyer/music1/music1/note_code_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.866    model3_user1/studyer/music_replayer/D[3]
    SLICE_X38Y62         FDRE                                         r  model3_user1/studyer/music_replayer/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 0.475ns (27.125%)  route 1.276ns (72.875%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.560    -0.848    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y92         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.720 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/Q
                         net (fo=19, routed)          0.434    -0.286    model2/music1/Q[30]
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.098    -0.188 r  model2/music1/note_code[7]_i_14/O
                         net (fo=1, routed)           0.160    -0.028    model2/music1/note_code[7]_i_14_n_0
    SLICE_X34Y86         LUT4 (Prop_lut4_I3_O)        0.048     0.020 r  model2/music1/note_code[7]_i_12/O
                         net (fo=1, routed)           0.125     0.146    model2/player/music_pack[6]
    SLICE_X34Y86         LUT5 (Prop_lut5_I4_O)        0.111     0.257 r  model2/player/note_code[7]_i_8/O
                         net (fo=1, routed)           0.257     0.514    model2/player/note_code[7]_i_8_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I4_O)        0.045     0.559 r  model2/player/note_code[7]_i_3/O
                         net (fo=1, routed)           0.299     0.858    model2/player/note_code[7]_i_3_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.903 r  model2/player/note_code[7]_i_2/O
                         net (fo=1, routed)           0.000     0.903    model2/player/note_code[7]_i_2_n_0
    SLICE_X35Y90         FDRE                                         r  model2/player/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/music_replayer/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 0.540ns (30.384%)  route 1.237ns (69.616%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.554    -0.854    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y81         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/Q
                         net (fo=16, routed)          0.217    -0.496    model3_user1/studyer/music1/note_code[2]_i_90_0[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.451 r  model3_user1/studyer/music1/note_code[7]_i_169/O
                         net (fo=1, routed)           0.097    -0.354    model3_user1/studyer/music1/note_code[7]_i_169_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.309 r  model3_user1/studyer/music1/note_code[7]_i_87/O
                         net (fo=2, routed)           0.334     0.025    model3_user1/studyer/music1/music1/music_pack[71]
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.045     0.070 r  model3_user1/studyer/music1/music1/note_code[7]_i_43/O
                         net (fo=1, routed)           0.000     0.070    model3_user1/studyer/music1/music1/note_code[7]_i_43_n_0
    SLICE_X32Y81         MUXF7 (Prop_muxf7_I0_O)      0.062     0.132 r  model3_user1/studyer/music1/music1/note_code_reg[7]_i_20__0/O
                         net (fo=1, routed)           0.000     0.132    model3_user1/studyer/music1/music1/note_code_reg[7]_i_20__0_n_0
    SLICE_X32Y81         MUXF8 (Prop_muxf8_I1_O)      0.019     0.151 r  model3_user1/studyer/music1/music1/note_code_reg[7]_i_8/O
                         net (fo=1, routed)           0.589     0.741    model3_user1/studyer/music1/music1/note_code_reg[7]_i_8_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.112     0.853 r  model3_user1/studyer/music1/music1/note_code[7]_i_3__1/O
                         net (fo=1, routed)           0.000     0.853    model3_user1/studyer/music1/music1/note_code[7]_i_3__1_n_0
    SLICE_X40Y62         MUXF7 (Prop_muxf7_I0_O)      0.071     0.924 r  model3_user1/studyer/music1/music1/note_code_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.924    model3_user1/studyer/music_replayer/D[7]
    SLICE_X40Y62         FDRE                                         r  model3_user1/studyer/music_replayer/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 0.411ns (21.867%)  route 1.469ns (78.133%))
  Logic Levels:           6  (LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.554    -0.854    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X37Y81         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/Q
                         net (fo=16, routed)          0.217    -0.496    model3_user1/studyer/music1/note_code[2]_i_90_0[0]
    SLICE_X36Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.451 r  model3_user1/studyer/music1/note_code[7]_i_169/O
                         net (fo=1, routed)           0.097    -0.354    model3_user1/studyer/music1/note_code[7]_i_169_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.309 r  model3_user1/studyer/music1/note_code[7]_i_87/O
                         net (fo=2, routed)           0.252    -0.057    model3_user1/studyer/music1/music1/music_pack[71]
    SLICE_X43Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.012 r  model3_user1/studyer/music1/music1/note_code[7]_i_31/O
                         net (fo=1, routed)           0.135     0.122    model3_user1/studyer/music1/music1/note_code[7]_i_31_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.045     0.167 f  model3_user1/studyer/music1/music1/note_code[7]_i_12/O
                         net (fo=1, routed)           0.686     0.854    model3_user1/studyer/music1/music1/note_code[7]_i_12_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.899 f  model3_user1/studyer/music1/music1/note_code[7]_i_5__0/O
                         net (fo=1, routed)           0.082     0.981    model3_user1/studyer/studyer/note_code_reg[7]_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.026 r  model3_user1/studyer/studyer/note_code[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.026    model3_user1/studyer/studyer/note_code[7]_i_2__0_n_0
    SLICE_X47Y66         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 3.992ns (66.388%)  route 2.021ns (33.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.632    -2.337    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X61Y36         FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           2.021     0.140    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         3.536     3.676 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     3.676    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.378ns (74.398%)  route 0.474ns (25.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.590    -0.818    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X61Y36         FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.474    -0.203    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         1.237     1.034 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     1.034    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     5.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.335 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.869    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     2.898 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     3.713    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     5.517    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.376 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.910    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.939 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     3.750    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -2.827    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.493ns  (logic 1.587ns (21.181%)  route 5.906ns (78.819%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.664     7.493    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X53Y99         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y99         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 1.587ns (21.221%)  route 5.892ns (78.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.650     7.479    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X54Y98         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 1.587ns (21.221%)  route 5.892ns (78.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.650     7.479    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X54Y98         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 1.587ns (21.221%)  route 5.892ns (78.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.650     7.479    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X54Y98         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.587ns (21.556%)  route 5.775ns (78.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.534     7.362    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X52Y98         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.587ns (21.556%)  route 5.775ns (78.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.534     7.362    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X52Y98         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.587ns (21.556%)  route 5.775ns (78.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.534     7.362    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X52Y98         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.587ns (21.556%)  route 5.775ns (78.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.534     7.362    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X52Y98         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X52Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.587ns (21.556%)  route 5.775ns (78.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.534     7.362    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X53Y98         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.587ns (21.556%)  route 5.775ns (78.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.534     7.362    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X53Y98         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.440    -2.829    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X53Y98         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.223ns (51.121%)  route 0.213ns (48.879%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         LDCE                         0.000     0.000 r  display_data_reg[5]/G
    SLICE_X52Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[5]/Q
                         net (fo=4, routed)           0.213     0.391    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][5]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.436 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.436    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 display_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.268ns (46.825%)  route 0.304ns (53.175%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         LDCE                         0.000     0.000 r  display_data_reg[6]/G
    SLICE_X52Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[6]/Q
                         net (fo=4, routed)           0.248     0.426    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][6]
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.471 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_3/O
                         net (fo=1, routed)           0.056     0.527    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_3_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.572 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.572    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X52Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 display_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.268ns (42.774%)  route 0.359ns (57.226%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         LDCE                         0.000     0.000 r  display_data_reg[3]/G
    SLICE_X52Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[3]/Q
                         net (fo=7, routed)           0.147     0.325    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.370 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_4/O
                         net (fo=1, routed)           0.211     0.582    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_4_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.627 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.627    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X53Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 display_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.268ns (40.245%)  route 0.398ns (59.755%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         LDCE                         0.000     0.000 r  display_data_reg[2]/G
    SLICE_X52Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[2]/Q
                         net (fo=2, routed)           0.174     0.352    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][2]
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.045     0.397 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=1, routed)           0.224     0.621    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.666 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.666    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 display_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.248ns (36.222%)  route 0.437ns (63.778%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         LDCE                         0.000     0.000 r  display_data_reg[0]/G
    SLICE_X48Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[0]/Q
                         net (fo=2, routed)           0.348     0.506    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][0]
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.045     0.551 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.089     0.640    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.685 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.685    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 display_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.268ns (36.994%)  route 0.456ns (63.006%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         LDCE                         0.000     0.000 r  display_data_reg[2]/G
    SLICE_X52Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[2]/Q
                         net (fo=2, routed)           0.174     0.352    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][2]
    SLICE_X52Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.397 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_6/O
                         net (fo=1, routed)           0.282     0.679    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_6_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.724 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.724    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.045ns (2.731%)  route 1.603ns (97.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.259     1.648    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X53Y95         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.045ns (2.731%)  route 1.603ns (97.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.259     1.648    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X52Y95         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.045ns (2.604%)  route 1.683ns (97.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.339     1.728    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X52Y96         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X52Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.045ns (2.604%)  route 1.683ns (97.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.339     1.728    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X53Y96         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.832    -1.229    vga_display_inst/vga_pic_inst/CLK
    SLICE_X53Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.850ns  (logic 1.464ns (51.357%)  route 1.386ns (48.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           1.386     2.850    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X56Y39         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451    -2.930    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X56Y39         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.232ns (28.111%)  route 0.592ns (71.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           0.592     0.824    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X56Y39         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=582, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.835    -1.268    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X56Y39         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





