

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl24/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:24 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7c107ad7564464849abebcc6a8942f69  /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad "
Parsing file _cuobjdump_complete_output_6CUOUm
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compresslPf : hostFun 0x0x401b90, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7extractlPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7extractlPf'...
GPGPU-Sim PTX: reconvergence points for _Z7extractlPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:74) @%p1 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:105) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7extractlPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7extractlPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z7preparelPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z7preparelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x168 (_1.ptx:130) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (_1.ptx:147) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7preparelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7preparelPfS_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37232_32_non_const_d_psum80" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37233_32_non_const_d_psum22128" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceliiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceliiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x208 (_1.ptx:172) @%p1 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:194) mov.u64 %rd1, __cuda___cuda_local_var_37232_32_non_const_d_psum80;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e0 (_1.ptx:204) @%p2 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x310 (_1.ptx:212) @%p3 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p4 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (_1.ptx:245) mov.u32 %r23, 511;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:247) @%p5 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x490 (_1.ptx:267) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (_1.ptx:271) @%p6 bra $Lt_2_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d8 (_1.ptx:279) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:306) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5b0 (_1.ptx:311) @%p8 bra $Lt_2_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:312) mov.u32 %r38, 511;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c8 (_1.ptx:314) @%p9 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x658 (_1.ptx:334) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6a0 (_1.ptx:348) @%p11 bra $Lt_2_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (_1.ptx:349) mov.u32 %r45, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6b8 (_1.ptx:351) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6e8 (_1.ptx:360) @%p13 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6f8 (_1.ptx:362) @%p14 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7c8 (_1.ptx:394) @%p15 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7e0 (_1.ptx:398) @%p16 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x820 (_1.ptx:407) @%p17 bra $Lt_2_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x8f0 (_1.ptx:437) @%p18 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceliiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceliiPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:510) @%p1 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (_1.ptx:518) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa28 (_1.ptx:521) @%p2 bra $Lt_3_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:649) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xce8 (_1.ptx:617) @!%p3 bra $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcf8 (_1.ptx:619) bra.uni $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe00 (_1.ptx:691) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe38 (_1.ptx:702) @%p2 bra $Lt_4_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:764) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8compresslPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compresslPf'...
GPGPU-Sim PTX: reconvergence points for _Z8compresslPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1040 (_1.ptx:787) @%p1 bra $Lt_5_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:858) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b0 (_1.ptx:803) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1100 (_1.ptx:815) @!%p3 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:823) mov.f32 %f8, 0fbf800000;     // -1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11c8 (_1.ptx:845) bra.uni $Lt_5_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX: ... end of reconvergence points for _Z8compresslPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compresslPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_k1phvA"
Running: cat _ptx_k1phvA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_KrGHdP
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_KrGHdP --output-file  /dev/null 2> _ptx_k1phvAinfo"
GPGPU-Sim PTX: Kernel '_Z8compresslPf' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_' : regs=20, lmem=0, smem=0, cmem=160
GPGPU-Sim PTX: Kernel '_Z6reduceliiPfS_' : regs=14, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z7preparelPfS_S_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7extractlPf' : regs=6, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_k1phvA _ptx2_KrGHdP _ptx_k1phvAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_ : hostFun 0x0x4013d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_ : hostFun 0x0x4015d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceliiPfS_ : hostFun 0x0x401690, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7preparelPfS_S_ : hostFun 0x0x401c50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7extractlPf : hostFun 0x0x401bf0, fat_cubin_handle = 1
The file was not opened for reading

GPGPU-Sim PTX: cudaLaunch for 0x0x401bf0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7extractlPf' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel '_Z7extractlPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(42,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 130880 (ipc=261.8) sim_rate=130880 (inst/sec) elapsed = 0:0:00:01 / Tue Mar 22 13:34:41 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(9,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(27,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 264928 (ipc=264.9) sim_rate=132464 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 13:34:42 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 385088 (ipc=256.7) sim_rate=128362 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:34:43 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(37,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(40,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(38,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2265,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2266,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2271,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2271,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2272,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2272,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2277,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2278,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2283,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2284,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2289,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2290,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2296,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2296,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2297,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2297,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2301,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2302,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2307,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2308,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2313,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2314,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2343,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2343,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2344,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2344,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2344,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2345,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2379,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2380,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(53,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2385,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2386,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2409,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2409,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2410,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2410,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2439,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2440,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2451,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2452,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2457,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2458,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2480,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2481,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2481,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2481,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2482,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2482,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2487,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2487,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2488,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2488,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2499,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2500,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 937504 (ipc=375.0) sim_rate=234376 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 13:34:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2505,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2506,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2514,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2515,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2517,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2518,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(69,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2531,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2532,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2533,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2535,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2536,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2536,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2537,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2553,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2554,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2560,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2561,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2563,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2564,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2566,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2567,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2580,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2581,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2609,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2610,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2611,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2612,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2613,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2614,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2617,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2618,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2631,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2632,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2645,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2646,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(66,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(45,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(60,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1252544 (ipc=417.5) sim_rate=208757 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:34:46 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(79,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3276,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3277,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3287,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3288,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3289,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3290,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3309,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3311,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3312,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(92,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3322,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3323,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3335,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3336,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3347,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3348,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3359,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3360,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3368,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3369,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3369,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3370,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3370,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3372,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3373,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3374,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3375,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3457,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3458,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(82,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1564768 (ipc=447.1) sim_rate=223538 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:34:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3585,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3586,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3607,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3608,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3619,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3620,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(101,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3636,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3637,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3647,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3648,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3660,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3661,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3684,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3685,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3707,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3708,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3720,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3721,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3742,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3743,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3757,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3758,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(85,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3794,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3795,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3822,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3823,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3840,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3841,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3847,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3848,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3884,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3885,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3888,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3889,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(119,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3928,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3929,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3969,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3970,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3987,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3988,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3990,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3991,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1865952 (ipc=466.5) sim_rate=233244 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:34:48 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4014,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4015,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4023,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4024,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4036,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4037,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4044,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4045,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4052,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4052,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4053,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4053,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(96,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4092,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4093,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4094,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4095,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(102,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4342,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4343,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(112,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 2186848 (ipc=486.0) sim_rate=242983 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:34:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4541,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4542,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4545,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4546,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4575,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4576,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4647,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4648,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4651,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4652,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4657,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4658,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4673,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4674,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4685,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4686,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4701,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4702,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4713,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4713,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4714,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4714,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(117,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4720,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4721,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4780,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4781,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4789,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4790,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4838,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4839,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(105,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4899,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4900,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4927,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4928,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4933,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4934,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4935,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4936,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4937,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4938,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4942,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4943,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4955,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4956,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4980,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4981,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4981,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4982,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(135,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2510368 (ipc=502.1) sim_rate=228215 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:34:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5013,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5014,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5048,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5049,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5069,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5070,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5076,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5077,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5087,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5088,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(162,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5139,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5140,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5163,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5164,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5216,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5217,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(140,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5342,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5343,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5364,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5365,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5386,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5387,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5409,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5410,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5410,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5411,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(170,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5454,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5455,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5456,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5457,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5461,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5462,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5481,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5482,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5495,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5496,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2834304 (ipc=515.3) sim_rate=236192 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:34:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5531,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5532,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5546,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5547,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(153,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5703,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5704,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5734,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5735,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5742,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5743,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(161,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5756,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5757,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5784,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5785,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5797,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5798,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5841,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5842,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5859,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5860,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5867,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5868,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(161,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5906,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5907,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5937,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5938,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5953,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5954,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5962,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5963,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 3167616 (ipc=527.9) sim_rate=243662 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:34:53 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6005,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6006,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6023,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6024,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6034,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6035,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(177,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6114,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6115,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6118,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6119,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6124,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6125,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6170,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6171,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6190,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6191,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6194,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6195,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(194,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6210,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6211,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6224,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6225,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6235,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6236,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6237,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6238,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6247,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6248,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6273,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6274,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6277,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6278,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(202,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6352,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6353,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6468,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6469,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(206,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 3483840 (ipc=536.0) sim_rate=232256 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:34:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6526,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6527,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6589,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6590,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6591,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6591,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6592,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6592,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(193,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6688,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6689,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6726,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6727,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6754,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6755,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(216,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6825,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6826,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6834,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6835,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6866,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6867,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6867,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6868,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6930,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6931,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6942,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6943,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6946,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6947,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6968,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6969,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(200,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 3788832 (ipc=541.3) sim_rate=236802 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:34:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7008,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7009,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7020,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7021,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7036,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7037,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7041,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7042,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7076,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7077,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7101,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7102,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(204,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7138,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7139,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7152,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7153,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7188,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7189,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7203,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7204,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7241,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7242,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(215,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7276,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7277,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7283,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7284,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7309,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7310,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7317,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7318,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7360,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7361,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(198,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7469,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7470,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7483,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7484,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7493,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7494,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 4112288 (ipc=548.3) sim_rate=241899 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:34:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7525,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7526,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7527,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7528,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7573,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7574,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7577,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7578,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(243,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7593,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7593,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7594,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7594,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7627,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7628,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7669,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7670,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7707,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7708,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7712,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7713,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(248,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7803,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7804,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7819,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7820,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7860,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7861,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(222,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7905,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7906,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7909,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7930,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7931,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7942,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7943,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 4430752 (ipc=553.8) sim_rate=233197 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:34:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8030,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8031,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(258,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8077,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8078,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8122,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8123,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8163,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8164,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8189,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8190,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(231,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8201,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8202,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8212,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8213,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8226,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8227,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8297,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8298,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(265,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8349,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8359,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8360,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8392,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8393,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8399,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8400,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8412,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8413,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8420,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8421,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8470,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8471,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8471,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8495,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8496,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8496,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8497,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 4745504 (ipc=558.3) sim_rate=237275 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:35:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8502,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8503,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(266,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8549,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8550,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8612,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8613,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8614,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8615,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8618,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8619,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8620,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8621,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(242,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8744,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8745,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8757,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8758,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8771,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8771,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8772,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8772,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(279,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8852,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8853,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8865,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8866,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8895,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8896,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8899,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8900,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(268,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8946,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8947,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8993,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8994,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 5073472 (ipc=563.7) sim_rate=241593 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:35:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9025,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9026,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9031,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9032,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9040,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9041,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9090,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9091,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(294,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9119,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9120,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9151,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9152,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9152,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9153,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9196,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9197,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(296,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9287,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9288,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9337,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9347,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9348,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9353,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9354,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9371,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9372,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9388,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9389,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(277,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9411,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9412,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9415,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9416,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9446,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9447,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 5395648 (ipc=568.0) sim_rate=234593 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:35:03 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(282,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9549,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9550,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9552,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9553,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9599,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9600,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9620,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9621,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9658,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9659,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9680,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9681,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(287,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9747,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9748,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9786,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9786,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9787,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9787,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9788,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9789,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9800,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9800,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9801,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9801,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9833,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9834,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(319,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9898,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9899,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9918,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9919,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9948,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9949,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9951,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9952,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9966,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9967,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9991,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9992,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(307,0,0) tid=(351,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 5720448 (ipc=572.0) sim_rate=238352 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:35:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10011,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10012,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10031,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10032,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10063,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10064,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(301,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10151,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10152,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10157,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10158,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10180,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10181,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10181,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10182,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10187,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10188,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10221,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10222,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10234,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10235,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(317,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10294,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10295,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10319,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10320,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10360,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10361,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10368,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10369,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10381,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10382,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10438,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10439,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(326,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10492,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10493,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 6040224 (ipc=575.3) sim_rate=241608 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:35:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10525,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10526,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10579,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10580,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(326,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10621,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10622,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10697,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10698,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10707,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10708,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10748,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10749,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10772,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10773,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(316,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10781,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10782,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10811,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10815,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10816,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10821,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10822,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10833,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10834,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10897,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10898,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10901,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10902,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(361,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10942,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10943,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10986,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10987,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 6357664 (ipc=578.0) sim_rate=235469 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 13:35:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11009,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11010,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11012,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11013,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11024,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11025,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11049,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11050,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(337,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11094,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11095,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11126,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11127,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11198,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11199,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11214,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11215,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(354,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11228,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11229,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11272,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11273,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11273,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11274,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11283,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11284,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11371,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11372,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11378,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11379,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(354,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11407,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11408,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11417,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11418,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11422,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11423,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11430,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11431,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11439,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11440,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11447,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11448,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11487,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11488,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 6673344 (ipc=580.3) sim_rate=238333 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 13:35:08 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(346,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11536,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11537,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11584,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11585,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11620,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11621,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11641,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11642,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(367,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11708,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11709,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11787,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11788,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11822,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11823,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(362,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11895,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11896,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11913,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11914,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11930,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11931,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11936,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11937,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11971,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11972,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(393,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 6995424 (ipc=583.0) sim_rate=233180 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:35:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12009,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12010,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12031,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12032,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12077,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12078,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12104,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12105,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12127,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12128,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12145,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12145,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12146,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12146,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12146,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12147,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(394,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12202,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12203,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12204,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12205,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12210,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12211,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12246,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12247,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12270,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12271,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12278,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12279,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(389,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12297,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12298,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12335,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12336,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12340,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12341,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12343,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12344,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12423,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12424,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12437,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12438,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12438,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12439,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(392,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12473,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12474,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 7314528 (ipc=585.2) sim_rate=235952 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 13:35:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12573,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12574,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(388,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12604,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12605,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12634,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12635,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12643,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12644,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12645,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12646,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12655,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12656,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12718,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12719,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12723,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12724,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(392,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12809,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12810,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12822,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12823,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(388,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12935,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12936,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12972,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12973,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12996,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12997,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 7602048 (ipc=584.8) sim_rate=237564 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:35:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13000,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13001,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13054,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13055,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(415,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13177,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13178,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13183,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13184,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13191,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13192,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13233,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13234,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13234,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13235,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13253,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13254,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(411,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13261,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13262,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13278,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13279,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13286,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13287,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13394,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13395,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13396,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13397,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13398,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13399,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(422,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13476,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13477,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 7917824 (ipc=586.5) sim_rate=232877 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:35:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13527,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13528,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13563,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13564,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(418,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13576,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13580,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13612,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13616,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13633,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13654,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13670,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13736,0), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(426,0,0) tid=(391,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13772,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13790,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13791,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13792,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13818,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13820,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13876,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13906,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13962,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13964,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13989,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 8153684 (ipc=582.4) sim_rate=232962 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:35:15 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14000,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14015,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14016,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(444,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14084,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14090,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14130,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14209,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14228,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14242,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14280,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14295,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14310,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14324,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(442,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14440,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14465,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14494,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14512,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14526,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14527,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14529,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14553,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14605,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14702,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7extractlPf' finished on shader 8.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7preparelPfS_S_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7extractlPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 14765
gpu_sim_insn = 8281816
gpu_ipc =     560.9086
gpu_tot_sim_cycle = 14765
gpu_tot_sim_insn = 8281816
gpu_tot_ipc =     560.9086
gpu_tot_issued_cta = 450
gpu_stall_dramfull = 1170
gpu_stall_icnt2sh    = 20731
gpu_total_sim_rate=236623

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 136605
	L1I_total_cache_misses = 1272
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4200
L1D_cache:
	L1D_cache_core[0]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 561
	L1D_cache_core[1]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 785
	L1D_cache_core[2]: Access = 930, Miss = 465, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 451
	L1D_cache_core[3]: Access = 928, Miss = 464, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 582
	L1D_cache_core[4]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 568
	L1D_cache_core[5]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 586
	L1D_cache_core[6]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 477
	L1D_cache_core[7]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[8]: Access = 992, Miss = 496, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[9]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 575
	L1D_cache_core[10]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 616
	L1D_cache_core[11]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 675
	L1D_cache_core[12]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 709
	L1D_cache_core[13]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 494
	L1D_cache_core[14]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 976
	L1D_total_cache_accesses = 14370
	L1D_total_cache_misses = 7185
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 9212
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 14385
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0334
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3255
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6223
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13905
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2989
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 135333
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4200
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 
gpgpu_n_tot_thrd_icount = 8511840
gpgpu_n_tot_w_icount = 265995
gpgpu_n_stall_shd_mem = 12467
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7185
gpgpu_n_mem_write_global = 7185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229916
gpgpu_n_store_insn = 229916
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460316
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3255
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3255
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9212
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79627	W0_Idle:16532	W0_Scoreboard:70850	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:27	W29:0	W30:0	W31:0	W32:265968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57480 {8:7185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 977160 {136:7185,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977160 {136:7185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57480 {8:7185,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 195 
maxdqlatency = 0 
maxmflatency = 668 
averagemflatency = 240 
max_icnt2mem_latency = 198 
max_icnt2sh_latency = 14764 
mrq_lat_table:4142 	562 	486 	524 	648 	888 	821 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7017 	7272 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9709 	3658 	462 	489 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1772 	3391 	1911 	126 	0 	0 	0 	6 	1430 	2243 	3506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5784      5732      5439      5485      5346      5320      5646      5688      6310      6192      5618      5596      5707      5830      5422      5387 
dram[1]:      5816      5676      5446      5533      5347      5330      5698      5659      6316      6184      5610      5594      5941      5815      5425      5390 
dram[2]:      5814      5730      5389      5419      5340      5347      5671      5673      6301      6329      5600      5655      5911      5866      5424      5373 
dram[3]:      5796      5685      5476      5454      5328      5344      5706      5667      6082      6354      5625      5578      5944      5862      5431      5397 
dram[4]:      5729      5681      5523      5424      5328      5324      5701      5663      6273      6196      5603      5575      5813      5853      5368      5399 
dram[5]:      5727      5705      5515      5446      5328      5330      5704      5680      6316      6214      5600      5486      5810      5854      5373      5397 
average row accesses per activate:
dram[0]: 13.400000 32.000000 32.000000 32.000000  6.000000  5.600000  8.000000  9.846154  6.400000  7.529412 11.250000 11.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 21.666666 32.000000 32.000000 32.000000  4.666667  4.666667  9.142858  9.142858  6.400000  6.736842  8.800000 12.571428 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000  5.250000  5.500000  6.400000  9.846154  6.736842  6.400000  7.333333  8.800000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000  5.250000  4.400000  6.400000  8.000000  5.818182  7.111111  6.285714  7.333333 32.000000 32.000000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000  6.461538  5.176471  8.000000  8.000000  6.400000  6.400000 11.000000  9.777778 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000  5.600000  4.888889  8.000000  8.000000  6.400000  5.818182 11.000000  8.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 8230/840 = 9.797619
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        77        76        64        64        64        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        76        76        64        64        64        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[3]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[5]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
total reads: 7189
bank skew: 96/64 = 1.50
chip skew: 1200/1197 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        13        12         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        12        12         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
total reads: 1041
min_bank_accesses = 0!
chip skew: 174/172 = 1.01
average mf latency per bank:
dram[0]:        475       452       447       445       402       403       399       423       385       378       431       412       488       470       437       451
dram[1]:        439       454       457       447       411       403       410       409       383       371       402       414       464       474       450       455
dram[2]:        448       429       457       444       414       396       416       442       376       382       418       411       465       458       454       443
dram[3]:        447       443       444       449       408       400       410       423       379       376       417       412       469       463       454       458
dram[4]:        445       442       434       454       400       404       406       420       380       376       395       419       454       462       431       451
dram[5]:        453       438       443       452       403       412       400       402       372       369       386       415       450       464       444       459
maximum mf latency per bank:
dram[0]:        320       372       327       353       371       359       470       589       466       446       487       437       543       412       330       366
dram[1]:        356       387       367       329       378       366       525       504       521       450       394       427       417       432       353       355
dram[2]:        362       309       333       342       378       376       545       668       487       477       425       388       448       425       367       373
dram[3]:        368       323       325       340       376       376       505       635       450       486       432       417       458       470       325       378
dram[4]:        361       333       325       390       375       459       527       576       532       530       395       399       438       474       321       390
dram[5]:        369       327       357       357       398       403       544       524       536       385       397       418       369       461       355       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19489 n_nop=16499 n_act=130 n_pre=114 n_req=1373 n_rd=2400 n_write=346 bw_util=0.2818
n_activity=11796 dram_eff=0.4656
bk0: 134a 19028i bk1: 128a 19051i bk2: 128a 19143i bk3: 128a 19051i bk4: 148a 18500i bk5: 148a 18344i bk6: 192a 17742i bk7: 192a 17567i bk8: 192a 17783i bk9: 192a 17654i bk10: 154a 18592i bk11: 152a 18297i bk12: 128a 19025i bk13: 128a 18894i bk14: 128a 19015i bk15: 128a 18868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.78942
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19489 n_nop=16493 n_act=137 n_pre=121 n_req=1369 n_rd=2394 n_write=344 bw_util=0.281
n_activity=11917 dram_eff=0.4595
bk0: 130a 19119i bk1: 128a 19066i bk2: 128a 19108i bk3: 128a 19008i bk4: 148a 18396i bk5: 148a 18384i bk6: 192a 17702i bk7: 192a 17579i bk8: 192a 17727i bk9: 192a 17700i bk10: 152a 18426i bk11: 152a 18299i bk12: 128a 18932i bk13: 128a 18825i bk14: 128a 19051i bk15: 128a 18903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.76222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19489 n_nop=16477 n_act=142 n_pre=126 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2816
n_activity=11955 dram_eff=0.4591
bk0: 128a 19146i bk1: 128a 19062i bk2: 128a 19129i bk3: 128a 18990i bk4: 148a 18348i bk5: 152a 18301i bk6: 192a 17578i bk7: 192a 17822i bk8: 192a 17824i bk9: 192a 17653i bk10: 152a 18437i bk11: 152a 18255i bk12: 128a 18948i bk13: 128a 18777i bk14: 128a 19036i bk15: 128a 18820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.78126
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19489 n_nop=16453 n_act=154 n_pre=138 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2816
n_activity=11984 dram_eff=0.4579
bk0: 128a 19146i bk1: 128a 19020i bk2: 128a 19149i bk3: 128a 18976i bk4: 148a 18483i bk5: 152a 18105i bk6: 192a 17511i bk7: 192a 17579i bk8: 192a 17749i bk9: 192a 17739i bk10: 152a 18409i bk11: 152a 18215i bk12: 128a 18905i bk13: 128a 18773i bk14: 128a 19044i bk15: 128a 18863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.75704
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19489 n_nop=16491 n_act=135 n_pre=119 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2816
n_activity=11827 dram_eff=0.464
bk0: 128a 19145i bk1: 128a 19006i bk2: 128a 19151i bk3: 128a 19012i bk4: 148a 18630i bk5: 152a 18029i bk6: 192a 17861i bk7: 192a 17612i bk8: 192a 17925i bk9: 192a 17564i bk10: 152a 18501i bk11: 152a 18203i bk12: 128a 18948i bk13: 128a 18788i bk14: 128a 19032i bk15: 128a 18880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.94233
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19489 n_nop=16477 n_act=142 n_pre=126 n_req=1372 n_rd=2396 n_write=348 bw_util=0.2816
n_activity=11775 dram_eff=0.4661
bk0: 128a 19128i bk1: 128a 19029i bk2: 128a 19150i bk3: 128a 19022i bk4: 148a 18373i bk5: 152a 18142i bk6: 192a 17861i bk7: 192a 17684i bk8: 192a 17949i bk9: 192a 17557i bk10: 152a 18491i bk11: 152a 18192i bk12: 128a 18911i bk13: 128a 18750i bk14: 128a 18974i bk15: 128a 18858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.70465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1243, Miss = 602, Miss_rate = 0.484, Pending_hits = 9, Reservation_fails = 465
L2_cache_bank[1]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 68
L2_cache_bank[2]: Access = 1211, Miss = 599, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 159
L2_cache_bank[3]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 73
L2_cache_bank[5]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 110
L2_cache_bank[6]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 143
L2_cache_bank[8]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 131
L2_cache_bank[9]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 50
L2_cache_bank[10]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 117
L2_cache_bank[11]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14430
L2_total_cache_misses = 7189
L2_total_cache_miss_rate = 0.4982
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 1316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 879
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 337
L2_cache_data_port_util = 0.187
L2_cache_fill_port_util = 0.162

icnt_total_pkts_mem_to_simt=43380
icnt_total_pkts_simt_to_mem=43170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.088
	minimum = 6
	maximum = 122
Network latency average = 13.6917
	minimum = 6
	maximum = 118
Slowest packet = 23212
Flit latency average = 11.7563
	minimum = 6
	maximum = 114
Slowest flit = 69454
Fragmentation average = 0.00038115
	minimum = 0
	maximum = 11
Injected packet rate average = 0.0723934
	minimum = 0.0631222 (at node 1)
	maximum = 0.0841856 (at node 15)
Accepted packet rate average = 0.0723934
	minimum = 0.0631222 (at node 1)
	maximum = 0.0841856 (at node 15)
Injected flit rate average = 0.217105
	minimum = 0.188825 (at node 1)
	maximum = 0.25662 (at node 15)
Accepted flit rate average= 0.217105
	minimum = 0.189773 (at node 1)
	maximum = 0.246461 (at node 15)
Injected packet length average = 2.99896
Accepted packet length average = 2.99896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.088 (1 samples)
	minimum = 6 (1 samples)
	maximum = 122 (1 samples)
Network latency average = 13.6917 (1 samples)
	minimum = 6 (1 samples)
	maximum = 118 (1 samples)
Flit latency average = 11.7563 (1 samples)
	minimum = 6 (1 samples)
	maximum = 114 (1 samples)
Fragmentation average = 0.00038115 (1 samples)
	minimum = 0 (1 samples)
	maximum = 11 (1 samples)
Injected packet rate average = 0.0723934 (1 samples)
	minimum = 0.0631222 (1 samples)
	maximum = 0.0841856 (1 samples)
Accepted packet rate average = 0.0723934 (1 samples)
	minimum = 0.0631222 (1 samples)
	maximum = 0.0841856 (1 samples)
Injected flit rate average = 0.217105 (1 samples)
	minimum = 0.188825 (1 samples)
	maximum = 0.25662 (1 samples)
Accepted flit rate average = 0.217105 (1 samples)
	minimum = 0.189773 (1 samples)
	maximum = 0.246461 (1 samples)
Injected packet size average = 2.99896 (1 samples)
Accepted packet size average = 2.99896 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 236623 (inst/sec)
gpgpu_simulation_rate = 421 (cycle/sec)
kernel '_Z7preparelPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,14765)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,14765)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,14765)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,14765)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(7,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 15265  inst.: 8535256 (ipc=506.9) sim_rate=237090 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:35:16 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(16,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 15765  inst.: 8599000 (ipc=317.2) sim_rate=232405 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 13:35:17 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(30,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 16765  inst.: 8678488 (ipc=198.3) sim_rate=228381 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:35:18 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2718,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2719,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2740,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2741,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2967,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2968,14765)
GPGPU-Sim uArch: cycles simulated: 17765  inst.: 8741336 (ipc=153.2) sim_rate=224136 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:35:19 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(47,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3220,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3221,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3471,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3472,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3614,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3615,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3625,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3626,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3697,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3698,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3754,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3755,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3868,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3869,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3922,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3923,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3960,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3961,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3980,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3981,14765)
GPGPU-Sim uArch: cycles simulated: 18765  inst.: 8827864 (ipc=136.5) sim_rate=220696 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:35:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4026,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4027,14765)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(46,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4071,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4072,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4097,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4098,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4117,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4118,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4130,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4131,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4204,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4205,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4241,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4242,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4306,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4307,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4315,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4316,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4356,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4357,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4373,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4374,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4387,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4388,14765)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(68,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4585,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4586,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4599,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4600,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4631,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4632,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4752,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4753,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4759,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4760,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4843,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4844,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4851,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4852,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4860,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4861,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4909,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4910,14765)
GPGPU-Sim uArch: cycles simulated: 19765  inst.: 9012984 (ipc=146.2) sim_rate=219828 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:35:21 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(51,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5095,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5096,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5103,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5104,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5268,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5269,14765)
GPGPU-Sim uArch: cycles simulated: 20265  inst.: 9069752 (ipc=143.3) sim_rate=215946 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:35:22 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5506,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5507,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5639,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5640,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5708,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5709,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5749,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5750,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5751,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5752,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6033,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6034,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6035,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6036,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6040,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6041,14765)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(87,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6171,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6172,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6217,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6218,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6381,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6382,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6428,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6429,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6433,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6434,14765)
GPGPU-Sim uArch: cycles simulated: 21265  inst.: 9177304 (ipc=137.8) sim_rate=213425 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:35:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6637,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6638,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6675,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6676,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6799,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6800,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6840,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6841,14765)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(98,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7016,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7017,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7022,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7023,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7247,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7248,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7261,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7262,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7405,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7406,14765)
GPGPU-Sim uArch: cycles simulated: 22265  inst.: 9292344 (ipc=134.7) sim_rate=211189 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:35:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7579,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7580,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7582,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7583,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7591,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7592,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7593,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7594,14765)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(70,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7711,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7712,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7816,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7817,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7831,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7832,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7947,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7948,14765)
GPGPU-Sim uArch: cycles simulated: 22765  inst.: 9352920 (ipc=133.9) sim_rate=207842 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:35:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8049,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8050,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8077,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8078,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8115,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8116,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8391,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8392,14765)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(91,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8582,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8583,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8604,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8605,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8860,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8861,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8904,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8905,14765)
GPGPU-Sim uArch: cycles simulated: 23765  inst.: 9462648 (ipc=131.2) sim_rate=205709 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:35:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9290,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9291,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9440,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9441,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9453,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9454,14765)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(102,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9610,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9611,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9697,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9698,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9719,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9720,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9766,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9767,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9855,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9856,14765)
GPGPU-Sim uArch: cycles simulated: 24765  inst.: 9560376 (ipc=127.9) sim_rate=203412 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:35:27 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10146,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10147,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10391,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10392,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10416,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10417,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10422,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10423,14765)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(131,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10443,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10444,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10451,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10452,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10493,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10494,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10554,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10555,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10676,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10677,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10719,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10720,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10797,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10798,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10861,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10862,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10942,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10943,14765)
GPGPU-Sim uArch: cycles simulated: 25765  inst.: 9682488 (ipc=127.3) sim_rate=201718 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:35:28 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(122,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11127,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11128,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11173,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11174,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11224,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11225,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11353,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11354,14765)
GPGPU-Sim uArch: cycles simulated: 26265  inst.: 9732984 (ipc=126.2) sim_rate=198632 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:35:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11567,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11568,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11650,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11651,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11718,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11719,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11778,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11779,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11801,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11802,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11884,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11885,14765)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(150,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11941,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11942,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11943,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11944,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12131,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12132,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12272,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12273,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12281,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12282,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12464,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12465,14765)
GPGPU-Sim uArch: cycles simulated: 27265  inst.: 9867672 (ipc=126.9) sim_rate=197353 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:35:30 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12518,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12519,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12578,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12579,14765)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(158,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12795,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12796,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12903,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12904,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13005,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13006,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13069,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13070,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13166,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13167,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13173,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13174,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13270,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13271,14765)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(165,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 28265  inst.: 9993592 (ipc=126.8) sim_rate=195952 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:35:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13519,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13520,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13540,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13541,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13584,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13585,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13598,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13599,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13623,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13624,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13631,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13632,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13676,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13677,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13682,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13683,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13755,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13756,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13763,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13764,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13769,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13770,14765)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(176,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13863,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13864,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13889,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13890,14765)
GPGPU-Sim uArch: cycles simulated: 28765  inst.: 10104728 (ipc=130.2) sim_rate=194321 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:35:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14052,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14053,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14068,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14069,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14124,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14125,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14185,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14186,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14187,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14188,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14193,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14194,14765)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(136,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14488,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14489,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14553,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14554,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14558,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14559,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14562,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14563,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14700,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14701,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14705,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14706,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14709,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14710,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14753,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14754,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14968,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14969,14765)
GPGPU-Sim uArch: cycles simulated: 29765  inst.: 10263640 (ipc=132.1) sim_rate=193653 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:35:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15003,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15004,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15008,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15009,14765)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(181,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15060,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15061,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15111,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15112,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15200,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15201,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15350,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15351,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15385,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15386,14765)
GPGPU-Sim uArch: cycles simulated: 30265  inst.: 10340952 (ipc=132.8) sim_rate=191499 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 13:35:34 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15547,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15548,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15570,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15571,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15607,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15608,14765)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(190,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15633,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15634,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15673,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15674,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15768,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15769,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15881,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15882,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15941,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15942,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16003,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16004,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16200,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16201,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16205,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16206,14765)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(191,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16302,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16303,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16423,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16424,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16444,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16445,14765)
GPGPU-Sim uArch: cycles simulated: 31265  inst.: 10493336 (ipc=134.0) sim_rate=190787 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:35:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16561,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(16562,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16689,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16690,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16746,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16747,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16803,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16804,14765)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(207,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16913,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(16914,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16982,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16983,14765)
GPGPU-Sim uArch: cycles simulated: 31765  inst.: 10570872 (ipc=134.7) sim_rate=188765 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:35:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17045,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17046,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17108,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17109,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17115,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17116,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17165,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17166,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17182,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17183,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17197,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17198,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17225,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17226,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17252,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17253,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17293,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17294,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17359,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17360,14765)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(225,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17401,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17402,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17441,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17442,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17455,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17456,14765)
GPGPU-Sim uArch: cycles simulated: 32265  inst.: 10676632 (ipc=136.8) sim_rate=187309 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:35:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17538,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17539,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17763,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17764,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17830,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17831,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17895,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17896,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17946,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17947,14765)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(237,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18008,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18009,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18216,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18217,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18327,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18328,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18340,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18341,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18355,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18356,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18379,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18380,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18402,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18403,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18414,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18415,14765)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(243,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18493,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18494,14765)
GPGPU-Sim uArch: cycles simulated: 33265  inst.: 10841944 (ipc=138.4) sim_rate=186930 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:35:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18607,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18608,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18609,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18610,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18658,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18659,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18707,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18708,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18815,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18816,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18891,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18892,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18939,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18940,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18992,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18993,14765)
GPGPU-Sim uArch: cycles simulated: 33765  inst.: 10915928 (ipc=138.6) sim_rate=185015 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:35:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19001,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19002,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19044,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19045,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19100,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19101,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19101,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19102,14765)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(259,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19203,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19204,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19368,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19369,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19460,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19461,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19613,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19614,14765)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(235,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19806,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19807,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19828,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19829,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19875,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19876,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19913,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19914,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19973,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19974,14765)
GPGPU-Sim uArch: cycles simulated: 34765  inst.: 11075096 (ipc=139.7) sim_rate=184584 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:35:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20024,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20025,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20026,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20027,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20051,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20052,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20103,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20104,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20146,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20147,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20201,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20202,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20212,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20213,14765)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(273,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20307,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20308,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20390,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20391,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20497,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20498,14765)
GPGPU-Sim uArch: cycles simulated: 35265  inst.: 11166104 (ipc=140.7) sim_rate=183050 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:35:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20512,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20513,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20634,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20635,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20649,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20650,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20738,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20739,14765)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(270,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20819,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20820,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20916,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20917,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21063,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21064,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21144,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21145,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21158,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21159,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21238,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21239,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21242,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21243,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21303,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21304,14765)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(281,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21369,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21370,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21374,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21375,14765)
GPGPU-Sim uArch: cycles simulated: 36265  inst.: 11337048 (ipc=142.1) sim_rate=182855 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:35:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21606,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21607,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21614,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21615,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21672,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21673,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21674,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21675,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21708,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21709,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21773,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21774,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21817,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21818,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21874,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21875,14765)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(300,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 36765  inst.: 11420056 (ipc=142.6) sim_rate=181270 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:35:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22047,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22048,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22202,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22203,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22217,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22218,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22349,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22350,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22478,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22479,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22485,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22486,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22550,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22551,14765)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(307,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22772,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22773,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22916,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22917,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22964,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22965,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23016,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23017,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23121,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23122,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23126,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23127,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23175,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23176,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23193,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23194,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23233,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23234,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23284,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23285,14765)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(314,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23330,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23331,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23333,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23334,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23438,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23439,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23441,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23442,14765)
GPGPU-Sim uArch: cycles simulated: 38265  inst.: 11648280 (ipc=143.3) sim_rate=182004 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:35:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23501,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23502,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23512,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(23513,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23583,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23584,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23615,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23616,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23622,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23623,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23626,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23627,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23673,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23674,14765)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(310,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23769,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23770,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23858,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23859,14765)
GPGPU-Sim uArch: cycles simulated: 38765  inst.: 11752568 (ipc=144.6) sim_rate=180808 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 13:35:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24003,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24004,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24061,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24062,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24064,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24065,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24144,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24145,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24164,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24165,14765)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(332,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24485,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24486,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24537,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24538,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24559,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24560,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24609,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24610,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24659,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(24660,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24788,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24789,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24799,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24800,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24805,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24806,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24857,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24858,14765)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(342,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24911,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24912,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24960,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24961,14765)
GPGPU-Sim uArch: cycles simulated: 39765  inst.: 11906968 (ipc=145.0) sim_rate=180408 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 13:35:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25002,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25003,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25039,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25040,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25090,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25091,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25096,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25097,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25145,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25146,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25388,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25389,14765)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(352,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25444,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25445,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25559,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25560,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25585,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25586,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25606,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25607,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25638,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25639,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25650,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25651,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25690,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25691,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25815,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25816,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25860,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25861,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25934,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25935,14765)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(361,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 40765  inst.: 12084184 (ipc=146.2) sim_rate=180360 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 13:35:47 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26011,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26012,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26055,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26056,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26113,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26114,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26179,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26180,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26229,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26230,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26273,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26274,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26326,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26327,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26376,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26377,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26382,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26383,14765)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(369,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26483,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26484,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26497,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(26498,14765)
GPGPU-Sim uArch: cycles simulated: 41265  inst.: 12189560 (ipc=147.5) sim_rate=179258 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 13:35:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26548,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26549,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26559,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26560,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26688,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26689,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26775,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26776,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26993,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26994,14765)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(378,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 41765  inst.: 12268984 (ipc=147.7) sim_rate=177811 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 13:35:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (27151,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(27152,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27222,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27223,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27334,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27335,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27356,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27357,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27389,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27390,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27435,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27436,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27485,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27486,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27591,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27592,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27681,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27682,14765)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(386,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27774,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27775,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27778,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27779,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27788,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27789,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27804,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(27805,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27914,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27915,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27974,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27975,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27982,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27983,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27987,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27988,14765)
GPGPU-Sim uArch: cycles simulated: 42765  inst.: 12429848 (ipc=148.1) sim_rate=177569 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 13:35:50 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28047,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28048,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28056,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28057,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28060,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28061,14765)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(398,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28143,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28144,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28450,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28451,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28454,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28455,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28461,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28462,14765)
GPGPU-Sim uArch: cycles simulated: 43265  inst.: 12509816 (ipc=148.4) sim_rate=176194 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 13:35:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28546,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(28547,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28646,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28647,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28720,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28721,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28795,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28796,14765)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(384,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28863,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28864,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28930,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28931,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29067,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29068,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29075,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29076,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29184,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29185,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29198,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29199,14765)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29375,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29376,14765)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(410,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29452,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29453,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29455,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29456,14765)
GPGPU-Sim uArch: cycles simulated: 44265  inst.: 12667032 (ipc=148.7) sim_rate=175931 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 13:35:52 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29513,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29514,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29545,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29546,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29564,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29565,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29613,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29614,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29673,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29674,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29684,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29685,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29798,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29799,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29824,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29825,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29841,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29842,14765)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(407,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 44765  inst.: 12768760 (ipc=149.6) sim_rate=174914 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 13:35:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30001,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30002,14765)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30063,14765), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30064,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30066,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30067,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30107,14765), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30108,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30110,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30111,14765)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30290,14765), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30291,14765)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30353,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30354,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30440,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30441,14765)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30491,14765), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30492,14765)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(432,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30527,14765), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30528,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30563,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30564,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30703,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30704,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30755,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30756,14765)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30946,14765), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30947,14765)
GPGPU-Sim uArch: cycles simulated: 45765  inst.: 12920184 (ipc=149.6) sim_rate=174597 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 13:35:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31007,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31008,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31036,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31037,14765)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31063,14765), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31064,14765)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31069,14765), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31070,14765)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(442,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31125,14765), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31126,14765)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31231,14765), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(31232,14765)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31294,14765), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31295,14765)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31336,14765), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31337,14765)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31338,14765), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31339,14765)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31342,14765), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31343,14765)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31380,14765), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31381,14765)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31445,14765), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 46265  inst.: 13023272 (ipc=150.5) sim_rate=173643 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 13:35:55 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(438,0,0) tid=(419,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31715,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31765,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31822,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31870,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31895,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31947,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31981,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31989,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32227,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32316,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32377,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32383,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32399,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32448,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32491,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32538,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32544,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32598,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32605,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32730,14765), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32796,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32800,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32919,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32961,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32986,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32998,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: cycles simulated: 47765  inst.: 13114636 (ipc=146.4) sim_rate=172561 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 13:35:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33088,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33092,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33137,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33159,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33174,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33184,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (33327,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33342,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33415,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33444,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33471,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33511,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33573,14765), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33635,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33640,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33666,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33697,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33741,14765), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z7preparelPfS_S_' finished on shader 14.
kernel_name = _Z7preparelPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 33742
gpu_sim_insn = 4833076
gpu_ipc =     143.2362
gpu_tot_sim_cycle = 48507
gpu_tot_sim_insn = 13114892
gpu_tot_ipc =     270.3711
gpu_tot_issued_cta = 900
gpu_stall_dramfull = 151989
gpu_stall_icnt2sh    = 23871
gpu_total_sim_rate=172564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215730
	L1I_total_cache_misses = 1752
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7440
L1D_cache:
	L1D_cache_core[0]: Access = 2944, Miss = 1968, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 17974
	L1D_cache_core[1]: Access = 2848, Miss = 1904, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 19242
	L1D_cache_core[2]: Access = 2722, Miss = 1809, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 19920
	L1D_cache_core[3]: Access = 2784, Miss = 1856, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 15916
	L1D_cache_core[4]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 16987
	L1D_cache_core[5]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 20251
	L1D_cache_core[6]: Access = 2820, Miss = 1875, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 17724
	L1D_cache_core[7]: Access = 2976, Miss = 1984, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 16694
	L1D_cache_core[8]: Access = 2848, Miss = 1888, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 19750
	L1D_cache_core[9]: Access = 3008, Miss = 2016, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 18861
	L1D_cache_core[10]: Access = 2944, Miss = 1968, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 18001
	L1D_cache_core[11]: Access = 2752, Miss = 1824, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 20260
	L1D_cache_core[12]: Access = 2816, Miss = 1872, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 20366
	L1D_cache_core[13]: Access = 2944, Miss = 1968, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 17585
	L1D_cache_core[14]: Access = 2944, Miss = 1968, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 18404
	L1D_total_cache_accesses = 43110
	L1D_total_cache_misses = 28740
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 277935
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 43140
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3255
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 101660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42660
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 176275
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 213978
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1752
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7440
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
612, 612, 612, 612, 612, 612, 612, 612, 612, 612, 612, 612, 612, 612, 612, 612, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 
gpgpu_n_tot_thrd_icount = 13574880
gpgpu_n_tot_w_icount = 424215
gpgpu_n_stall_shd_mem = 281190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14370
gpgpu_n_mem_write_global = 21555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 689748
gpgpu_n_store_insn = 689748
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1380464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3255
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3255
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 277935
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:503064	W0_Idle:80199	W0_Scoreboard:426136	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:39	W29:0	W30:0	W31:0	W32:424176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114960 {8:14370,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2931480 {136:21555,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1954320 {136:14370,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172440 {8:21555,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1676 
maxdqlatency = 0 
maxmflatency = 2496 
averagemflatency = 638 
max_icnt2mem_latency = 1290 
max_icnt2sh_latency = 48506 
mrq_lat_table:15368 	1132 	1739 	2296 	4757 	6884 	8693 	7690 	1515 	216 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7019 	8558 	13628 	6728 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10769 	4454 	1556 	4676 	5491 	7711 	1329 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7343 	4764 	2131 	147 	0 	0 	0 	6 	1430 	2243 	3547 	6506 	7823 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	9 	44 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5784      5732      5439      5485      5346      5320      5646      5688      6310      6192      5618      5596      5707      5830      5422      5387 
dram[1]:      5816      5676      5446      5533      5347      5330      5698      5659      6316      6184      5610      5594      5941      5815      5425      5390 
dram[2]:      5814      5730      5389      5419      5340      5347      5671      5673      6301      6329      5600      5655      5911      5866      5424      5373 
dram[3]:      5796      5685      5476      5454      5328      5344      5706      5667      6082      6354      5625      5578      5944      5862      5431      5397 
dram[4]:      5729      5681      5523      5424      5328      5324      5701      5663      6273      6196      5603      5575      5813      5853      5368      5399 
dram[5]:      5727      5705      5515      5446      5328      5330      5704      5680      6316      6214      5600      5486      5810      5854      5373      5397 
average row accesses per activate:
dram[0]: 10.510204 12.487804 10.666667 10.240000 10.627451 10.188680 13.600000 15.111111 10.880000 12.952381  8.879311  8.982456 10.666667 12.190476 10.893617 15.515152 
dram[1]: 10.448979  9.481482  7.876923  9.481482  9.033334 10.150944 14.315789 16.000000 12.363636 12.363636  8.000000  8.982456 15.058824 11.636364 11.906977 14.222222 
dram[2]: 11.906977 12.800000 11.377778  7.876923 10.627451 10.666667 12.363636 12.363636  8.774194 11.333333  8.258064  7.641791 12.190476 11.377778 10.893617 10.448979 
dram[3]: 10.240000 10.240000 14.628572 10.240000 10.037037  9.543859 14.315789 10.880000 10.880000 10.880000  9.142858  7.267606 13.837838 11.377778 10.893617 11.377778 
dram[4]:  9.142858 10.893617 10.893617 10.666667  9.033334  9.543859 15.111111 11.826087 10.880000 11.333333  8.393442  8.062500 11.906977 13.128205 13.837838 11.906977 
dram[5]: 11.130435 10.893617  8.982456 12.190476 10.423077  9.890909 15.111111 12.952381 10.074074 11.333333  8.982456  8.322580 12.800000 13.128205 14.628572 13.837838 
average row locality = 50300/4639 = 10.842854
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       291       288       288       288       308       307       320       320       320       320       296       294       288       288       288       288 
dram[1]:       289       288       288       288       308       306       320       320       320       320       294       294       288       288       288       288 
dram[2]:       288       288       288       288       308       310       320       320       320       320       294       294       288       288       288       288 
dram[3]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[4]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[5]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
total reads: 28745
bank skew: 320/288 = 1.11
chip skew: 4792/4787 = 1.00
number of total write accesses:
dram[0]:       224       224       224       224       234       233       224       224       224       224       219       218       224       224       224       224 
dram[1]:       223       224       224       224       234       232       224       224       224       224       218       218       224       224       224       224 
dram[2]:       224       224       224       224       234       234       224       224       224       224       218       218       224       224       224       224 
dram[3]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[4]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[5]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
total reads: 21555
bank skew: 234/218 = 1.07
chip skew: 3594/3589 = 1.00
average mf latency per bank:
dram[0]:        457       490       444       479       437       467       436       487       438       474       459       471       450       478       467       472
dram[1]:        501       497       493       496       480       477       474       495       479       488       473       502       499       503       514       487
dram[2]:        463       450       447       437       425       416       443       457       434       446       436       436       431       447       431       438
dram[3]:        437       436       423       420       416       415       416       433       418       422       411       436       410       440       419       413
dram[4]:        495       540       484       542       473       540       491       520       485       527       491       541       483       539       494       553
dram[5]:        405       435       391       413       379       414       399       420       386       407       384       421       392       411       405       414
maximum mf latency per bank:
dram[0]:       1754      2496      1763      1869      1557      1941      1490      1797      1532      2046      1405      1784      1572      2070      1526      1777
dram[1]:       2055      1811      1663      1617      2025      1665      1906      1881      1661      1550      1645      1670      1875      2079      1766      1646
dram[2]:       2002      2173      1600      1696      1622      1568      1722      1650      1763      1618      1646      1697      1624      2015      1679      1579
dram[3]:       1854      2088      1621      1907      1552      1877      1492      1884      1817      1750      1524      1650      1362      1665      1702      1646
dram[4]:       1495      1928      1512      1976      1767      1923      1725      1710      1763      1763      1621      1652      1514      1728      1624      1597
dram[5]:       1671      1681      1542      1634      1416      1845      1554      1860      1570      1534      1621      1561      1718      1750      1623      1559

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64028 n_nop=45786 n_act=745 n_pre=729 n_req=8384 n_rd=9584 n_write=7184 bw_util=0.5238
n_activity=54933 dram_eff=0.6105
bk0: 582a 47871i bk1: 576a 47709i bk2: 576a 47700i bk3: 576a 47826i bk4: 616a 46590i bk5: 614a 45850i bk6: 640a 47356i bk7: 640a 46505i bk8: 640a 49316i bk9: 640a 47797i bk10: 592a 48987i bk11: 588a 48273i bk12: 576a 47597i bk13: 576a 47074i bk14: 576a 46922i bk15: 576a 46232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1786
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64028 n_nop=45746 n_act=773 n_pre=757 n_req=8376 n_rd=9574 n_write=7178 bw_util=0.5233
n_activity=55384 dram_eff=0.6049
bk0: 578a 48727i bk1: 576a 48391i bk2: 576a 47922i bk3: 576a 47272i bk4: 616a 46765i bk5: 612a 47351i bk6: 640a 48094i bk7: 640a 47394i bk8: 640a 48492i bk9: 640a 48338i bk10: 588a 48567i bk11: 588a 48561i bk12: 576a 47787i bk13: 576a 47177i bk14: 576a 46711i bk15: 576a 47039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.2345
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64028 n_nop=45670 n_act=805 n_pre=789 n_req=8382 n_rd=9580 n_write=7184 bw_util=0.5236
n_activity=54761 dram_eff=0.6123
bk0: 576a 48635i bk1: 576a 47860i bk2: 576a 48348i bk3: 576a 46538i bk4: 616a 46322i bk5: 620a 46883i bk6: 640a 47565i bk7: 640a 46563i bk8: 640a 47881i bk9: 640a 47603i bk10: 588a 48394i bk11: 588a 47727i bk12: 576a 47608i bk13: 576a 47219i bk14: 576a 46156i bk15: 576a 45336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64028 n_nop=45702 n_act=785 n_pre=769 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.5239
n_activity=54842 dram_eff=0.6116
bk0: 576a 48433i bk1: 576a 47944i bk2: 576a 48104i bk3: 576a 47107i bk4: 616a 46987i bk5: 620a 45580i bk6: 640a 46880i bk7: 640a 46119i bk8: 640a 48126i bk9: 640a 47851i bk10: 588a 49006i bk11: 592a 47476i bk12: 576a 47272i bk13: 576a 46438i bk14: 576a 46780i bk15: 576a 46135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0339
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x802a3880, atomic=0 1 entries : 0x7ef436c79810 :  mf: uid=612165, sid14:w13, part=4, addr=0x802a3880, load , size=128, unknown  status = IN_PARTITION_DRAM (48504), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64028 n_nop=45708 n_act=782 n_pre=766 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.5239
n_activity=55392 dram_eff=0.6056
bk0: 576a 48680i bk1: 576a 48364i bk2: 576a 48373i bk3: 576a 48169i bk4: 616a 47540i bk5: 620a 46490i bk6: 640a 48000i bk7: 640a 47287i bk8: 640a 48888i bk9: 640a 48334i bk10: 588a 48753i bk11: 592a 47971i bk12: 576a 47838i bk13: 576a 46917i bk14: 576a 47188i bk15: 576a 46396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.3265
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64028 n_nop=45774 n_act=749 n_pre=733 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.5239
n_activity=54692 dram_eff=0.6133
bk0: 576a 48484i bk1: 576a 47969i bk2: 576a 47946i bk3: 576a 47397i bk4: 616a 47089i bk5: 620a 46367i bk6: 640a 47837i bk7: 640a 46237i bk8: 640a 48417i bk9: 640a 48111i bk10: 588a 48918i bk11: 592a 47948i bk12: 576a 47710i bk13: 576a 47082i bk14: 576a 46813i bk15: 576a 46223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9872

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3040, Miss = 2399, Miss_rate = 0.789, Pending_hits = 9, Reservation_fails = 1645
L2_cache_bank[1]: Access = 2991, Miss = 2393, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1979
L2_cache_bank[2]: Access = 3021, Miss = 2395, Miss_rate = 0.793, Pending_hits = 6, Reservation_fails = 4528
L2_cache_bank[3]: Access = 2990, Miss = 2392, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 3852
L2_cache_bank[4]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1923
L2_cache_bank[5]: Access = 2996, Miss = 2396, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 2057
L2_cache_bank[6]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 974
L2_cache_bank[7]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1173
L2_cache_bank[8]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 4377
L2_cache_bank[9]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 4997
L2_cache_bank[10]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 760
L2_cache_bank[11]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 593
L2_total_cache_accesses = 36000
L2_total_cache_misses = 28745
L2_total_cache_miss_rate = 0.7985
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 28858
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10223
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18075
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 460
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.198

icnt_total_pkts_mem_to_simt=93750
icnt_total_pkts_simt_to_mem=122220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.089
	minimum = 6
	maximum = 758
Network latency average = 37.3925
	minimum = 6
	maximum = 658
Slowest packet = 30746
Flit latency average = 33.3048
	minimum = 6
	maximum = 658
Slowest flit = 113550
Fragmentation average = 1.12881
	minimum = 0
	maximum = 447
Injected packet rate average = 0.0473528
	minimum = 0.0398613 (at node 2)
	maximum = 0.0536423 (at node 17)
Accepted packet rate average = 0.0473528
	minimum = 0.0398613 (at node 2)
	maximum = 0.0536423 (at node 17)
Injected flit rate average = 0.142058
	minimum = 0.124059 (at node 18)
	maximum = 0.166943 (at node 9)
Accepted flit rate average= 0.142058
	minimum = 0.0930887 (at node 2)
	maximum = 0.195543 (at node 17)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.5885 (2 samples)
	minimum = 6 (2 samples)
	maximum = 440 (2 samples)
Network latency average = 25.5421 (2 samples)
	minimum = 6 (2 samples)
	maximum = 388 (2 samples)
Flit latency average = 22.5306 (2 samples)
	minimum = 6 (2 samples)
	maximum = 386 (2 samples)
Fragmentation average = 0.564597 (2 samples)
	minimum = 0 (2 samples)
	maximum = 229 (2 samples)
Injected packet rate average = 0.0598731 (2 samples)
	minimum = 0.0514918 (2 samples)
	maximum = 0.068914 (2 samples)
Accepted packet rate average = 0.0598731 (2 samples)
	minimum = 0.0514918 (2 samples)
	maximum = 0.068914 (2 samples)
Injected flit rate average = 0.179582 (2 samples)
	minimum = 0.156442 (2 samples)
	maximum = 0.211782 (2 samples)
Accepted flit rate average = 0.179582 (2 samples)
	minimum = 0.141431 (2 samples)
	maximum = 0.221002 (2 samples)
Injected packet size average = 2.99937 (2 samples)
Accepted packet size average = 2.99937 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x401690 (mode=performance simulation) on stream 0
