Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date             : Wed Feb 20 18:54:19 2019
| Host             : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command          : report_power -file top_power.rpt
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.312        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.240        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        9 |       --- |             --- |
| Slice Logic              |     0.002 |      732 |       --- |             --- |
|   LUT as Logic           |     0.002 |      314 |     20800 |            1.51 |
|   LUT as Distributed RAM |    <0.001 |       40 |      9600 |            0.42 |
|   CARRY4                 |    <0.001 |       22 |      8150 |            0.27 |
|   Register               |    <0.001 |      225 |     41600 |            0.54 |
|   F7/F8 Muxes            |    <0.001 |       19 |     32600 |            0.06 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       33 |       --- |             --- |
| Signals                  |     0.002 |      596 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| MMCM                     |     0.224 |        2 |         5 |           40.00 |
| I/O                      |     0.010 |       30 |       106 |           28.30 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.312 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.007 |      0.010 |
| Vccaux    |       1.800 |     0.137 |       0.124 |      0.013 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                          | Domain                                                                                | Constraint (ns) |
+--------------------------------+---------------------------------------------------------------------------------------+-----------------+
| I2S_CLK_reloj2_clk_wiz_0_0     | AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0          |            70.9 |
| MasterClocK_reloj1_clk_wiz_0_0 | AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0 |            10.0 |
| SD_Clock_reloj1_clk_wiz_0_0    | AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0    |            80.0 |
| TFT_Clock_reloj1_clk_wiz_0_0   | AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0   |           160.0 |
| clk100                         | clk100                                                                                |            10.0 |
| clkfbout_reloj1_clk_wiz_0_0    | AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkfbout_reloj1_clk_wiz_0_0    |            10.0 |
| clkfbout_reloj2_clk_wiz_0_0    | AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkfbout_reloj2_clk_wiz_0_0         |            50.0 |
+--------------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------+-----------+
| Name                                       | Power (W) |
+--------------------------------------------+-----------+
| top                                        |     0.240 |
|   AudVid                                   |     0.230 |
|     TilesPositionsRegister_reg_0_63_0_2    |    <0.001 |
|     TilesPositionsRegister_reg_0_63_3_3    |    <0.001 |
|     TilesPositionsRegister_reg_0_63_4_4    |    <0.001 |
|     TilesPositionsRegister_reg_128_191_0_2 |    <0.001 |
|     TilesPositionsRegister_reg_128_191_3_3 |    <0.001 |
|     TilesPositionsRegister_reg_128_191_4_4 |    <0.001 |
|     TilesPositionsRegister_reg_192_255_0_2 |    <0.001 |
|     TilesPositionsRegister_reg_192_255_3_3 |    <0.001 |
|     TilesPositionsRegister_reg_192_255_4_4 |    <0.001 |
|     TilesPositionsRegister_reg_256_319_0_2 |    <0.001 |
|     TilesPositionsRegister_reg_256_319_3_3 |    <0.001 |
|     TilesPositionsRegister_reg_256_319_4_4 |    <0.001 |
|     TilesPositionsRegister_reg_64_127_0_2  |    <0.001 |
|     TilesPositionsRegister_reg_64_127_3_3  |    <0.001 |
|     TilesPositionsRegister_reg_64_127_4_4  |    <0.001 |
|     audvid_clockmanager                    |     0.224 |
|       Reloj1                               |     0.096 |
|         MainClockWizard                    |     0.096 |
|           inst                             |     0.096 |
|       Reloj2                               |     0.128 |
|         AudioClock                         |     0.128 |
|           inst                             |     0.128 |
|     i2s                                    |    <0.001 |
|       squaregenerator                      |    <0.001 |
|     sd_spi                                 |     0.001 |
|       spi                                  |    <0.001 |
|       spiCount                             |    <0.001 |
|       spiInitClock                         |    <0.001 |
|       spiUtilCount                         |    <0.001 |
|     tft_spi                                |     0.002 |
|       counter                              |     0.001 |
|       initializationRegister               |    <0.001 |
|       spi                                  |    <0.001 |
+--------------------------------------------+-----------+


