// Design code for 4 Bit Binary Counter
module counter_4bit (
    input clk,     
    input reset,   
    output reg [3:0] out 
);
always @(posedge clk) begin
    if (reset) begin
        out <= 4'b0000; 
    end else begin
        out <= out + 1;
    end
end
endmodule

