package require -exact qsys 15.0
set_module_property NAME if_loop_1_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME if_loop_1_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Arria 10"}
set_module_assignment hls.cosim.name {_Z9if_loop_1Pii}
set_module_assignment hls.compressed.name {if_loop_1}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL if_loop_1_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_host.v" SYSTEM_VERILOG PATH "ip/lsu_burst_host.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "if_loop_1_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_function_wrapper.sv"
add_fileset_file "if_loop_1_function.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_function.sv"
add_fileset_file "if_loop_1_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B0_runOnce.sv"
add_fileset_file "if_loop_1_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B0_runOnce_stall_region.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "if_loop_1_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B0_runOnce_merge_reg.sv"
add_fileset_file "if_loop_1_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B0_runOnce_branch.sv"
add_fileset_file "if_loop_1_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B0_runOnce_merge.sv"
add_fileset_file "if_loop_1_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B1_start.sv"
add_fileset_file "if_loop_1_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B1_start_stall_region.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_3_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_3_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_4_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_4_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "if_loop_1_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B1_start_merge_reg.sv"
add_fileset_file "if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv"
add_fileset_file "if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv"
add_fileset_file "if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going10_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going10_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i1_notexitcond11_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i1_notexitcond11_0.sv"
add_fileset_file "if_loop_1_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B1_start_branch.sv"
add_fileset_file "if_loop_1_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B1_start_merge.sv"
add_fileset_file "if_loop_1_bb_B2.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B2.sv"
add_fileset_file "if_loop_1_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B2_stall_region.sv"
add_fileset_file "if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter132_if_loop_11.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter132_if_loop_11.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv"
add_fileset_file "if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter132_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter132_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp95_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp95_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp96_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp96_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_5_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_5_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_6_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_6_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_mem_lm1_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_mem_lm1_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i32_i_010_pop8_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i32_i_010_pop8_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i32_sum_011_pop7_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i32_sum_011_pop7_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i32_i_010_push8_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i32_i_010_push8_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i32_sum_011_push7_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i32_sum_011_push7_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv"
add_fileset_file "if_loop_1_B2_merge_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B2_merge_reg.sv"
add_fileset_file "if_loop_1_B2_branch.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B2_branch.sv"
add_fileset_file "if_loop_1_B2_merge.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B2_merge.sv"
add_fileset_file "if_loop_1_bb_B3.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B3.sv"
add_fileset_file "if_loop_1_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B3_stall_region.sv"
add_fileset_file "if_loop_1_i_iowr_bl_return_unnamed_if_loop_17_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_iowr_bl_return_unnamed_if_loop_17_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp94_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp94_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select7_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select7_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv"
add_fileset_file "if_loop_1_B3_branch.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B3_branch.sv"
add_fileset_file "if_loop_1_B3_merge.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B3_merge.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going10_1_sr.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going10_1_sr.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going10_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going10_1_valid_fifo.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
add_fileset_file "if_loop_1_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_loop_limiter_0.sv"
add_fileset_file "if_loop_1_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B2_sr_1.sv"
add_fileset_file "if_loop_1_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B3_sr_0.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "hld_ram.sv" SYSTEM_VERILOG PATH "ip/hld_ram.sv"
add_fileset_file "hld_ram_ecc.sv" SYSTEM_VERILOG PATH "ip/hld_ram_ecc.sv"
add_fileset_file "hld_ram_tall_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_tall_depth_stitch.sv"
add_fileset_file "hld_ram_remaining_width.sv" SYSTEM_VERILOG PATH "ip/hld_ram_remaining_width.sv"
add_fileset_file "hld_ram_bits_per_enable.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bits_per_enable.sv"
add_fileset_file "hld_ram_generic_two_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_two_way_depth_stitch.sv"
add_fileset_file "hld_ram_generic_three_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_three_way_depth_stitch.sv"
add_fileset_file "hld_ram_short_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_short_depth_stitch.sv"
add_fileset_file "hld_ram_bottom_width_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_width_stitch.sv"
add_fileset_file "hld_ram_bottom_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_depth_stitch.sv"
add_fileset_file "hld_ram_lower.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower.sv"
add_fileset_file "hld_ram_lower_mlab_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_mlab_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_true_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_true_dual_port.sv"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_host_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_host_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_agent_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_endpoint.v"
add_fileset_file "acl_ic_agent_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_rrp.v"
add_fileset_file "acl_ic_agent_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_wrp.v"
add_fileset_file "if_loop_1_internal.v" SYSTEM_VERILOG PATH "if_loop_1_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL if_loop_1_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_host.v" SYSTEM_VERILOG PATH "ip/lsu_burst_host.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "if_loop_1_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_function_wrapper.sv"
add_fileset_file "if_loop_1_function.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_function.sv"
add_fileset_file "if_loop_1_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B0_runOnce.sv"
add_fileset_file "if_loop_1_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B0_runOnce_stall_region.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "if_loop_1_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B0_runOnce_merge_reg.sv"
add_fileset_file "if_loop_1_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B0_runOnce_branch.sv"
add_fileset_file "if_loop_1_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B0_runOnce_merge.sv"
add_fileset_file "if_loop_1_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B1_start.sv"
add_fileset_file "if_loop_1_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B1_start_stall_region.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_3_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_source_i1_unnamed_3_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_4_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_source_i33_unnamed_4_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "if_loop_1_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B1_start_merge_reg.sv"
add_fileset_file "if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_iord_bl_call_unnamed_if_loop_12_if_loop_10.sv"
add_fileset_file "if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_10.sv"
add_fileset_file "if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going10_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going10_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i1_notexitcond11_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i1_notexitcond11_0.sv"
add_fileset_file "if_loop_1_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B1_start_branch.sv"
add_fileset_file "if_loop_1_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B1_start_merge.sv"
add_fileset_file "if_loop_1_bb_B2.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B2.sv"
add_fileset_file "if_loop_1_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B2_stall_region.sv"
add_fileset_file "if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter132_if_loop_11.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter132_if_loop_11.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit15_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_11_full_detector.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo.sv"
add_fileset_file "if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter132_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_sfc_logic_s_c0_in_for_body_s_c0_enter132_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp95_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp95_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp96_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp96_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_5_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i33_unnamed_5_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_6_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_source_i32_unnamed_6_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_mem_lm1_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_mem_lm1_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i32_i_010_pop8_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i32_i_010_pop8_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i32_sum_011_pop7_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i32_sum_011_pop7_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pop_i4_initerations_pop9_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i32_i_010_push8_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i32_i_010_push8_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i32_sum_011_push7_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i32_sum_011_push7_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i4_cleanups_push10_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_i4_initerations_push9_0.sv"
add_fileset_file "if_loop_1_B2_merge_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B2_merge_reg.sv"
add_fileset_file "if_loop_1_B2_branch.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B2_branch.sv"
add_fileset_file "if_loop_1_B2_merge.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B2_merge.sv"
add_fileset_file "if_loop_1_bb_B3.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B3.sv"
add_fileset_file "if_loop_1_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B3_stall_region.sv"
add_fileset_file "if_loop_1_i_iowr_bl_return_unnamed_if_loop_17_if_loop_10.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_iowr_bl_return_unnamed_if_loop_17_if_loop_10.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp94_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i1_cmp94_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select7_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_ffwd_dest_i32_spec_select7_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv"
add_fileset_file "if_loop_1_B3_branch.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B3_branch.sv"
add_fileset_file "if_loop_1_B3_merge.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_B3_merge.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going10_1_sr.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going10_1_sr.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going10_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going10_1_valid_fifo.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
add_fileset_file "if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
add_fileset_file "if_loop_1_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_loop_limiter_0.sv"
add_fileset_file "if_loop_1_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B2_sr_1.sv"
add_fileset_file "if_loop_1_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "ip/if_loop_1_bb_B3_sr_0.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "hld_ram.sv" SYSTEM_VERILOG PATH "ip/hld_ram.sv"
add_fileset_file "hld_ram_ecc.sv" SYSTEM_VERILOG PATH "ip/hld_ram_ecc.sv"
add_fileset_file "hld_ram_tall_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_tall_depth_stitch.sv"
add_fileset_file "hld_ram_remaining_width.sv" SYSTEM_VERILOG PATH "ip/hld_ram_remaining_width.sv"
add_fileset_file "hld_ram_bits_per_enable.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bits_per_enable.sv"
add_fileset_file "hld_ram_generic_two_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_two_way_depth_stitch.sv"
add_fileset_file "hld_ram_generic_three_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_three_way_depth_stitch.sv"
add_fileset_file "hld_ram_short_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_short_depth_stitch.sv"
add_fileset_file "hld_ram_bottom_width_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_width_stitch.sv"
add_fileset_file "hld_ram_bottom_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_depth_stitch.sv"
add_fileset_file "hld_ram_lower.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower.sv"
add_fileset_file "hld_ram_lower_mlab_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_mlab_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_true_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_true_dual_port.sv"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_host_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_host_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_agent_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_endpoint.v"
add_fileset_file "acl_ic_agent_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_rrp.v"
add_fileset_file "acl_ic_agent_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_wrp.v"
add_fileset_file "if_loop_1_internal.v" SYSTEM_VERILOG PATH "if_loop_1_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### The component return data interface (returndata)
add_interface returndata conduit source
set_interface_property returndata associatedClock clock
set_interface_property returndata associatedReset reset
set_interface_assignment returndata hls.cosim.name {$returndata}
add_interface_port returndata returndata data output 32

#### Parameter a interface
add_interface a conduit sink
set_interface_property a associatedClock clock
set_interface_property a associatedReset reset
set_interface_assignment a hls.cosim.name {a}
add_interface_port a a data input 64

#### Parameter n interface
add_interface n conduit sink
set_interface_property n associatedClock clock
set_interface_property n associatedReset reset
set_interface_assignment n hls.cosim.name {n}
add_interface_port n n data input 32

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
