[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11257       tick       3223576       1403229       1350592       3223576 
      2  11257       tick       5267812       2405273       2385278       5267812 
      3  11257       tick       5341853       2439960       2420156       5341853 
      4  11257       tick       5278760       2410787       2391943       5278760 
      5  11257       tick       5274517       2408568       2392972       5274517 
      6  11257       tick       5265906       2406107       2386023       5265906 
      7  11257       tick       5275862       2410267       2394627       5275862 
      8  11257       tick       5265446       2407944       2391840       5265446 
      9  11257       tick       5277854       2411423       2389698       5277854 
     10  11257       tick       5267116       2408126       2384978       5267116 
     11  11257       tick       5270888       2408360       2389464       5270888 
     12  11257       tick       5262224       2404207       2384143       5262224 
     13  11257       tick       5268313       2407499       2390244       5268313 
     14  11257       tick       5261006       2403635       2383508       5261006 
     15  11257       tick       5274841       2408446       2392503       5274841 
     16  11257       tick       5264092       2406585       2386692       5264092 
     17  11257       tick       5270448       2408748       2392975       5270448 
     18  11257       tick       5264665       2407190       2390990       5264665 
     19  11257       tick       5275874       2408704       2386551       5275874 
     20  11257       exit        694490        316901        311055        694490 
