<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: fam17h_zen1.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_fe2167e8fa6e01833137d728e053d17a.html">amd64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fam17h_zen1.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::amd64::fam17h_zen1{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> fam17h_zen1 : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        L1_ITLB_MISS_L2_ITLB_HIT = 0x84, <span class="comment">// The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        L1_ITLB_MISS_L2_ITLB_MISS = 0x85, <span class="comment">// The number of instruction fetches that miss in both the L1 and L2 TLBs.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        L1_ITLB_MISS_L2_ITLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_ITLB_MISS_L2_ITLB_MISS__IF1G = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        L1_ITLB_MISS_L2_ITLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_ITLB_MISS_L2_ITLB_MISS__IF2M = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        L1_ITLB_MISS_L2_ITLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_ITLB_MISS_L2_ITLB_MISS__IF4K = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        PIPELINE_RESTART_DUE_TO_INSTRUCTION_STREAM_PROBE = 0x86, <span class="comment">// The number of pipeline restarts caused by invalidating probes that hit on the instruction stream currently being executed. This would happen if the active instruction stream was being modified by another processor in an MP system - typically a highly unlikely event.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        ITLB_RELOADS = 0x99, <span class="comment">// The number of ITLB reload requests.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        DIV_CYCLES_BUSY_COUNT = 0xd3, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        DIV_OP_COUNT = 0xd4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        RETIRED_BRANCH_INSTRUCTIONS = 0xc2, <span class="comment">// The number of branch instructions retired. This includes all types of architectural control flow changes</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        RETIRED_FAR_CONTROL_TRANSFERS = 0xc6, <span class="comment">// The number of far control transfers retired including far call/jump/return</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        RETIRED_INDIRECT_BRANCH_INSTRUCTIONS_MISPREDICTED = 0xca, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        RETIRED_BRANCH_INSTRUCTIONS_MISPREDICTED = 0xc3, <span class="comment">// The number of branch instructions retired</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        RETIRED_BRANCH_RESYNCS = 0xc7, <span class="comment">// The number of resync branches. These reflect pipeline restarts due to certain microcode assists and events such as writes to the active instruction stream</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        RETIRED_TAKEN_BRANCH_INSTRUCTIONS = 0xc4, <span class="comment">// The number of taken branches that were retired. This includes all types of architectural control flow changes</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        RETIRED_TAKEN_BRANCH_INSTRUCTIONS_MISPREDICTED = 0xc5, <span class="comment">// The number of retired taken branch instructions that were mispredicted.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONS = 0xd1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONS_MISPREDICTED = 0xd2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        RETIRED_UOPS = 0xc1, <span class="comment">// The number of uops retired. This includes all processor activity (instructions</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        RETIRED_FUSED_BRANCH_INSTRUCTIONS = 0x1d0, <span class="comment">// The number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0 to 3.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        RETIRED_INSTRUCTIONS = 0xc0, <span class="comment">// Instructions Retired.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        RETIRED_MMX_FP_INSTRUCTIONS = 0xcb, <span class="comment">// The number of MMX</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        RETIRED_MMX_FP_INSTRUCTIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_MMX_FP_INSTRUCTIONS__SSE_INSTR = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        RETIRED_MMX_FP_INSTRUCTIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_MMX_FP_INSTRUCTIONS__MMX_INSTR = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        RETIRED_MMX_FP_INSTRUCTIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_MMX_FP_INSTRUCTIONS__X87_INSTR = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        RETIRED_NEAR_RETURNS = 0xc8, <span class="comment">// The number of near return instructions (RET or RETI) retired.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        RETIRED_NEAR_RETURNS_MISPREDICTED = 0xc9, <span class="comment">// The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        TAGGED_IBS_OPS = 0x1cf, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        TAGGED_IBS_OPS__MASK__AMD64_FAM17H_ZEN1_TAGGED_IBS_OPS__IBS_COUNT_ROLLOVER = 0x4, <span class="comment">// Number of times a uop could not be tagged by IBS because of a previous tagged uop that has not retired.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        TAGGED_IBS_OPS__MASK__AMD64_FAM17H_ZEN1_TAGGED_IBS_OPS__IBS_TAGGED_OPS_RET = 0x2, <span class="comment">// Number of uops tagged by IBS that retired.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        TAGGED_IBS_OPS__MASK__AMD64_FAM17H_ZEN1_TAGGED_IBS_OPS__IBS_TAGGED_OPS = 0x1, <span class="comment">// Number of uops tagged by IBS.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATION = 0x4, <span class="comment">// This is a dispatch based speculative event. It is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATION__MASK__AMD64_FAM17H_ZEN1_NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATION__OPTIMIZED = 0x8, <span class="comment">// Number of scalar ops optimized.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATION__MASK__AMD64_FAM17H_ZEN1_NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATION__OPT_POTENTIAL = 0x4, <span class="comment">// Number of ops that are candidates for optimization (have z-bit either set or pass.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATION__MASK__AMD64_FAM17H_ZEN1_NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATION__SSE_MOV_OPS_ELIM = 0x2, <span class="comment">// Number of SSE move ops eliminated.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATION__MASK__AMD64_FAM17H_ZEN1_NUMBER_OF_MOVE_ELIMINATION_AND_SCALAR_OP_OPTIMIZATION__SSE_MOV_OPS = 0x1, <span class="comment">// Number of SSE move ops.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        RETIRED_SSE_AVX_OPERATIONS = 0x3, <span class="comment">// This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        RETIRED_SSE_AVX_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SSE_AVX_OPERATIONS__DP_MULT_ADD_FLOPS = 0x80, <span class="comment">// Double precision multiply-add flops.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        RETIRED_SSE_AVX_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SSE_AVX_OPERATIONS__DP_DIV_FLOPS = 0x40, <span class="comment">// Double precision divide/square root flops.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        RETIRED_SSE_AVX_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SSE_AVX_OPERATIONS__DP_MULT_FLOPS = 0x20, <span class="comment">// Double precision multiply flops.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        RETIRED_SSE_AVX_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SSE_AVX_OPERATIONS__DP_ADD_SUB_FLOPS = 0x10, <span class="comment">// Double precision add/subtract flops.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        RETIRED_SSE_AVX_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SSE_AVX_OPERATIONS__SP_MULT_ADD_FLOPS = 0x8, <span class="comment">// Single precision multiply-add flops.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        RETIRED_SSE_AVX_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SSE_AVX_OPERATIONS__SP_DIV_FLOPS = 0x4, <span class="comment">// Single precision divide/square root flops.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        RETIRED_SSE_AVX_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SSE_AVX_OPERATIONS__SP_MULT_FLOPS = 0x2, <span class="comment">// Single precision multiply flops.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        RETIRED_SSE_AVX_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SSE_AVX_OPERATIONS__SP_ADD_SUB_FLOPS = 0x1, <span class="comment">// Single precision add/subtract flops.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        RETIRED_SERIALIZING_OPS = 0x5, <span class="comment">// The number of serializing Ops retired.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SERIALIZING_OPS__X87_CTRL_RET = 0x8, <span class="comment">// X87 control word mispredict traps due to mispredction in RC or PC</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SERIALIZING_OPS__X87_BOT_RET = 0x4, <span class="comment">// X87 bottom-executing uops retired.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SERIALIZING_OPS__SSE_CTRL_RET = 0x2, <span class="comment">// SSE control word mispreduct traps due to mispredctions in RC</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM17H_ZEN1_RETIRED_SERIALIZING_OPS__SSE_BOT_RET = 0x1, <span class="comment">// SSE bottom-executing uops retired.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        RETIRED_X87_FLOATING_POINT_OPERATIONS = 0x2, <span class="comment">// The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        RETIRED_X87_FLOATING_POINT_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_X87_FLOATING_POINT_OPERATIONS__DIV_SQR_R_OPS = 0x4, <span class="comment">// Divide and square root ops</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        RETIRED_X87_FLOATING_POINT_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_X87_FLOATING_POINT_OPERATIONS__MUL_OPS = 0x2, <span class="comment">// Multiple ops</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        RETIRED_X87_FLOATING_POINT_OPERATIONS__MASK__AMD64_FAM17H_ZEN1_RETIRED_X87_FLOATING_POINT_OPERATIONS__ADD_SUB_OPS = 0x1, <span class="comment">// Add/subtract ops</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        FP_SCHEDULER_EMPTY = 0x1, <span class="comment">// This is a speculative event. The number of cycles in which the FPU scheduler is empty. Note that some Ops like FP loads bypass the scheduler. Invert this to count cycles in which at least one FPU operation is present in the FPU.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        FPU_PIPE_ASSIGNMENT = 0x0, <span class="comment">// The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        FPU_PIPE_ASSIGNMENT__MASK__AMD64_FAM17H_ZEN1_FPU_PIPE_ASSIGNMENT__DUAL3 = 0x80, <span class="comment">// Total number of multi-pipe uops assigned to pipe3</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        FPU_PIPE_ASSIGNMENT__MASK__AMD64_FAM17H_ZEN1_FPU_PIPE_ASSIGNMENT__DUAL2 = 0x40, <span class="comment">// Total number of multi-pipe uops assigned to pipe2</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        FPU_PIPE_ASSIGNMENT__MASK__AMD64_FAM17H_ZEN1_FPU_PIPE_ASSIGNMENT__DUAL1 = 0x20, <span class="comment">// Total number of multi-pipe uops assigned to pipe1</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        FPU_PIPE_ASSIGNMENT__MASK__AMD64_FAM17H_ZEN1_FPU_PIPE_ASSIGNMENT__DUAL0 = 0x10, <span class="comment">// Total number of multi-pipe uops assigned to pipe0</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        FPU_PIPE_ASSIGNMENT__MASK__AMD64_FAM17H_ZEN1_FPU_PIPE_ASSIGNMENT__TOTAL3 = 0x8, <span class="comment">// Total number of uops assigned to pipe3</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        FPU_PIPE_ASSIGNMENT__MASK__AMD64_FAM17H_ZEN1_FPU_PIPE_ASSIGNMENT__TOTAL2 = 0x4, <span class="comment">// Total number of uops assigned to pipe2</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        FPU_PIPE_ASSIGNMENT__MASK__AMD64_FAM17H_ZEN1_FPU_PIPE_ASSIGNMENT__TOTAL1 = 0x2, <span class="comment">// Total number of uops assigned to pipe1</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        FPU_PIPE_ASSIGNMENT__MASK__AMD64_FAM17H_ZEN1_FPU_PIPE_ASSIGNMENT__TOTAL0 = 0x1, <span class="comment">// Total number of uops assigned to pipe0</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        INSTRUCTION_CACHE_REFILLS_FROM_L2 = 0x82, <span class="comment">// The number of 64-byte instruction cachelines that was fulfilled by the L2 cache.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM = 0x83, <span class="comment">// The number of 64-byte instruction cachelines fulfilled from system memory or another cache.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        INSTRUCTION_CACHE_LINES_INVALIDATED = 0x8c, <span class="comment">// The number of instruction cachelines invalidated. A non-SMC event is CMC (cross modifying code)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        INSTRUCTION_CACHE_LINES_INVALIDATED__MASK__AMD64_FAM17H_ZEN1_INSTRUCTION_CACHE_LINES_INVALIDATED__L2_INVALIDATING_PROBE = 0x2, <span class="comment">// IC line invalidated due to L2 invalidating probe (external or LS).</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        INSTRUCTION_CACHE_LINES_INVALIDATED__MASK__AMD64_FAM17H_ZEN1_INSTRUCTION_CACHE_LINES_INVALIDATED__FILL_INVALIDATED = 0x1, <span class="comment">// IC line invalidated due to overwriting fill response.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        INSTRUCTION_PIPE_STALL = 0x87, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        INSTRUCTION_PIPE_STALL__MASK__AMD64_FAM17H_ZEN1_INSTRUCTION_PIPE_STALL__IC_STALL_ANY = 0x4, <span class="comment">// IC pipe was stalled during this clock cycle for any reason (nothing valud in pipe ICM1).</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        INSTRUCTION_PIPE_STALL__MASK__AMD64_FAM17H_ZEN1_INSTRUCTION_PIPE_STALL__IC_STALL_DQ_EMPTY = 0x2, <span class="comment">// IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        INSTRUCTION_PIPE_STALL__MASK__AMD64_FAM17H_ZEN1_INSTRUCTION_PIPE_STALL__IC_STALL_BACK_PRESSURE = 0x1, <span class="comment">// IC pipe was stalled during this clock cycle (ncluding IC to OC fetches) due to back pressure.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        _32_BYTE_INSTRUCTION_CACHE_FETCH = 0x80, <span class="comment">// The number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-cacheable and cacheable fill responses).</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        _32_BYTE_INSTRUCTION_CACHE_MISSES = 0x81, <span class="comment">// The number of 32B fetch windows tried to read the L1 IC and missed in the full tag.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS = 0x64, <span class="comment">// This event does not count accesses to the L2 cache by the L2 prefetcher</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM17H_ZEN1_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_C_S = 0x80, <span class="comment">// Load/Store ReadBlock C/S hit</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM17H_ZEN1_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_L_HIT_X = 0x40, <span class="comment">// Load/Store Readblock L hit eXclusive.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM17H_ZEN1_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_L_HIT_S = 0x20, <span class="comment">// Load/Store ReadBlock L hit Shared.</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM17H_ZEN1_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_X = 0x10, <span class="comment">// Load/Store ReadblockX/ChangeToX hit eXclusive.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM17H_ZEN1_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_C = 0x8, <span class="comment">// Load/Store ReadBlock C S L X Change To X Miss.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM17H_ZEN1_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__IC_FILL_HIT_X = 0x4, <span class="comment">// Icache fill hit eXclusive.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM17H_ZEN1_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__IC_FILL_HIT_S = 0x2, <span class="comment">// Icache fill hit Shared.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM17H_ZEN1_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__IC_FILL_MISS = 0x1, <span class="comment">// Icache fill miss.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        CYCLES_WITH_FILL_PENDING_FROM_L2 = 0x6d, <span class="comment">// Total cycles spent with one or more fill requests in flight from L2.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        CYCLES_WITH_FILL_PENDING_FROM_L2__MASK__AMD64_FAM17H_ZEN1_CYCLES_WITH_FILL_PENDING_FROM_L2__L2_FILL_BUSY = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        L2_LATENCY = 0x62, <span class="comment">// Total cycles spent waiting for L2 fills to complete from L3 or memory</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        L2_LATENCY__MASK__AMD64_FAM17H_ZEN1_L2_LATENCY__L2_CYCLES_WAITING_ON_FILLS = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        REQUESTS_TO_L2_GROUP1 = 0x60, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP1__RD_BLK_L = 0x80, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP1__RD_BLK_X = 0x40, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP1__LS_RD_BLK_C_S = 0x20, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP1__CACHEABLE_IC_READ = 0x10, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP1__CHANGE_TO_X = 0x8, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP1__PREFETCH_L2 = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP1__L2_HW_PF = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP1__OTHER_REQUESTS = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        REQUESTS_TO_L2_GROUP2 = 0x61, <span class="comment">// Multi-events in that LS and IF requests can be received simultaneous.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        REQUESTS_TO_L2_GROUP2__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP2__GROUP1 = 0x80, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        REQUESTS_TO_L2_GROUP2__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP2__LS_RD_SIZED = 0x40, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        REQUESTS_TO_L2_GROUP2__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP2__LS_RD_SIZED_N_C = 0x20, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        REQUESTS_TO_L2_GROUP2__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP2__IC_RD_SIZED = 0x10, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        REQUESTS_TO_L2_GROUP2__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP2__IC_RD_SIZED_N_C = 0x8, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        REQUESTS_TO_L2_GROUP2__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP2__SMC_INVAL = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        REQUESTS_TO_L2_GROUP2__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP2__BUS_LOCKS_ORIGINATOR = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        REQUESTS_TO_L2_GROUP2__MASK__AMD64_FAM17H_ZEN1_REQUESTS_TO_L2_GROUP2__BUS_LOCKS_RESPONSES = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        LS_TO_L2_WBC_REQUESTS = 0x63, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        LS_TO_L2_WBC_REQUESTS__MASK__AMD64_FAM17H_ZEN1_LS_TO_L2_WBC_REQUESTS__WCB_WRITE = 0x40, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        LS_TO_L2_WBC_REQUESTS__MASK__AMD64_FAM17H_ZEN1_LS_TO_L2_WBC_REQUESTS__WCB_CLOSE = 0x20, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        LS_TO_L2_WBC_REQUESTS__MASK__AMD64_FAM17H_ZEN1_LS_TO_L2_WBC_REQUESTS__CACHE_LINE_FLUSH = 0x10, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        LS_TO_L2_WBC_REQUESTS__MASK__AMD64_FAM17H_ZEN1_LS_TO_L2_WBC_REQUESTS__I_LINE_FLUSH = 0x8, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        LS_TO_L2_WBC_REQUESTS__MASK__AMD64_FAM17H_ZEN1_LS_TO_L2_WBC_REQUESTS__ZERO_BYTE_STORE = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        LS_TO_L2_WBC_REQUESTS__MASK__AMD64_FAM17H_ZEN1_LS_TO_L2_WBC_REQUESTS__LOCAL_IC_CLR = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        LS_TO_L2_WBC_REQUESTS__MASK__AMD64_FAM17H_ZEN1_LS_TO_L2_WBC_REQUESTS__C_L_ZERO = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        DATA_CACHE_ACCESSES = 0x40, <span class="comment">// The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        LS_DISPATCH = 0x29, <span class="comment">// Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        LS_DISPATCH__MASK__AMD64_FAM17H_ZEN1_LS_DISPATCH__LD_ST_DISPATCH = 0x4, <span class="comment">// Load/Store uops dispatched.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        LS_DISPATCH__MASK__AMD64_FAM17H_ZEN1_LS_DISPATCH__STORE_DISPATCH = 0x2, <span class="comment">// Store uops dispatched.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        LS_DISPATCH__MASK__AMD64_FAM17H_ZEN1_LS_DISPATCH__LD_DISPATCH = 0x1, <span class="comment">// Load uops dispatched.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        INEFFECTIVE_SOFTWARE_PREFETCH = 0x52, <span class="comment">// The number of software prefetches that did not fetch data outside of the processor core.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        INEFFECTIVE_SOFTWARE_PREFETCH__MASK__AMD64_FAM17H_ZEN1_INEFFECTIVE_SOFTWARE_PREFETCH__MAB_MCH_CNT = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        INEFFECTIVE_SOFTWARE_PREFETCH__MASK__AMD64_FAM17H_ZEN1_INEFFECTIVE_SOFTWARE_PREFETCH__DATA_PIPE_SW_PF_DC_HIT = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS = 0x59, <span class="comment">// Number of software prefetches fills by data source</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MABRESP_LCL_L2 = 0x1, <span class="comment">// Fill from local L2.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LS_MABRESP_LCL_CACHE = 0x2, <span class="comment">// Fill from another cache (home node local).</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LS_MABRESP_LCL_DRAM = 0x8, <span class="comment">// Fill from DRAM (home node local).</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LS_MABRESP_LCL_RMT_CACHE = 0x10, <span class="comment">// Fill from another cache (home node remote).</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LS_MABRESP_LCL_RMT_DRAM = 0x40, <span class="comment">// Fill from DRAM (home node remote).</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS = 0x5a, <span class="comment">// Number of hardware prefetches fills by data source</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MABRESP_LCL_L2 = 0x1, <span class="comment">// Fill from local L2.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LS_MABRESP_LCL_CACHE = 0x2, <span class="comment">// Fill from another cache (home node local).</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LS_MABRESP_LCL_DRAM = 0x8, <span class="comment">// Fill from DRAM (home node local).</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LS_MABRESP_LCL_RMT_CACHE = 0x10, <span class="comment">// Fill from another cache (home node remote).</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM17H_ZEN1_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LS_MABRESP_LCL_RMT_DRAM = 0x40, <span class="comment">// Fill from DRAM (home node remote).</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        L1_DTLB_MISS = 0x45, <span class="comment">// L1 Data TLB misses.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_DTLB_MISS__TLB_RELOAD_1G_L2_MISS = 0x80, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_DTLB_MISS__TLB_RELOAD_2M_L2_MISS = 0x40, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_DTLB_MISS__TLB_RELOAD_COALESCED_PAGE_MISS = 0x20, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_DTLB_MISS__TLB_RELOAD_4K_L2_MISS = 0x10, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_DTLB_MISS__TLB_RELOAD_1G_L2_HIT = 0x8, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_DTLB_MISS__TLB_RELOAD_2M_L2_HIT = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_DTLB_MISS__TLB_RELOAD_COALESCED_PAGE_HIT = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM17H_ZEN1_L1_DTLB_MISS__TLB_RELOAD_4K_L2_HIT = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        LOCKS = 0x25, <span class="comment">// Lock operations. Unit masks ORed</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        LOCKS__MASK__AMD64_FAM17H_ZEN1_LOCKS__SPEC_LOCK_MAP_COMMIT = 0x8, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        LOCKS__MASK__AMD64_FAM17H_ZEN1_LOCKS__SPEC_LOCK = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        LOCKS__MASK__AMD64_FAM17H_ZEN1_LOCKS__NON_SPEC_LOCK = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        LOCKS__MASK__AMD64_FAM17H_ZEN1_LOCKS__BUS_LOCK = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        MAB_ALLOCATION_BY_PIPE = 0x41, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        MAB_ALLOCATION_BY_PIPE__MASK__AMD64_FAM17H_ZEN1_MAB_ALLOCATION_BY_PIPE__TLB_PIPE_EARLY = 0x10, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        MAB_ALLOCATION_BY_PIPE__MASK__AMD64_FAM17H_ZEN1_MAB_ALLOCATION_BY_PIPE__HW_PF = 0x8, <span class="comment">// hw_pf</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        MAB_ALLOCATION_BY_PIPE__MASK__AMD64_FAM17H_ZEN1_MAB_ALLOCATION_BY_PIPE__TLB_PIPE_LATE = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        MAB_ALLOCATION_BY_PIPE__MASK__AMD64_FAM17H_ZEN1_MAB_ALLOCATION_BY_PIPE__ST_PIPE = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        MAB_ALLOCATION_BY_PIPE__MASK__AMD64_FAM17H_ZEN1_MAB_ALLOCATION_BY_PIPE__DATA_PIPE = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        MISALIGNED_LOADS = 0x47, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        CYCLES_NOT_IN_HALT = 0x76, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED = 0x4b, <span class="comment">// Software Prefetch Instructions Dispatched.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM17H_ZEN1_PREFETCH_INSTRUCTIONS_DISPATCHED__PREFETCH_NTA = 0x4, <span class="comment">// Non-temporal prefetches.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM17H_ZEN1_PREFETCH_INSTRUCTIONS_DISPATCHED__STORE_PREFETCH_W = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM17H_ZEN1_PREFETCH_INSTRUCTIONS_DISPATCHED__LOAD_PREFETCH_W = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        STORE_TO_LOAD_FORWARD = 0x35, <span class="comment">// Number of STore Lad Forward hits.</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        TABLEWALKER_ALLOCATION = 0x46, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        TABLEWALKER_ALLOCATION__MASK__AMD64_FAM17H_ZEN1_TABLEWALKER_ALLOCATION__ALLOC_ISIDE1 = 0x8, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        TABLEWALKER_ALLOCATION__MASK__AMD64_FAM17H_ZEN1_TABLEWALKER_ALLOCATION__ALLOC_ISIDE0 = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        TABLEWALKER_ALLOCATION__MASK__AMD64_FAM17H_ZEN1_TABLEWALKER_ALLOCATION__ALLOC_DSIDE1 = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        TABLEWALKER_ALLOCATION__MASK__AMD64_FAM17H_ZEN1_TABLEWALKER_ALLOCATION__ALLOC_DSIDE0 = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        L1_BTB_CORRECTION = 0x8a, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        L2_BTB_CORRECTION = 0x8b, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        OC_MODE_SWITCH = 0x28a, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        OC_MODE_SWITCH__MASK__AMD64_FAM17H_ZEN1_OC_MODE_SWITCH__OC_IC_MODE_SWITCH = 0x2, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        OC_MODE_SWITCH__MASK__AMD64_FAM17H_ZEN1_OC_MODE_SWITCH__IC_OC_MODE_SWITCH = 0x1, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        DYNAMIC_TOKENS_DISPATCH_STALLS_CYCLES_0 = 0xaf, <span class="comment">// Cycles where a dispatch group is valid but does not get dispatched due to a token stall.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        DYNAMIC_TOKENS_DISPATCH_STALLS_CYCLES_0__MASK__AMD64_FAM17H_ZEN1_DYNAMIC_TOKENS_DISPATCH_STALL_CYCLES_0__RETIRE_TOKEN_STALL = 0x40, <span class="comment">// Retire tokens unavailable</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        DYNAMIC_TOKENS_DISPATCH_STALLS_CYCLES_0__MASK__AMD64_FAM17H_ZEN1_DYNAMIC_TOKENS_DISPATCH_STALL_CYCLES_0__AGSQ_TOKEN_STALL = 0x20, <span class="comment">// AGSQ tokens unavailable</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        DYNAMIC_TOKENS_DISPATCH_STALLS_CYCLES_0__MASK__AMD64_FAM17H_ZEN1_DYNAMIC_TOKENS_DISPATCH_STALL_CYCLES_0__ALU_TOKEN_STALL = 0x10, <span class="comment">// ALU tokens unavailable</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        DYNAMIC_TOKENS_DISPATCH_STALLS_CYCLES_0__MASK__AMD64_FAM17H_ZEN1_DYNAMIC_TOKENS_DISPATCH_STALL_CYCLES_0__ALSQ3_0_TOKEN_STALL = 0x8, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        DYNAMIC_TOKENS_DISPATCH_STALLS_CYCLES_0__MASK__AMD64_FAM17H_ZEN1_DYNAMIC_TOKENS_DISPATCH_STALL_CYCLES_0__ALSQ3_TOKEN_STALL = 0x4, <span class="comment">// ALSQ3 tokens unavailable</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        DYNAMIC_TOKENS_DISPATCH_STALLS_CYCLES_0__MASK__AMD64_FAM17H_ZEN1_DYNAMIC_TOKENS_DISPATCH_STALL_CYCLES_0__ALSQ2_TOKEN_STALL = 0x2, <span class="comment">// ALSQ2 tokens unavailable</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        DYNAMIC_TOKENS_DISPATCH_STALLS_CYCLES_0__MASK__AMD64_FAM17H_ZEN1_DYNAMIC_TOKENS_DISPATCH_STALL_CYCLES_0__ALSQ1_TOKEN_STALL = 0x1, <span class="comment">// ALSQ1 tokens unavailable</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        UOPS_DISPATCHED_FROM_DECODER = 0xaa, <span class="comment">// Number of uops dispatched from either the Decoder</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        UOPS_DISPATCHED_FROM_DECODER__MASK__AMD64_FAM17H_ZEN1_UOPS_DISPATCHED_FROM_DECODER__DECODER_DISPATCHED = 0x1, <span class="comment">// Number of uops dispatched from the Decoder</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        UOPS_DISPATCHED_FROM_DECODER__MASK__AMD64_FAM17H_ZEN1_UOPS_DISPATCHED_FROM_DECODER__OPCACHE_DISPATCHED = 0x2, <span class="comment">// Number of uops dispatched from the OpCache</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1 = 0xae, <span class="comment">// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM17H_ZEN1_DISPATCH_RESOURCE_STALL_CYCLES_1__INT_PHY_REG_FILE_RSRC_STALL = 0x1, <span class="comment">// Number of cycles stalled due to integer physical register file resource stalls. Applies to all uops that have integer destination register.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM17H_ZEN1_DISPATCH_RESOURCE_STALL_CYCLES_1__LOAD_QUEUE_RSRC_STALL = 0x2, <span class="comment">// Number of cycles stalled due to load queue resource stalls. Applies to all uops with load semantics.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM17H_ZEN1_DISPATCH_RESOURCE_STALL_CYCLES_1__STORE_QUEUE_RSRC_STALL = 0x4, <span class="comment">// Number of cycles stalled due to store queue resource stalls. Applies to all uops with store semantics.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM17H_ZEN1_DISPATCH_RESOURCE_STALL_CYCLES_1__INT_SCHEDULER_MISC_RSRC_STALL = 0x8, <span class="comment">// Number of cycles stalled due to integer scheduler miscellaneous resource stalls.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM17H_ZEN1_DISPATCH_RESOURCE_STALL_CYCLES_1__TAKEN_BRANCH_BUFFER_RSRC_STALL = 0x10, <span class="comment">// Number of cycles stalled due to taken branch buffer resource stalls.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM17H_ZEN1_DISPATCH_RESOURCE_STALL_CYCLES_1__FP_REG_FILE_RSRC_STALL = 0x20, <span class="comment">// Number of cycles stalled due to floating-point register file resource stalls.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM17H_ZEN1_DISPATCH_RESOURCE_STALL_CYCLES_1__FP_SCHEDULER_FILE_RSRC_STALL = 0x40, <span class="comment">// Number of cycles stalled due to floating-point scheduler resource stalls.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM17H_ZEN1_DISPATCH_RESOURCE_STALL_CYCLES_1__FP_MISC_FILE_RSRC_STALL = 0x80, <span class="comment">// Number of cycles stalled due to floating-point miscellaneous resource unavailable.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        L2_PREFETCH_HIT_L2 = 0x70, <span class="comment">// Number of L2 prefetcher hits in the L2</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        L2_PREFETCH_HIT_L2__MASK__AMD64_FAM17H_ZEN1_L2_PREFETCH_HIT_L2__ANY = 0x3f, <span class="comment">// Any L2 prefetch requests</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        L2_PREFETCH_HIT_L3 = 0x71, <span class="comment">// Number of L2 prefetcher hits in the L3</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        L2_PREFETCH_HIT_L3__MASK__AMD64_FAM17H_ZEN1_L2_PREFETCH_HIT_L2__ANY = 0x3f, <span class="comment">// Any L2 prefetch requests</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        L2_PREFETCH_MISS_L3 = 0x72, <span class="comment">// Number of L2 prefetcher misses in the L3</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        L2_PREFETCH_MISS_L3__MASK__AMD64_FAM17H_ZEN1_L2_PREFETCH_HIT_L2__ANY = 0x3f, <span class="comment">// Any L2 prefetch requests</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        DYNAMIC_INDIRECT_PREDICTIONS = 0x8e, <span class="comment">// Indirect Branch Prediction for potential multi-target branch (speculative)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        DECODER_OVERRIDES_PREDICTION = 0x91, <span class="comment">// Decoder Overrides Existing Branch Prediction (speculative)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    };</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;};</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keyword">namespace </span>fam17h_zen1 = optkit::amd64::fam17h_zen1;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
