Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Equalizer
Version: J-2014.09-SP5
Date   : Sun Dec  6 13:17:35 2015
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iDigCore/iB1_FIR/lft_accum_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iDigCore/lft_sum_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Equalizer          TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc
  Equalizer_DW01_add_42
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW02_mult_6
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_90
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_92
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_94
                     ZeroWireload          tcbn40lpbwptc
  Equalizer_DW01_add_63
                     ZeroWireload          tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iDigCore/iB1_FIR/lft_accum_reg[22]/CP (DFCNQD1BWP)      0.00       0.00 r
  iDigCore/iB1_FIR/lft_accum_reg[22]/Q (DFCNQD1BWP)       0.14       0.14 r
  iDigCore/lft_B1_BS/mult_39/B[7] (Equalizer_DW02_mult_6)
                                                          0.00       0.14 r
  iDigCore/lft_B1_BS/mult_39/U8/ZN (INVD3BWP)             0.03       0.17 f
  iDigCore/lft_B1_BS/mult_39/U7/ZN (CKND4BWP)             0.02       0.19 r
  iDigCore/lft_B1_BS/mult_39/U277/Z (AN2XD1BWP)           0.05       0.24 r
  iDigCore/lft_B1_BS/mult_39/U163/Z (XOR2D1BWP)           0.09       0.32 f
  iDigCore/lft_B1_BS/mult_39/S2_2_5/CO (FA1D1BWP)         0.06       0.39 f
  iDigCore/lft_B1_BS/mult_39/S2_3_5/S (FA1D1BWP)          0.12       0.50 r
  iDigCore/lft_B1_BS/mult_39/S2_4_4/CO (FA1D0BWP)         0.12       0.62 r
  iDigCore/lft_B1_BS/mult_39/S2_5_4/S (FA1D0BWP)          0.15       0.77 f
  iDigCore/lft_B1_BS/mult_39/S2_6_3/CO (FA1D0BWP)         0.09       0.86 f
  iDigCore/lft_B1_BS/mult_39/S2_7_3/CO (FA1D1BWP)         0.12       0.98 f
  iDigCore/lft_B1_BS/mult_39/S2_8_3/CO (FA1D1BWP)         0.12       1.10 f
  iDigCore/lft_B1_BS/mult_39/S2_9_3/CO (FA1D1BWP)         0.12       1.22 f
  iDigCore/lft_B1_BS/mult_39/S2_10_3/CO (FA1D0BWP)        0.12       1.34 f
  iDigCore/lft_B1_BS/mult_39/S2_11_3/S (FA1D1BWP)         0.12       1.46 r
  iDigCore/lft_B1_BS/mult_39/U82/ZN (CKND2D2BWP)          0.03       1.49 f
  iDigCore/lft_B1_BS/mult_39/U86/ZN (CKND2BWP)            0.02       1.50 r
  iDigCore/lft_B1_BS/mult_39/S14_15_0/S (FA1D1BWP)        0.13       1.63 f
  iDigCore/lft_B1_BS/mult_39/FS_1/A[13] (Equalizer_DW01_add_90)
                                                          0.00       1.63 f
  iDigCore/lft_B1_BS/mult_39/FS_1/U48/ZN (INVD1BWP)       0.02       1.65 r
  iDigCore/lft_B1_BS/mult_39/FS_1/U122/ZN (IND2D1BWP)     0.02       1.68 f
  iDigCore/lft_B1_BS/mult_39/FS_1/U78/ZN (CKND1BWP)       0.02       1.70 r
  iDigCore/lft_B1_BS/mult_39/FS_1/U67/ZN (NR2XD1BWP)      0.02       1.72 f
  iDigCore/lft_B1_BS/mult_39/FS_1/U53/ZN (ND2D1BWP)       0.02       1.73 r
  iDigCore/lft_B1_BS/mult_39/FS_1/U2/ZN (CKND1BWP)        0.02       1.75 f
  iDigCore/lft_B1_BS/mult_39/FS_1/U65/ZN (NR2XD1BWP)      0.02       1.78 r
  iDigCore/lft_B1_BS/mult_39/FS_1/U61/ZN (CKND2D2BWP)     0.02       1.80 f
  iDigCore/lft_B1_BS/mult_39/FS_1/U60/ZN (ND3D3BWP)       0.02       1.82 r
  iDigCore/lft_B1_BS/mult_39/FS_1/U136/ZN (IND3D2BWP)     0.04       1.86 f
  iDigCore/lft_B1_BS/mult_39/FS_1/U14/ZN (INVD2BWP)       0.02       1.89 r
  iDigCore/lft_B1_BS/mult_39/FS_1/U137/ZN (OAI21D4BWP)
                                                          0.02       1.91 f
  iDigCore/lft_B1_BS/mult_39/FS_1/U135/Z (XOR3D4BWP)      0.08       1.99 r
  iDigCore/lft_B1_BS/mult_39/FS_1/SUM[26] (Equalizer_DW01_add_90)
                                                          0.00       1.99 r
  iDigCore/lft_B1_BS/mult_39/PRODUCT[28] (Equalizer_DW02_mult_6)
                                                          0.00       1.99 r
  U1093/ZN (INVD4BWP)                                     0.02       2.01 f
  U2602/ZN (OAI31D4BWP)                                   0.03       2.03 r
  U1105/Z (BUFFD16BWP)                                    0.07       2.10 r
  U1094/ZN (ND2D8BWP)                                     0.03       2.13 f
  U1124/ZN (INVD8BWP)                                     0.03       2.16 r
  U1245/ZN (IOA21D2BWP)                                   0.06       2.22 r
  add_3_root_iDigCore/add_90_4/B[1] (Equalizer_DW01_add_92)
                                                          0.00       2.22 r
  add_3_root_iDigCore/add_90_4/U7/ZN (NR2XD2BWP)          0.03       2.24 f
  add_3_root_iDigCore/add_90_4/U55/ZN (INVD2BWP)          0.02       2.27 r
  add_3_root_iDigCore/add_90_4/U69/ZN (ND3D3BWP)          0.04       2.30 f
  add_3_root_iDigCore/add_90_4/U2/ZN (CKND2D2BWP)         0.02       2.33 r
  add_3_root_iDigCore/add_90_4/U78/Z (OR3D1BWP)           0.05       2.38 r
  add_3_root_iDigCore/add_90_4/U80/ZN (IOA21D2BWP)        0.05       2.43 r
  add_3_root_iDigCore/add_90_4/U26/ZN (ND2D2BWP)          0.02       2.45 f
  add_3_root_iDigCore/add_90_4/U6/ZN (CKND2D2BWP)         0.02       2.47 r
  add_3_root_iDigCore/add_90_4/U36/ZN (XNR2D1BWP)         0.07       2.54 f
  add_3_root_iDigCore/add_90_4/SUM[7] (Equalizer_DW01_add_92)
                                                          0.00       2.54 f
  add_1_root_iDigCore/add_90_4/B[7] (Equalizer_DW01_add_94)
                                                          0.00       2.54 f
  add_1_root_iDigCore/add_90_4/U25/ZN (ND2D2BWP)          0.02       2.56 r
  add_1_root_iDigCore/add_90_4/U163/Z (AN2D4BWP)          0.05       2.61 r
  add_1_root_iDigCore/add_90_4/U33/ZN (ND3D2BWP)          0.03       2.64 f
  add_1_root_iDigCore/add_90_4/U138/ZN (AOI31D1BWP)       0.05       2.69 r
  add_1_root_iDigCore/add_90_4/U13/ZN (ND3D1BWP)          0.05       2.74 f
  add_1_root_iDigCore/add_90_4/U9/ZN (XNR2D2BWP)          0.08       2.82 f
  add_1_root_iDigCore/add_90_4/SUM[10] (Equalizer_DW01_add_94)
                                                          0.00       2.82 f
  add_0_root_iDigCore/add_90_4/B[10] (Equalizer_DW01_add_63)
                                                          0.00       2.82 f
  add_0_root_iDigCore/add_90_4/U98/ZN (CKND2BWP)          0.02       2.84 r
  add_0_root_iDigCore/add_90_4/U51/ZN (CKND2D2BWP)        0.02       2.86 f
  add_0_root_iDigCore/add_90_4/U7/ZN (CKND2BWP)           0.02       2.87 r
  add_0_root_iDigCore/add_90_4/U59/ZN (OAI211D2BWP)       0.03       2.90 f
  add_0_root_iDigCore/add_90_4/U58/ZN (ND2D2BWP)          0.02       2.92 r
  add_0_root_iDigCore/add_90_4/U47/ZN (CKND2D2BWP)        0.02       2.94 f
  add_0_root_iDigCore/add_90_4/U150/ZN (OAI211D2BWP)      0.04       2.98 r
  add_0_root_iDigCore/add_90_4/U11/ZN (INVD2BWP)          0.02       3.00 f
  add_0_root_iDigCore/add_90_4/U57/ZN (NR3D3BWP)          0.03       3.03 r
  add_0_root_iDigCore/add_90_4/U54/ZN (AOI211XD2BWP)      0.04       3.07 f
  add_0_root_iDigCore/add_90_4/U2/ZN (CKND0BWP)           0.03       3.10 r
  add_0_root_iDigCore/add_90_4/U94/ZN (ND2D1BWP)          0.03       3.12 f
  add_0_root_iDigCore/add_90_4/U61/Z (XOR3D2BWP)          0.09       3.21 r
  add_0_root_iDigCore/add_90_4/SUM[17] (Equalizer_DW01_add_63)
                                                          0.00       3.21 r
  iDigCore/lft_sum_reg[17]/D (DFQD1BWP)                   0.00       3.21 r
  data arrival time                                                  3.21

  clock clk (rise edge)                                   3.33       3.33
  clock network delay (ideal)                             0.00       3.33
  clock uncertainty                                      -0.10       3.23
  iDigCore/lft_sum_reg[17]/CP (DFQD1BWP)                  0.00       3.23 r
  library setup time                                     -0.03       3.21
  data required time                                                 3.21
  --------------------------------------------------------------------------
  data required time                                                 3.21
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
