
5. Printing statistics.

=== FPAddSub_a ===

   Number of wires:                 56
   Number of wire bits:            658
   Number of public wires:          30
   Number of public wire bits:     446
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                            4
     $and                            4
     $eq                             6
     $logic_not                      4
     $lt                             1
     $mux                            5
     $not                            2
     $or                             3
     $pmux                          44
     $reduce_and                     2
     $reduce_or                      6

=== FPAddSub_c ===

   Number of wires:                 32
   Number of wire bits:            350
   Number of public wires:          19
   Number of public wire bits:     337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                            1
     $eq                             6
     $logic_not                      3
     $mux                            1
     $pmux                          63
     $reduce_or                      6
     $sub                            1

=== FPAddSub_d ===

   Number of wires:                 53
   Number of wire bits:            245
   Number of public wires:          28
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            2
     $and                           11
     $logic_not                      1
     $mux                            4
     $not                            4
     $or                             9
     $reduce_and                     1
     $reduce_or                      2
     $xor                            2

=== FPAddSub_single ===

   Number of wires:                 30
   Number of wire bits:            420
   Number of public wires:          30
   Number of public wire bits:     420
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                           3
     FPAddSub_a                      1
     FPAddSub_c                      1
     FPAddSub_d                      1
     FpAddSub_b                      1

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            343
   Number of public wires:          27
   Number of public wire bits:     343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                           5
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            2
     $and                            1
     $mux                            1
     $or                             1
     $reduce_or                      1
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                            3

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                            1
     $or                             3
     $reduce_and                     2
     $reduce_or                      3

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== FpAddSub_b ===

   Number of wires:                 40
   Number of wire bits:            349
   Number of public wires:          12
   Number of public wire bits:     157
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                            1
     $mux                           29
     $sub                            1
     $xor                            2

=== fp16_to_fp32 ===

   Number of wires:                 73
   Number of wire bits:            343
   Number of public wires:           5
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $add                            2
     $and                           33
     $dlatch                         1
     $eq                             1
     $logic_not                      2
     $mux                           14
     $not                           12
     $reduce_or                      2
     $shl                            1
     $sub                            2

=== fp32_to_fp16 ===

   Number of wires:                 14
   Number of wire bits:            136
   Number of public wires:           3
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            2
     $eq                             1
     $ge                             1
     $le                             1
     $logic_and                      1
     $logic_not                      1
     $mux                            5
     $shr                            1
     $sub                            1

=== qadd ===

   Number of wires:                  6
   Number of wire bits:            103
   Number of public wires:           6
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     FPAddSub_single                 1

=== qmult ===

   Number of wires:                  7
   Number of wire bits:             87
   Number of public wires:           7
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     FPMult_16                       1
     fp16_to_fp32                    1

=== seq_mac ===

   Number of wires:                 12
   Number of wire bits:            242
   Number of public wires:          12
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                           4
     fp32_to_fp16                    1
     qadd                            1
     qmult                           1

=== design hierarchy ===

   seq_mac                           1
     fp32_to_fp16                    1
     qadd                            1
       FPAddSub_single               1
         FPAddSub_a                  1
         FPAddSub_c                  1
         FPAddSub_d                  1
         FpAddSub_b                  1
     qmult                           1
       FPMult_16                     1
         FPMult_ExecuteModule        1
         FPMult_NormalizeModule      1
         FPMult_PrepModule           1
         FPMult_RoundModule          1
       fp16_to_fp32                  1

   Number of wires:                409
   Number of wire bits:           3674
   Number of public wires:         224
   Number of public wire bits:    2785
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                355
     $add                           14
     $and                           53
     $dlatch                         1
     $eq                            14
     $ge                             1
     $le                             1
     $logic_and                      1
     $logic_not                     13
     $lt                             1
     $mul                            1
     $mux                           62
     $not                           18
     $or                            16
     $pmux                         107
     $reduce_and                     5
     $reduce_or                     20
     $sdff                          12
     $shl                            1
     $shr                            1
     $sub                            8
     $xor                            5

