

================================================================
== Vivado HLS Report for 'LayerNorm'
================================================================
* Date:           Thu Oct 17 14:25:55 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LayerNorm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------------------+-----+-------------------+---------+
    |         Latency         |         Interval        | Pipeline|
    | min |        max        | min |        max        |   Type  |
    +-----+-------------------+-----+-------------------+---------+
    |    1|  15480513841659872|    1|  15480513841659872|   none  |
    +-----+-------------------+-----+-------------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------------------+------------------+-----------+-----------+-----------+----------+
        |                 |         Latency         |     Iteration    |  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |        max        |      Latency     |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+-------------------+------------------+-----------+-----------+-----------+----------+
        |- Loop 1         |    0|  15480513841659870| 2 ~ 236217499682 |          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1      |    0|       236217499680|   23 ~ 3604448   |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1  |    0|             655350|                10|          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.2  |    0|            2949075|                45|          -|          -| 0 ~ 65535 |    no    |
        +-----------------+-----+-------------------+------------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond)
	14  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	4  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / (!exitcond1)
	3  / (exitcond1)
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	34  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.55>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%beta_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beta_V)"   --->   Operation 79 'read' 'beta_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%gamma_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gamma_V)"   --->   Operation 80 'read' 'gamma_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%out_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_data_V)"   --->   Operation 81 'read' 'out_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%in_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_data_V)"   --->   Operation 82 'read' 'in_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%width_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %width_V)"   --->   Operation 83 'read' 'width_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%height_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %height_V)"   --->   Operation 84 'read' 'height_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%num_features_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %num_features_V)"   --->   Operation 85 'read' 'num_features_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_43 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %beta_V_read, i32 1, i32 31)"   --->   Operation 86 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i31 %tmp_43 to i32"   --->   Operation 87 'zext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_44 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %gamma_V_read, i32 1, i32 31)"   --->   Operation 88 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i31 %tmp_44 to i32"   --->   Operation 89 'zext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_45 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_data_V_read, i32 1, i32 31)"   --->   Operation 90 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i31 %tmp_45 to i49"   --->   Operation 91 'zext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_46 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_data_V_read, i32 1, i32 31)"   --->   Operation 92 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i31 %tmp_46 to i49"   --->   Operation 93 'zext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !215"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %num_features_V), !map !222"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %height_V), !map !228"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %width_V), !map !232"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @LayerNorm_str) nounwind"   --->   Operation 98 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/LayerNorm/LayerNorm.cpp:12]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_data_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/LayerNorm/LayerNorm.cpp:12]   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_data_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/LayerNorm/LayerNorm.cpp:13]   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gamma_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/LayerNorm/LayerNorm.cpp:14]   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %beta_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/LayerNorm/LayerNorm.cpp:15]   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %num_features_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/LayerNorm/LayerNorm.cpp:16]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %height_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/LayerNorm/LayerNorm.cpp:17]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %width_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/LayerNorm/LayerNorm.cpp:18]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/LayerNorm/LayerNorm.cpp:19]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %width_V_read to i32"   --->   Operation 108 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i16 %height_V_read to i32"   --->   Operation 109 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (5.55ns) (root node of the DSP)   --->   "%ret_V = mul i32 %rhs_V, %lhs_V_1" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 110 'mul' 'ret_V' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i32 %ret_V to i48" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 111 'zext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_tr4 = zext i16 %num_features_V_read to i17" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 112 'zext' 'p_tr4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.46ns)   --->   "br label %.loopexit" [../src/LayerNorm/LayerNorm.cpp:23]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ 0, %ap_fixed_base.exit ], [ %h, %.loopexit.loopexit ]"   --->   Operation 114 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%ret_V_3 = phi i32 [ 0, %ap_fixed_base.exit ], [ %next_mul1, %.loopexit.loopexit ]"   --->   Operation 115 'phi' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.89ns)   --->   "%next_mul1 = add i32 %ret_V_3, %rhs_V"   --->   Operation 116 'add' 'next_mul1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (2.13ns)   --->   "%exitcond3 = icmp eq i16 %i_op_assign, %height_V_read" [../src/LayerNorm/LayerNorm.cpp:23]   --->   Operation 117 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.54ns)   --->   "%h = add i16 %i_op_assign, 1" [../src/LayerNorm/LayerNorm.cpp:23]   --->   Operation 119 'add' 'h' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %1, label %.preheader.preheader" [../src/LayerNorm/LayerNorm.cpp:23]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.46ns)   --->   "br label %.preheader" [../src/LayerNorm/LayerNorm.cpp:24]   --->   Operation 121 'br' <Predicate = (!exitcond3)> <Delay = 0.46>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [../src/LayerNorm/LayerNorm.cpp:43]   --->   Operation 122 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ %w, %.preheader.loopexit ], [ 0, %.preheader.preheader ]"   --->   Operation 123 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%i_op_assign_1_cast3 = zext i16 %i_op_assign_1 to i32" [../src/LayerNorm/LayerNorm.cpp:24]   --->   Operation 124 'zext' 'i_op_assign_1_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.13ns)   --->   "%exitcond2 = icmp eq i16 %i_op_assign_1, %width_V_read" [../src/LayerNorm/LayerNorm.cpp:24]   --->   Operation 125 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 126 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.54ns)   --->   "%w = add i16 %i_op_assign_1, 1" [../src/LayerNorm/LayerNorm.cpp:24]   --->   Operation 127 'add' 'w' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader" [../src/LayerNorm/LayerNorm.cpp:24]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.89ns)   --->   "%tmp_19 = add i32 %ret_V_3, %i_op_assign_1_cast3" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 129 'add' 'tmp_19' <Predicate = (!exitcond2)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i32 %tmp_19 to i48" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 130 'zext' 'tmp_19_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.46ns)   --->   "br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [../src/LayerNorm/LayerNorm.cpp:27]   --->   Operation 131 'br' <Predicate = (!exitcond2)> <Delay = 0.46>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 132 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.59>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i16 [ %sum_V, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 133 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i16 [ %sum_sq_V, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 134 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i16 [ %c, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 135 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%ret_V_2 = phi i48 [ %next_mul, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ 0, %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 136 'phi' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (2.13ns)   --->   "%exitcond = icmp eq i16 %i_op_assign_2, %num_features_V_read" [../src/LayerNorm/LayerNorm.cpp:27]   --->   Operation 137 'icmp' 'exitcond' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 138 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.54ns)   --->   "%c = add i16 %i_op_assign_2, 1" [../src/LayerNorm/LayerNorm.cpp:27]   --->   Operation 139 'add' 'c' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ZdvILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit147, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [../src/LayerNorm/LayerNorm.cpp:27]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (2.29ns)   --->   "%next_mul = add i48 %rhs_V_1_cast, %ret_V_2" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 141 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (2.29ns)   --->   "%tmp_20 = add i48 %ret_V_2, %tmp_19_cast" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 142 'add' 'tmp_20' <Predicate = (!exitcond)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_20_cast_cast = zext i48 %tmp_20 to i49" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 143 'zext' 'tmp_20_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (2.29ns)   --->   "%in_data_V2_sum = add i49 %tmp_20_cast_cast, %tmp_39_cast" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 144 'add' 'in_data_V2_sum' <Predicate = (!exitcond)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%in_data_V2_sum_cast = zext i49 %in_data_V2_sum to i64" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 145 'zext' 'in_data_V2_sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16* %gmem, i64 %in_data_V2_sum_cast" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 146 'getelementptr' 'gmem_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_32_tr = sext i16 %p_Val2_4 to i17" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 147 'sext' 'tmp_32_tr' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 148 [21/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 148 'sdiv' 'tmp_s' <Predicate = (exitcond)> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_34_tr = sext i16 %p_Val2_6 to i17" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 149 'sext' 'tmp_34_tr' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 150 [21/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 150 'sdiv' 'tmp_23' <Predicate = (exitcond)> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 151 [7/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 151 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 152 [6/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 152 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 153 [5/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 153 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 154 [4/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 154 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 155 [3/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 155 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 156 [2/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 156 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 157 [1/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 157 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 158 [1/1] (8.75ns)   --->   "%x_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 158 'read' 'x_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.55>
ST_13 : Operation 159 [1/1] (1.54ns)   --->   "%sum_V = add i16 %x_V, %p_Val2_4" [../src/LayerNorm/LayerNorm.cpp:29]   --->   Operation 159 'add' 'sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_26 = sext i16 %x_V to i24" [../src/LayerNorm/LayerNorm.cpp:30]   --->   Operation 160 'sext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_6, i8 0)" [../src/LayerNorm/LayerNorm.cpp:30]   --->   Operation 161 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (2.82ns) (grouped into DSP with root node ret_V_8)   --->   "%tmp_21_cast = mul i24 %tmp_26, %tmp_26" [../src/LayerNorm/LayerNorm.cpp:30]   --->   Operation 162 'mul' 'tmp_21_cast' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 163 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_8 = add i24 %lhs_V_2, %tmp_21_cast" [../src/LayerNorm/LayerNorm.cpp:30]   --->   Operation 163 'add' 'ret_V_8' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%sum_sq_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_8, i32 8, i32 23)" [../src/LayerNorm/LayerNorm.cpp:30]   --->   Operation 164 'partselect' 'sum_sq_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [../src/LayerNorm/LayerNorm.cpp:27]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.03>
ST_14 : Operation 166 [20/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 166 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [20/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 167 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 3.03>
ST_15 : Operation 168 [19/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 168 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [19/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 169 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 3.03>
ST_16 : Operation 170 [18/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 170 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [18/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 171 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 3.03>
ST_17 : Operation 172 [17/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 172 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [17/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 173 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 3.03>
ST_18 : Operation 174 [16/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 174 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [16/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 175 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 3.03>
ST_19 : Operation 176 [15/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 176 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [15/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 177 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 3.03>
ST_20 : Operation 178 [14/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 178 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [14/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 179 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 3.03>
ST_21 : Operation 180 [13/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 180 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [13/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 181 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 3.03>
ST_22 : Operation 182 [12/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 182 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [12/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 183 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 3.03>
ST_23 : Operation 184 [11/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 184 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [11/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 185 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 3.03>
ST_24 : Operation 186 [10/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 186 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [10/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 187 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 3.03>
ST_25 : Operation 188 [9/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 188 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 189 [9/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 189 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 16> <Delay = 3.03>
ST_26 : Operation 190 [8/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 190 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 191 [8/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 191 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 17> <Delay = 3.03>
ST_27 : Operation 192 [7/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 192 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 193 [7/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 193 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 18> <Delay = 3.03>
ST_28 : Operation 194 [6/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 194 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 195 [6/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 195 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 19> <Delay = 3.03>
ST_29 : Operation 196 [5/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 196 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [5/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 197 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 20> <Delay = 3.03>
ST_30 : Operation 198 [4/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 198 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [4/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 199 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 21> <Delay = 3.03>
ST_31 : Operation 200 [3/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 200 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 201 [3/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 201 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 22> <Delay = 3.03>
ST_32 : Operation 202 [2/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 202 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 203 [2/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 203 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 23> <Delay = 8.58>
ST_33 : Operation 204 [1/21] (3.03ns)   --->   "%tmp_s = sdiv i17 %tmp_32_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 204 'sdiv' 'tmp_s' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%r_V = trunc i17 %tmp_s to i16" [../src/LayerNorm/LayerNorm.cpp:32]   --->   Operation 205 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 206 [1/21] (3.03ns)   --->   "%tmp_23 = sdiv i17 %tmp_34_tr, %p_tr4" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 206 'sdiv' 'tmp_23' <Predicate = true> <Delay = 3.03> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "%tmp = sext i16 %r_V to i24" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 207 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i17 %tmp_23 to i16" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 208 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%lhs_V = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_48, i8 0)" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 209 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (2.82ns) (grouped into DSP with root node ret_V_9)   --->   "%tmp_17_cast = mul i24 %tmp, %tmp" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 210 'mul' 'tmp_17_cast' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 211 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_9 = sub i24 %lhs_V, %tmp_17_cast" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 211 'sub' 'ret_V_9' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%variance_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_9, i32 8, i32 23)" [../src/LayerNorm/LayerNorm.cpp:33]   --->   Operation 212 'partselect' 'variance_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %r_V to i17" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 213 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.46ns)   --->   "br label %0" [../src/LayerNorm/LayerNorm.cpp:35]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.46>

State 34 <SV = 24> <Delay = 8.23>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i16 [ 0, %_ZdvILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit147 ], [ %c_1, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79 ]"   --->   Operation 215 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 216 [1/1] (0.00ns)   --->   "%ret_V_5 = phi i48 [ 0, %_ZdvILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit147 ], [ %next_mul2, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79 ]" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 216 'phi' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 217 [1/1] (2.13ns)   --->   "%exitcond1 = icmp eq i16 %i_op_assign_3, %num_features_V_read" [../src/LayerNorm/LayerNorm.cpp:35]   --->   Operation 217 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 218 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 218 'speclooptripcount' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 219 [1/1] (1.54ns)   --->   "%c_1 = add i16 %i_op_assign_3, 1" [../src/LayerNorm/LayerNorm.cpp:35]   --->   Operation 219 'add' 'c_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.loopexit, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79" [../src/LayerNorm/LayerNorm.cpp:35]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i16 %i_op_assign_3 to i32" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 221 'zext' 'lhs_V_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 222 [1/1] (2.29ns)   --->   "%next_mul2 = add i48 %ret_V_5, %rhs_V_1_cast" [../src/LayerNorm/LayerNorm.cpp:28]   --->   Operation 222 'add' 'next_mul2' <Predicate = (!exitcond1)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 223 [1/1] (2.29ns)   --->   "%tmp_24 = add i48 %tmp_19_cast, %ret_V_5" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 223 'add' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_24_cast_cast = zext i48 %tmp_24 to i49" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 224 'zext' 'tmp_24_cast_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 225 [1/1] (2.29ns)   --->   "%in_data_V2_sum9 = add i49 %tmp_39_cast, %tmp_24_cast_cast" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 225 'add' 'in_data_V2_sum9' <Predicate = (!exitcond1)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 226 [1/1] (0.00ns)   --->   "%in_data_V2_sum9_cast = zext i49 %in_data_V2_sum9 to i64" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 226 'zext' 'in_data_V2_sum9_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 227 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16* %gmem, i64 %in_data_V2_sum9_cast" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 227 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 228 [8/8] (8.23ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %variance_V)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 228 'call' 'agg_result_V_i' <Predicate = (!exitcond1)> <Delay = 8.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 229 [1/1] (1.87ns)   --->   "%gamma_V6_sum = add i32 %tmp_36_cast, %lhs_V_3_cast" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 229 'add' 'gamma_V6_sum' <Predicate = (!exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 230 [1/1] (0.00ns)   --->   "%gamma_V6_sum_cast = zext i32 %gamma_V6_sum to i64" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 230 'zext' 'gamma_V6_sum_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 231 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16* %gmem, i64 %gamma_V6_sum_cast" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 231 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 232 [1/1] (1.87ns)   --->   "%beta_V8_sum = add i32 %tmp_34_cast, %lhs_V_3_cast" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 232 'add' 'beta_V8_sum' <Predicate = (!exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "%beta_V8_sum_cast = zext i32 %beta_V8_sum to i64" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 233 'zext' 'beta_V8_sum_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 234 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16* %gmem, i64 %beta_V8_sum_cast" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 234 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 235 [1/1] (2.29ns)   --->   "%out_data_V4_sum = add i49 %tmp_38_cast, %tmp_24_cast_cast" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 235 'add' 'out_data_V4_sum' <Predicate = (!exitcond1)> <Delay = 2.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "%out_data_V4_sum_cast = zext i49 %out_data_V4_sum to i64" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 236 'zext' 'out_data_V4_sum_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16* %gmem, i64 %out_data_V4_sum_cast" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 237 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 238 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 238 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 35 <SV = 25> <Delay = 8.75>
ST_35 : Operation 239 [7/7] (8.75ns)   --->   "%x_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 239 'readreq' 'x_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 240 [7/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %variance_V)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 240 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 26> <Delay = 8.75>
ST_36 : Operation 241 [6/7] (8.75ns)   --->   "%x_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 241 'readreq' 'x_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 242 [6/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %variance_V)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 242 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 27> <Delay = 8.75>
ST_37 : Operation 243 [5/7] (8.75ns)   --->   "%x_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 243 'readreq' 'x_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 244 [5/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %variance_V)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 244 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 28> <Delay = 8.75>
ST_38 : Operation 245 [4/7] (8.75ns)   --->   "%x_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 245 'readreq' 'x_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 246 [4/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %variance_V)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 246 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 29> <Delay = 8.75>
ST_39 : Operation 247 [3/7] (8.75ns)   --->   "%x_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 247 'readreq' 'x_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 248 [3/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %variance_V)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 248 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 30> <Delay = 8.75>
ST_40 : Operation 249 [2/7] (8.75ns)   --->   "%x_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 249 'readreq' 'x_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 250 [2/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %variance_V)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 250 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 31> <Delay = 8.75>
ST_41 : Operation 251 [1/7] (8.75ns)   --->   "%x_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 251 'readreq' 'x_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 252 [1/8] (3.85ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %variance_V)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 252 'call' 'agg_result_V_i' <Predicate = true> <Delay = 3.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 32> <Delay = 8.75>
ST_42 : Operation 253 [1/1] (8.75ns)   --->   "%x_V_1 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_1)" [../src/LayerNorm/LayerNorm.cpp:37]   --->   Operation 253 'read' 'x_V_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 33> <Delay = 4.79>
ST_43 : Operation 254 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %x_V_1 to i17" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 254 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 255 [1/1] (1.54ns)   --->   "%ret_V_10 = sub i17 %lhs_V_3, %rhs_V_1" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 255 'sub' 'ret_V_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 256 [1/1] (0.00ns)   --->   "%t_V = call i25 @_ssdm_op_BitConcatenate.i25.i17.i8(i17 %ret_V_10, i8 0)" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 256 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_48_tr_cast = zext i13 %agg_result_V_i to i25" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 257 'zext' 'tmp_48_tr_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 258 [29/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 258 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 34> <Delay = 3.25>
ST_44 : Operation 259 [28/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 259 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 35> <Delay = 3.25>
ST_45 : Operation 260 [27/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 260 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 36> <Delay = 3.25>
ST_46 : Operation 261 [26/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 261 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 37> <Delay = 3.25>
ST_47 : Operation 262 [25/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 262 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 38> <Delay = 3.25>
ST_48 : Operation 263 [24/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 263 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 39> <Delay = 3.25>
ST_49 : Operation 264 [23/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 264 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 40> <Delay = 3.25>
ST_50 : Operation 265 [22/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 265 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 41> <Delay = 3.25>
ST_51 : Operation 266 [21/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 266 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 42> <Delay = 3.25>
ST_52 : Operation 267 [20/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 267 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 43> <Delay = 3.25>
ST_53 : Operation 268 [19/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 268 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 44> <Delay = 3.25>
ST_54 : Operation 269 [18/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 269 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 45> <Delay = 3.25>
ST_55 : Operation 270 [17/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 270 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 46> <Delay = 3.25>
ST_56 : Operation 271 [16/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 271 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 47> <Delay = 3.25>
ST_57 : Operation 272 [15/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 272 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 48> <Delay = 3.25>
ST_58 : Operation 273 [14/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 273 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 49> <Delay = 3.25>
ST_59 : Operation 274 [13/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 274 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 50> <Delay = 3.25>
ST_60 : Operation 275 [12/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 275 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 51> <Delay = 3.25>
ST_61 : Operation 276 [11/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 276 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 52> <Delay = 3.25>
ST_62 : Operation 277 [10/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 277 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 53> <Delay = 8.75>
ST_63 : Operation 278 [9/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 278 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 279 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 280 [1/1] (8.75ns)   --->   "%gmem_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 280 'writereq' 'gmem_addr_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 54> <Delay = 8.75>
ST_64 : Operation 281 [8/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 281 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 282 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 282 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 283 [7/7] (8.75ns)   --->   "%p_Val2_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 283 'readreq' 'p_Val2_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 55> <Delay = 8.75>
ST_65 : Operation 284 [7/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 284 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 285 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 285 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 286 [6/7] (8.75ns)   --->   "%p_Val2_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 286 'readreq' 'p_Val2_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 56> <Delay = 8.75>
ST_66 : Operation 287 [6/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 287 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 288 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 288 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 289 [5/7] (8.75ns)   --->   "%p_Val2_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 289 'readreq' 'p_Val2_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 57> <Delay = 8.75>
ST_67 : Operation 290 [5/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 290 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 291 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 291 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 292 [4/7] (8.75ns)   --->   "%p_Val2_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 292 'readreq' 'p_Val2_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 58> <Delay = 8.75>
ST_68 : Operation 293 [4/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 293 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 294 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 294 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 295 [3/7] (8.75ns)   --->   "%p_Val2_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 295 'readreq' 'p_Val2_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 59> <Delay = 8.75>
ST_69 : Operation 296 [3/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 296 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 297 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 297 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 298 [2/7] (8.75ns)   --->   "%p_Val2_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 298 'readreq' 'p_Val2_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 60> <Delay = 8.75>
ST_70 : Operation 299 [2/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 299 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 300 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 300 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 301 [1/7] (8.75ns)   --->   "%p_Val2_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 301 'readreq' 'p_Val2_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 61> <Delay = 8.75>
ST_71 : Operation 302 [1/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_48_tr_cast" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 302 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 303 [1/1] (8.75ns)   --->   "%p_Val2_13 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 303 'read' 'p_Val2_13' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 62> <Delay = 5.55>
ST_72 : Operation 304 [1/1] (0.00ns)   --->   "%normalized_V = trunc i25 %tmp_27 to i16" [../src/LayerNorm/LayerNorm.cpp:38]   --->   Operation 304 'trunc' 'normalized_V' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 305 [1/1] (0.00ns)   --->   "%r_V_5 = sext i16 %gmem_addr_2_read to i24" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 305 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_25 = sext i16 %normalized_V to i24" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 306 'sext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 307 [1/1] (2.82ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_s = mul i24 %r_V_5, %tmp_25" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 307 'mul' 'r_V_s' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 308 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_13, i8 0)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 308 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 309 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_11 = add i24 %r_V_s, %rhs_V_2" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 309 'add' 'ret_V_11' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_11, i32 8, i32 23)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 310 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 73 <SV = 63> <Delay = 8.75>
ST_73 : Operation 311 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_4, i16 %tmp_28, i2 -1)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 311 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 64> <Delay = 8.75>
ST_74 : Operation 312 [5/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 312 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 65> <Delay = 8.75>
ST_75 : Operation 313 [4/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 313 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 66> <Delay = 8.75>
ST_76 : Operation 314 [3/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 314 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 67> <Delay = 8.75>
ST_77 : Operation 315 [2/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 315 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 68> <Delay = 8.75>
ST_78 : Operation 316 [1/5] (8.75ns)   --->   "%gmem_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/LayerNorm/LayerNorm.cpp:39]   --->   Operation 316 'writeresp' 'gmem_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 317 [1/1] (0.00ns)   --->   "br label %0" [../src/LayerNorm/LayerNorm.cpp:35]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.55ns
The critical path consists of the following:
	s_axi read on port 'width_V' [13]  (1 ns)
	'mul' operation of DSP[40] ('ret.V', ../src/LayerNorm/LayerNorm.cpp:28) [40]  (5.55 ns)

 <State 2>: 2.14ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', ../src/LayerNorm/LayerNorm.cpp:23) [45]  (0 ns)
	'icmp' operation ('exitcond3', ../src/LayerNorm/LayerNorm.cpp:23) [48]  (2.14 ns)

 <State 3>: 2.14ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', ../src/LayerNorm/LayerNorm.cpp:24) [55]  (0 ns)
	'icmp' operation ('exitcond2', ../src/LayerNorm/LayerNorm.cpp:24) [57]  (2.14 ns)

 <State 4>: 4.59ns
The critical path consists of the following:
	'phi' operation ('ret.V', ../src/LayerNorm/LayerNorm.cpp:28) with incoming values : ('next_mul', ../src/LayerNorm/LayerNorm.cpp:28) [69]  (0 ns)
	'add' operation ('tmp_20', ../src/LayerNorm/LayerNorm.cpp:28) [76]  (2.3 ns)
	'add' operation ('in_data_V2_sum', ../src/LayerNorm/LayerNorm.cpp:28) [78]  (2.3 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:28) [81]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:28) [81]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:28) [81]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:28) [81]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:28) [81]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:28) [81]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:28) [81]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:28) [82]  (8.75 ns)

 <State 13>: 5.55ns
The critical path consists of the following:
	'mul' operation of DSP[87] ('tmp_21_cast', ../src/LayerNorm/LayerNorm.cpp:30) [86]  (2.82 ns)
	'add' operation of DSP[87] ('ret.V', ../src/LayerNorm/LayerNorm.cpp:30) [87]  (2.73 ns)

 <State 14>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 15>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 16>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 17>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 18>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 19>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 20>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 21>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 22>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 23>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 24>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 25>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 26>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 27>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 28>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 29>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 30>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 31>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 32>: 3.04ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)

 <State 33>: 8.59ns
The critical path consists of the following:
	'sdiv' operation ('tmp_s', ../src/LayerNorm/LayerNorm.cpp:32) [92]  (3.04 ns)
	'mul' operation of DSP[100] ('tmp_17_cast', ../src/LayerNorm/LayerNorm.cpp:33) [99]  (2.82 ns)
	'sub' operation of DSP[100] ('ret.V', ../src/LayerNorm/LayerNorm.cpp:33) [100]  (2.73 ns)

 <State 34>: 8.24ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/LayerNorm/LayerNorm.cpp:38) to 'sqrt_fixed<17, 9>' [123]  (8.24 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:37) [119]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:37) [119]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:37) [119]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:37) [119]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:37) [119]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:37) [119]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:37) [119]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:37) [120]  (8.75 ns)

 <State 43>: 4.8ns
The critical path consists of the following:
	'sub' operation ('ret.V', ../src/LayerNorm/LayerNorm.cpp:38) [122]  (1.54 ns)
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/LayerNorm/LayerNorm.cpp:38) [126]  (3.25 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [131]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [131]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [131]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [131]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [131]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [131]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [131]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [132]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [140]  (8.75 ns)

 <State 72>: 5.55ns
The critical path consists of the following:
	'mul' operation of DSP[142] ('r_V_s', ../src/LayerNorm/LayerNorm.cpp:39) [135]  (2.82 ns)
	'add' operation of DSP[142] ('ret.V', ../src/LayerNorm/LayerNorm.cpp:39) [142]  (2.73 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [148]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [149]  (8.75 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [149]  (8.75 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [149]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [149]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/LayerNorm/LayerNorm.cpp:39) [149]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
