{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 16:43:46 2015 " "Info: Processing started: Mon Feb 09 16:43:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_CLOCK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DE2_CLOCK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Info: Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Info: Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Clock " "Info: Elaborating entity \"DE2_Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC2 DE2_CLOCK.vhd(33) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CLOCK.vhd(33): object \"ADC2\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC3 DE2_CLOCK.vhd(33) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CLOCK.vhd(33): object \"ADC3\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "COUNT_RMS_FINAL DE2_CLOCK.vhd(42) " "Warning (10540): VHDL Signal Declaration warning at DE2_CLOCK.vhd(42): used explicit default value for signal \"COUNT_RMS_FINAL\" because signal was never assigned a value" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IMP DE2_CLOCK.vhd(50) " "Warning (10036): Verilog HDL or VHDL warning at DE2_CLOCK.vhd(50): object \"IMP\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_COUNT_1HZ DE2_CLOCK.vhd(209) " "Warning (10492): VHDL Process Statement warning at DE2_CLOCK.vhd(209): signal \"CLK_COUNT_1HZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_COUNT_1HZ DE2_CLOCK.vhd(210) " "Warning (10492): VHDL Process Statement warning at DE2_CLOCK.vhd(210): signal \"CLK_COUNT_1HZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_1HZ DE2_CLOCK.vhd(213) " "Warning (10492): VHDL Process Statement warning at DE2_CLOCK.vhd(213): signal \"CLK_1HZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CLK_1HZ DE2_CLOCK.vhd(203) " "Warning (10631): VHDL Process Statement warning at DE2_CLOCK.vhd(203): inferring latch(es) for signal or variable \"CLK_1HZ\", which holds its previous value in one or more paths through the process" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD_RW~reg0 data_in GND " "Warning (14130): Reduced register \"LCD_RW~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 13 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[11\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[11\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[10\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[10\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[9\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[9\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[8\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[8\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[7\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[7\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[6\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[6\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[5\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[5\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[4\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[4\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[3\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[3\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[2\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[2\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[1\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[1\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DAC_SIGNAL\[0\] data_in GND " "Warning (14130): Reduced register \"DAC_SIGNAL\[0\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_CLOCK\|next_command 14 " "Info: State machine \"\|DE2_CLOCK\|next_command\" contains 14 states" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_CLOCK\|state 14 " "Info: State machine \"\|DE2_CLOCK\|state\" contains 14 states" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_CLOCK\|next_command " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_CLOCK\|next_command\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_CLOCK\|next_command " "Info: Encoding result for state machine \"\|DE2_CLOCK\|next_command\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "14 " "Info: Completed encoding using 14 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.display_clear " "Info: Encoded state bit \"next_command.display_clear\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.display_off " "Info: Encoded state bit \"next_command.display_off\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.reset3 " "Info: Encoded state bit \"next_command.reset3\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.hold " "Info: Encoded state bit \"next_command.hold\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.reset1 " "Info: Encoded state bit \"next_command.reset1\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.toggle_e " "Info: Encoded state bit \"next_command.toggle_e\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.return_home " "Info: Encoded state bit \"next_command.return_home\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.write_char3 " "Info: Encoded state bit \"next_command.write_char3\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.write_char2 " "Info: Encoded state bit \"next_command.write_char2\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.write_char1 " "Info: Encoded state bit \"next_command.write_char1\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.mode_set " "Info: Encoded state bit \"next_command.mode_set\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.display_on " "Info: Encoded state bit \"next_command.display_on\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.func_set " "Info: Encoded state bit \"next_command.func_set\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "next_command.reset2 " "Info: Encoded state bit \"next_command.reset2\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.reset2 00000000000000 " "Info: State \"\|DE2_CLOCK\|next_command.reset2\" uses code string \"00000000000000\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.func_set 00000000000011 " "Info: State \"\|DE2_CLOCK\|next_command.func_set\" uses code string \"00000000000011\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.display_on 00000000000101 " "Info: State \"\|DE2_CLOCK\|next_command.display_on\" uses code string \"00000000000101\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.mode_set 00000000001001 " "Info: State \"\|DE2_CLOCK\|next_command.mode_set\" uses code string \"00000000001001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.write_char1 00000000010001 " "Info: State \"\|DE2_CLOCK\|next_command.write_char1\" uses code string \"00000000010001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.write_char2 00000000100001 " "Info: State \"\|DE2_CLOCK\|next_command.write_char2\" uses code string \"00000000100001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.write_char3 00000001000001 " "Info: State \"\|DE2_CLOCK\|next_command.write_char3\" uses code string \"00000001000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.return_home 00000010000001 " "Info: State \"\|DE2_CLOCK\|next_command.return_home\" uses code string \"00000010000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.toggle_e 00000100000001 " "Info: State \"\|DE2_CLOCK\|next_command.toggle_e\" uses code string \"00000100000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.reset1 00001000000001 " "Info: State \"\|DE2_CLOCK\|next_command.reset1\" uses code string \"00001000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.hold 00010000000001 " "Info: State \"\|DE2_CLOCK\|next_command.hold\" uses code string \"00010000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.reset3 00100000000001 " "Info: State \"\|DE2_CLOCK\|next_command.reset3\" uses code string \"00100000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.display_off 01000000000001 " "Info: State \"\|DE2_CLOCK\|next_command.display_off\" uses code string \"01000000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|next_command.display_clear 10000000000001 " "Info: State \"\|DE2_CLOCK\|next_command.display_clear\" uses code string \"10000000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_CLOCK\|state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_CLOCK\|state\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_CLOCK\|state " "Info: Encoding result for state machine \"\|DE2_CLOCK\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "14 " "Info: Completed encoding using 14 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.display_clear " "Info: Encoded state bit \"state.display_clear\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.display_off " "Info: Encoded state bit \"state.display_off\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.reset3 " "Info: Encoded state bit \"state.reset3\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.reset2 " "Info: Encoded state bit \"state.reset2\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.hold " "Info: Encoded state bit \"state.hold\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.toggle_e " "Info: Encoded state bit \"state.toggle_e\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.return_home " "Info: Encoded state bit \"state.return_home\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.write_char3 " "Info: Encoded state bit \"state.write_char3\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.write_char2 " "Info: Encoded state bit \"state.write_char2\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.write_char1 " "Info: Encoded state bit \"state.write_char1\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.mode_set " "Info: Encoded state bit \"state.mode_set\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.display_on " "Info: Encoded state bit \"state.display_on\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.func_set " "Info: Encoded state bit \"state.func_set\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.reset1 " "Info: Encoded state bit \"state.reset1\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.reset1 00000000000000 " "Info: State \"\|DE2_CLOCK\|state.reset1\" uses code string \"00000000000000\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.func_set 00000000000011 " "Info: State \"\|DE2_CLOCK\|state.func_set\" uses code string \"00000000000011\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.display_on 00000000000101 " "Info: State \"\|DE2_CLOCK\|state.display_on\" uses code string \"00000000000101\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.mode_set 00000000001001 " "Info: State \"\|DE2_CLOCK\|state.mode_set\" uses code string \"00000000001001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.write_char1 00000000010001 " "Info: State \"\|DE2_CLOCK\|state.write_char1\" uses code string \"00000000010001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.write_char2 00000000100001 " "Info: State \"\|DE2_CLOCK\|state.write_char2\" uses code string \"00000000100001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.write_char3 00000001000001 " "Info: State \"\|DE2_CLOCK\|state.write_char3\" uses code string \"00000001000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.return_home 00000010000001 " "Info: State \"\|DE2_CLOCK\|state.return_home\" uses code string \"00000010000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.toggle_e 00000100000001 " "Info: State \"\|DE2_CLOCK\|state.toggle_e\" uses code string \"00000100000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.hold 00001000000001 " "Info: State \"\|DE2_CLOCK\|state.hold\" uses code string \"00001000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.reset2 00010000000001 " "Info: State \"\|DE2_CLOCK\|state.reset2\" uses code string \"00010000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.reset3 00100000000001 " "Info: State \"\|DE2_CLOCK\|state.reset3\" uses code string \"00100000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.display_off 01000000000001 " "Info: State \"\|DE2_CLOCK\|state.display_off\" uses code string \"01000000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_CLOCK\|state.display_clear 10000000000001 " "Info: State \"\|DE2_CLOCK\|state.display_clear\" uses code string \"10000000000001\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "next_command.toggle_e data_in GND " "Warning (14130): Reduced register \"next_command.toggle_e\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "next_command.hold data_in GND " "Warning (14130): Reduced register \"next_command.hold\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "next_command.reset1 data_in GND " "Warning (14130): Reduced register \"next_command.reset1\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 25 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DATA_BUS_VALUE\[6\] next_command.write_char2 " "Info: Duplicate register \"DATA_BUS_VALUE\[6\]\" merged to single register \"next_command.write_char2\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[0\] " "Warning: The bidir \"GPIO0\[0\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[1\] " "Warning: The bidir \"GPIO0\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[2\] " "Warning: The bidir \"GPIO0\[2\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[3\] " "Warning: The bidir \"GPIO0\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[4\] " "Warning: The bidir \"GPIO0\[4\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[5\] " "Warning: The bidir \"GPIO0\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[6\] " "Warning: The bidir \"GPIO0\[6\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[7\] " "Warning: The bidir \"GPIO0\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[8\] " "Warning: The bidir \"GPIO0\[8\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[9\] " "Warning: The bidir \"GPIO0\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[10\] " "Warning: The bidir \"GPIO0\[10\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[11\] " "Warning: The bidir \"GPIO0\[11\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[12\] " "Warning: The bidir \"GPIO0\[12\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[13\] " "Warning: The bidir \"GPIO0\[13\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[14\] " "Warning: The bidir \"GPIO0\[14\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[15\] " "Warning: The bidir \"GPIO0\[15\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[16\] " "Warning: The bidir \"GPIO0\[16\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[17\] " "Warning: The bidir \"GPIO0\[17\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[18\] " "Warning: The bidir \"GPIO0\[18\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[19\] " "Warning: The bidir \"GPIO0\[19\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[20\] " "Warning: The bidir \"GPIO0\[20\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[21\] " "Warning: The bidir \"GPIO0\[21\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[22\] " "Warning: The bidir \"GPIO0\[22\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[23\] " "Warning: The bidir \"GPIO0\[23\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "Warning: The bidir \"GPIO1\[0\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "Warning: The bidir \"GPIO1\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[2\] " "Warning: The bidir \"GPIO1\[2\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "Warning: The bidir \"GPIO1\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "Warning: The bidir \"GPIO1\[4\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "Warning: The bidir \"GPIO1\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "Warning: The bidir \"GPIO1\[6\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "Warning: The bidir \"GPIO1\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[8\] " "Warning: The bidir \"GPIO1\[8\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "Warning: The bidir \"GPIO1\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[10\] " "Warning: The bidir \"GPIO1\[10\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "Warning: The bidir \"GPIO1\[11\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[12\] " "Warning: The bidir \"GPIO1\[12\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "Warning: The bidir \"GPIO1\[13\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[14\] " "Warning: The bidir \"GPIO1\[14\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "Warning: The bidir \"GPIO1\[15\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[16\] " "Warning: The bidir \"GPIO1\[16\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "Warning: The bidir \"GPIO1\[17\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[18\] " "Warning: The bidir \"GPIO1\[18\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "Warning: The bidir \"GPIO1\[19\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[20\] " "Warning: The bidir \"GPIO1\[20\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "Warning: The bidir \"GPIO1\[21\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[22\] " "Warning: The bidir \"GPIO1\[22\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "Warning: The bidir \"GPIO1\[23\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "Warning: The bidir \"GPIO1\[24\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "Warning: The bidir \"GPIO1\[25\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "Warning: The bidir \"GPIO1\[26\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "Warning: The bidir \"GPIO1\[27\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "Warning: The bidir \"GPIO1\[28\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "Warning: The bidir \"GPIO1\[29\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[30\] " "Warning: The bidir \"GPIO1\[30\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[31\] " "Warning: The bidir \"GPIO1\[31\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[32\] " "Warning: The bidir \"GPIO1\[32\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "Warning: The bidir \"GPIO1\[33\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[34\] " "Warning: The bidir \"GPIO1\[34\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[35\] " "Warning: The bidir \"GPIO1\[35\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 15 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[24\]~11 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[24\]~11 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[25\]~10 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[25\]~10 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[26\]~9 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[26\]~9 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[27\]~8 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[27\]~8 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[28\]~7 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[28\]~7 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[29\]~6 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[29\]~6 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[30\]~5 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[30\]~5 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[31\]~4 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[31\]~4 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[32\]~3 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[32\]~3 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[33\]~2 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[33\]~2 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[34\]~1 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[34\]~1 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[35\]~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO0\[35\]~0 that it feeds" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[24\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[24\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[25\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[25\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[26\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[26\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[27\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[27\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[28\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[28\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[29\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[29\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[30\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[30\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[31\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[31\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[32\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[32\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[33\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[33\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[34\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[34\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO0\[35\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"GPIO0\[35\]\" is moved to its source" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[24\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[24\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[25\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[25\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[26\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[26\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[27\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[27\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[28\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[28\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[29\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[29\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[30\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[30\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[31\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[31\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[32\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[32\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[33\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[33\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[34\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[34\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GPIO0\[35\]~reg0 data_in GND " "Warning (14130): Reduced register \"GPIO0\[35\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 12 -1 0 } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 77 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[24\]~134 " "Warning: Node \"GPIO0\[24\]~134\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[25\]~135 " "Warning: Node \"GPIO0\[25\]~135\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[26\]~136 " "Warning: Node \"GPIO0\[26\]~136\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[27\]~137 " "Warning: Node \"GPIO0\[27\]~137\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[28\]~138 " "Warning: Node \"GPIO0\[28\]~138\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[29\]~139 " "Warning: Node \"GPIO0\[29\]~139\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[30\]~140 " "Warning: Node \"GPIO0\[30\]~140\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[31\]~141 " "Warning: Node \"GPIO0\[31\]~141\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[32\]~142 " "Warning: Node \"GPIO0\[32\]~142\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[33\]~143 " "Warning: Node \"GPIO0\[33\]~143\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[34\]~144 " "Warning: Node \"GPIO0\[34\]~144\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO0\[35\]~145 " "Warning: Node \"GPIO0\[35\]~145\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 334 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[0\]~7 " "Warning: Node \"DATA_BUS\[0\]~7\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[1\]~6 " "Warning: Node \"DATA_BUS\[1\]~6\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[2\]~5 " "Warning: Node \"DATA_BUS\[2\]~5\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[3\]~4 " "Warning: Node \"DATA_BUS\[3\]~4\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[4\]~3 " "Warning: Node \"DATA_BUS\[4\]~3\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[5\]~2 " "Warning: Node \"DATA_BUS\[5\]~2\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[6\]~1 " "Warning: Node \"DATA_BUS\[6\]~1\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "DATA_BUS\[7\]~0 " "Warning: Node \"DATA_BUS\[7\]~0\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Info: Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Info: Implemented 80 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Info: Implemented 90 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Info: Allocated 389 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 16:43:50 2015 " "Info: Processing ended: Mon Feb 09 16:43:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
