// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "11/17/2014 21:40:00"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module SLC (
	Clk,
	Reset,
	Run,
	\Continue ,
	ContinueIR,
	S,
	CE,
	UB,
	LB,
	OE,
	WE,
	A,
	LED,
	DIS3,
	DIS2,
	DIS1,
	DIS0,
	Data);
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
input 	ContinueIR;
input 	[15:0] S;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] A;
output 	[11:0] LED;
output 	[6:0] DIS3;
output 	[6:0] DIS2;
output 	[6:0] DIS1;
output 	[6:0] DIS0;
output 	[15:0] Data;

// Design Ports Information
// ContinueIR	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[15]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[16]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[17]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[18]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[19]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS3[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS3[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS3[2]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS3[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS3[4]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS3[5]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS3[6]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS2[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS2[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS2[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS2[3]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS2[4]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS2[5]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS2[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS1[0]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS1[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS1[2]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS1[3]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS1[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS1[5]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS1[6]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS0[0]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS0[1]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS0[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS0[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS0[4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS0[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIS0[6]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LC3fp_v.sdo");
// synopsys translate_on

wire \ContinueIR~input_o ;
wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \A[0]~output_o ;
wire \A[1]~output_o ;
wire \A[2]~output_o ;
wire \A[3]~output_o ;
wire \A[4]~output_o ;
wire \A[5]~output_o ;
wire \A[6]~output_o ;
wire \A[7]~output_o ;
wire \A[8]~output_o ;
wire \A[9]~output_o ;
wire \A[10]~output_o ;
wire \A[11]~output_o ;
wire \A[12]~output_o ;
wire \A[13]~output_o ;
wire \A[14]~output_o ;
wire \A[15]~output_o ;
wire \A[16]~output_o ;
wire \A[17]~output_o ;
wire \A[18]~output_o ;
wire \A[19]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \DIS3[0]~output_o ;
wire \DIS3[1]~output_o ;
wire \DIS3[2]~output_o ;
wire \DIS3[3]~output_o ;
wire \DIS3[4]~output_o ;
wire \DIS3[5]~output_o ;
wire \DIS3[6]~output_o ;
wire \DIS2[0]~output_o ;
wire \DIS2[1]~output_o ;
wire \DIS2[2]~output_o ;
wire \DIS2[3]~output_o ;
wire \DIS2[4]~output_o ;
wire \DIS2[5]~output_o ;
wire \DIS2[6]~output_o ;
wire \DIS1[0]~output_o ;
wire \DIS1[1]~output_o ;
wire \DIS1[2]~output_o ;
wire \DIS1[3]~output_o ;
wire \DIS1[4]~output_o ;
wire \DIS1[5]~output_o ;
wire \DIS1[6]~output_o ;
wire \DIS0[0]~output_o ;
wire \DIS0[1]~output_o ;
wire \DIS0[2]~output_o ;
wire \DIS0[3]~output_o ;
wire \DIS0[4]~output_o ;
wire \DIS0[5]~output_o ;
wire \DIS0[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \cpu|regAddrMux|Selector6~0_combout ;
wire \cpu|isdu|Decoder0~3_combout ;
wire \cpu|isdu|Selector8~0_combout ;
wire \Reset~input_o ;
wire \Reset~inputclkctrl_outclk ;
wire \cpu|isdu|State.ADD~q ;
wire \cpu|SR2mux|Dout[2]~4_combout ;
wire \cpu|alu|Mux15~0_combout ;
wire \S[1]~input_o ;
wire \Run~input_o ;
wire \cpu|isdu|State.Halted~0_combout ;
wire \cpu|isdu|State.Halted~q ;
wire \cpu|isdu|Next_state.LoadPC1~0_combout ;
wire \cpu|isdu|State.LoadPC1~q ;
wire \cpu|isdu|State.LoadPC2~q ;
wire \cpu|isdu|State.LoadPC3~q ;
wire \cpu|isdu|Decoder0~0_combout ;
wire \cpu|isdu|Selector14~0_combout ;
wire \cpu|isdu|State.LDR1~q ;
wire \cpu|isdu|State.LDR2~q ;
wire \cpu|isdu|State.LDR3~q ;
wire \cpu|isdu|WideOr21~0_combout ;
wire \cpu|isdu|State.STR3~feeder_combout ;
wire \cpu|isdu|State.STR3~q ;
wire \cpu|isdu|State.STR4~q ;
wire \cpu|isdu|Mem_WE~0_combout ;
wire \mem2io|always0~0_combout ;
wire \Data[1]~input_o ;
wire \cpu|isdu|State.LDR4~q ;
wire \cpu|isdu|WideOr27~0_combout ;
wire \cpu|regAddrMux|Selector3~0_combout ;
wire \cpu|regAddrMux|Selector3~1_combout ;
wire \cpu|regAddrMux|Selector3~2_combout ;
wire \cpu|Registers|Ld6~0_combout ;
wire \cpu|Registers|Ld3~0_combout ;
wire \cpu|Registers|Ld3~1_combout ;
wire \cpu|Registers|Ld1~0_combout ;
wire \cpu|Registers|Ld0~0_combout ;
wire \cpu|Registers|Mux21~2_combout ;
wire \cpu|Registers|Mux21~3_combout ;
wire \cpu|Registers|Ld7~0_combout ;
wire \cpu|Registers|Ld4~0_combout ;
wire \cpu|Registers|Ld6~1_combout ;
wire \cpu|Registers|Mux21~0_combout ;
wire \cpu|Registers|Mux21~1_combout ;
wire \cpu|Registers|Mux21~4_combout ;
wire \cpu|SR2mux|Dout[10]~13_combout ;
wire \cpu|Registers|Mux9~2_combout ;
wire \cpu|Registers|Mux9~3_combout ;
wire \cpu|Registers|R6|Dout[6]~feeder_combout ;
wire \cpu|Registers|Mux9~0_combout ;
wire \cpu|Registers|Mux9~1_combout ;
wire \cpu|Registers|Mux9~4_combout ;
wire \cpu|Registers|Mux25~2_combout ;
wire \cpu|Registers|Mux25~3_combout ;
wire \cpu|Registers|Mux25~0_combout ;
wire \cpu|Registers|Mux25~1_combout ;
wire \cpu|Registers|Mux25~4_combout ;
wire \cpu|SR2mux|Dout[6]~9_combout ;
wire \cpu|ALUgate|Dout[6]~6_combout ;
wire \Data[6]~input_o ;
wire \S[6]~input_o ;
wire \mem2io|Data_CPU_signal[6]~6_combout ;
wire \cpu|isdu|GatePC~combout ;
wire \cpu|isdu|State.LoadPC4~feeder_combout ;
wire \cpu|isdu|State.LoadPC4~q ;
wire \cpu|isdu|WideOr23~combout ;
wire \cpu|isdu|WideOr22~combout ;
wire \Data[3]~input_o ;
wire \S[3]~input_o ;
wire \mem2io|Data_CPU_signal[3]~3_combout ;
wire \cpu|Registers|Mux28~2_combout ;
wire \cpu|Registers|Mux28~3_combout ;
wire \cpu|Registers|R5|Dout[3]~feeder_combout ;
wire \cpu|Registers|R6|Dout[3]~feeder_combout ;
wire \cpu|Registers|R7|Dout[3]~feeder_combout ;
wire \cpu|Registers|Mux28~0_combout ;
wire \cpu|Registers|Mux28~1_combout ;
wire \cpu|Registers|Mux28~4_combout ;
wire \cpu|SR2mux|Dout[3]~6_combout ;
wire \cpu|Registers|Mux12~0_combout ;
wire \cpu|Registers|Mux12~1_combout ;
wire \cpu|Registers|Mux12~2_combout ;
wire \cpu|Registers|Mux12~3_combout ;
wire \cpu|Registers|Mux12~4_combout ;
wire \cpu|PCgate|Dout[3]~34_combout ;
wire \cpu|Registers|R6|Dout[2]~feeder_combout ;
wire \cpu|Registers|Mux13~0_combout ;
wire \cpu|Registers|Mux13~1_combout ;
wire \cpu|Registers|R3|Dout[2]~feeder_combout ;
wire \cpu|Registers|R1|Dout[2]~feeder_combout ;
wire \cpu|Registers|Mux13~2_combout ;
wire \cpu|Registers|Mux13~3_combout ;
wire \cpu|Registers|Mux13~4_combout ;
wire \cpu|SR2mux|Dout[1]~2_combout ;
wire \cpu|Registers|Mux30~2_combout ;
wire \cpu|Registers|Mux30~3_combout ;
wire \cpu|Registers|Mux30~0_combout ;
wire \cpu|Registers|Mux30~1_combout ;
wire \cpu|SR2mux|Dout[1]~3_combout ;
wire \cpu|Registers|Mux14~2_combout ;
wire \cpu|Registers|Mux14~3_combout ;
wire \cpu|Registers|Mux14~0_combout ;
wire \cpu|Registers|Mux14~1_combout ;
wire \cpu|Registers|Mux14~4_combout ;
wire \cpu|Registers|Mux15~0_combout ;
wire \cpu|Registers|Mux15~1_combout ;
wire \cpu|Registers|Mux15~2_combout ;
wire \cpu|Registers|Mux15~3_combout ;
wire \cpu|Registers|Mux15~4_combout ;
wire \cpu|alu|Add0~1 ;
wire \cpu|alu|Add0~3 ;
wire \cpu|alu|Add0~5 ;
wire \cpu|alu|Add0~6_combout ;
wire \cpu|PCgate|Dout[3]~33_combout ;
wire \cpu|Add1~3_combout ;
wire \cpu|Add1~2_combout ;
wire \cpu|Add1~1_combout ;
wire \cpu|Add1~0_combout ;
wire \cpu|PC|Dout[0]~16_combout ;
wire \cpu|PC|Dout[0]~feeder_combout ;
wire \cpu|isdu|WideOr24~0_combout ;
wire \cpu|Registers|Mux31~0_combout ;
wire \cpu|Registers|Mux31~1_combout ;
wire \cpu|Registers|Mux31~4_combout ;
wire \cpu|PCmux|Mux15~0_combout ;
wire \cpu|isdu|Decoder0~6_combout ;
wire \cpu|isdu|Selector12~0_combout ;
wire \cpu|isdu|State.JMP~q ;
wire \cpu|isdu|WideOr25~combout ;
wire \cpu|PC|Dout[0]~17 ;
wire \cpu|PC|Dout[1]~18_combout ;
wire \cpu|PC|Dout[1]~feeder_combout ;
wire \cpu|Registers|Mux30~4_combout ;
wire \cpu|PCmux|Mux14~0_combout ;
wire \cpu|PC|Dout[1]~19 ;
wire \cpu|PC|Dout[2]~20_combout ;
wire \cpu|PC|Dout[2]~feeder_combout ;
wire \cpu|Registers|Mux29~0_combout ;
wire \cpu|Registers|Mux29~1_combout ;
wire \cpu|Registers|Mux29~4_combout ;
wire \cpu|PCmux|Mux13~0_combout ;
wire \cpu|PC|Dout[2]~21 ;
wire \cpu|PC|Dout[3]~22_combout ;
wire \cpu|PC|Dout[3]~feeder_combout ;
wire \cpu|PCmux|Mux12~0_combout ;
wire \cpu|PCgate|Dout[3]~31_combout ;
wire \cpu|MARMUXgate|Dout[0]~0_combout ;
wire \cpu|Add2~1 ;
wire \cpu|Add2~3 ;
wire \cpu|Add2~5 ;
wire \cpu|Add2~6_combout ;
wire \cpu|PCgate|Dout[3]~32_combout ;
wire \cpu|PCgate|Dout[3]~35_combout ;
wire \cpu|PCgate|Dout[3]~36_combout ;
wire \cpu|nzpreg|Equal0~0_combout ;
wire \cpu|Registers|R4|Dout[7]~feeder_combout ;
wire \cpu|Registers|Mux24~0_combout ;
wire \cpu|Registers|Mux24~1_combout ;
wire \cpu|Registers|Mux24~2_combout ;
wire \cpu|Registers|Mux24~3_combout ;
wire \cpu|Registers|Mux24~4_combout ;
wire \cpu|SR2mux|Dout[7]~10_combout ;
wire \cpu|Registers|Mux8~2_combout ;
wire \cpu|Registers|Mux8~3_combout ;
wire \cpu|Registers|Mux8~0_combout ;
wire \cpu|Registers|Mux8~1_combout ;
wire \cpu|Registers|Mux8~4_combout ;
wire \cpu|ALUgate|Dout[7]~8_combout ;
wire \cpu|alu|Mux8~8_combout ;
wire \cpu|Registers|Mux10~2_combout ;
wire \cpu|Registers|Mux10~3_combout ;
wire \cpu|Registers|R4|Dout[5]~feeder_combout ;
wire \cpu|Registers|R6|Dout[5]~feeder_combout ;
wire \cpu|Registers|Mux10~0_combout ;
wire \cpu|Registers|Mux10~1_combout ;
wire \cpu|Registers|Mux10~4_combout ;
wire \cpu|Registers|R2|Dout[4]~feeder_combout ;
wire \cpu|Registers|Mux27~2_combout ;
wire \cpu|Registers|Mux27~3_combout ;
wire \cpu|Registers|R4|Dout[4]~feeder_combout ;
wire \cpu|Registers|R6|Dout[4]~feeder_combout ;
wire \cpu|Registers|Mux27~0_combout ;
wire \cpu|Registers|Mux27~1_combout ;
wire \cpu|Registers|Mux27~4_combout ;
wire \cpu|SR2mux|Dout[4]~7_combout ;
wire \cpu|alu|Add0~7 ;
wire \cpu|alu|Add0~9 ;
wire \cpu|alu|Add0~11 ;
wire \cpu|alu|Add0~13 ;
wire \cpu|alu|Add0~14_combout ;
wire \cpu|ALUgate|Dout[7]~9_combout ;
wire \cpu|Add1~7_combout ;
wire \cpu|Add1~5_combout ;
wire \cpu|Add1~4_combout ;
wire \cpu|PC|Dout[3]~23 ;
wire \cpu|PC|Dout[4]~24_combout ;
wire \cpu|PC|Dout[4]~feeder_combout ;
wire \cpu|PCmux|Mux11~0_combout ;
wire \cpu|PC|Dout[4]~25 ;
wire \cpu|PC|Dout[5]~26_combout ;
wire \cpu|PC|Dout[5]~feeder_combout ;
wire \cpu|PCmux|Mux10~0_combout ;
wire \cpu|PC|Dout[5]~27 ;
wire \cpu|PC|Dout[6]~29 ;
wire \cpu|PC|Dout[7]~30_combout ;
wire \cpu|PC|Dout[7]~feeder_combout ;
wire \cpu|PCmux|Mux8~0_combout ;
wire \cpu|PCgate|Dout[7]~49_combout ;
wire \Data[7]~input_o ;
wire \S[7]~input_o ;
wire \mem2io|Data_CPU_signal[7]~7_combout ;
wire \cpu|Add2~7 ;
wire \cpu|Add2~9 ;
wire \cpu|Add2~11 ;
wire \cpu|Add2~13 ;
wire \cpu|Add2~14_combout ;
wire \cpu|PCgate|Dout[7]~50_combout ;
wire \cpu|PCgate|Dout[7]~51_combout ;
wire \cpu|nzpreg|Equal0~1_combout ;
wire \cpu|nzpreg|Equal0~2_combout ;
wire \cpu|nzpreg|Equal0~3_combout ;
wire \cpu|nzpreg|Equal0~4_combout ;
wire \cpu|nzpreg|NZPin[0]~2_combout ;
wire \cpu|isdu|WideOr0~0_combout ;
wire \cpu|isdu|WideOr0~combout ;
wire \cpu|isdu|Decoder0~7_combout ;
wire \cpu|isdu|Selector11~0_combout ;
wire \cpu|isdu|State.BR~feeder_combout ;
wire \cpu|isdu|State.BR~q ;
wire \cpu|Add1~6_combout ;
wire \cpu|PC|Dout[6]~28_combout ;
wire \cpu|PC|Dout[6]~feeder_combout ;
wire \cpu|PCmux|Mux9~0_combout ;
wire \cpu|PCgate|Dout[6]~46_combout ;
wire \cpu|Add2~12_combout ;
wire \cpu|PCgate|Dout[6]~47_combout ;
wire \cpu|alu|Mux9~8_combout ;
wire \cpu|alu|Add0~12_combout ;
wire \cpu|ALUgate|Dout[6]~7_combout ;
wire \cpu|PCgate|Dout[6]~48_combout ;
wire \cpu|regAddrMux|Selector8~1_combout ;
wire \cpu|Registers|Mux5~2_combout ;
wire \cpu|Registers|Mux5~3_combout ;
wire \cpu|Registers|Mux5~0_combout ;
wire \cpu|Registers|Mux5~1_combout ;
wire \cpu|Registers|Mux5~4_combout ;
wire \cpu|ALUgate|Dout[10]~14_combout ;
wire \S[10]~input_o ;
wire \Data[10]~input_o ;
wire \mem2io|Data_CPU_signal[10]~10_combout ;
wire \cpu|Add1~13_combout ;
wire \cpu|Add1~14_combout ;
wire \cpu|Add1~12_combout ;
wire \cpu|Add1~10_combout ;
wire \cpu|Add1~11_combout ;
wire \cpu|Add1~8_combout ;
wire \cpu|PC|Dout[7]~31 ;
wire \cpu|PC|Dout[8]~32_combout ;
wire \cpu|PC|Dout[8]~feeder_combout ;
wire \cpu|PCmux|Mux7~0_combout ;
wire \cpu|PC|Dout[8]~33 ;
wire \cpu|PC|Dout[9]~34_combout ;
wire \cpu|PC|Dout[9]~feeder_combout ;
wire \cpu|PCmux|Mux6~0_combout ;
wire \cpu|Add1~9_combout ;
wire \cpu|PC|Dout[9]~35 ;
wire \cpu|PC|Dout[10]~36_combout ;
wire \cpu|PC|Dout[10]~feeder_combout ;
wire \cpu|PCmux|Mux5~0_combout ;
wire \cpu|PCgate|Dout[10]~58_combout ;
wire \cpu|Add2~15 ;
wire \cpu|Add2~17 ;
wire \cpu|Add2~19 ;
wire \cpu|Add2~20_combout ;
wire \cpu|PCgate|Dout[10]~59_combout ;
wire \cpu|alu|Mux5~8_combout ;
wire \cpu|Registers|Mux6~0_combout ;
wire \cpu|Registers|Mux6~1_combout ;
wire \cpu|Registers|Mux6~2_combout ;
wire \cpu|Registers|Mux6~3_combout ;
wire \cpu|Registers|Mux6~4_combout ;
wire \cpu|Registers|R4|Dout[8]~feeder_combout ;
wire \cpu|Registers|Mux7~0_combout ;
wire \cpu|Registers|Mux7~1_combout ;
wire \cpu|Registers|R3|Dout[8]~feeder_combout ;
wire \cpu|Registers|Mux7~2_combout ;
wire \cpu|Registers|Mux7~3_combout ;
wire \cpu|Registers|Mux7~4_combout ;
wire \cpu|alu|Add0~15 ;
wire \cpu|alu|Add0~17 ;
wire \cpu|alu|Add0~19 ;
wire \cpu|alu|Add0~20_combout ;
wire \cpu|ALUgate|Dout[10]~15_combout ;
wire \cpu|PCgate|Dout[10]~60_combout ;
wire \cpu|regAddrMux|Selector4~0_combout ;
wire \cpu|Registers|Ld5~0_combout ;
wire \cpu|Registers|Mux23~0_combout ;
wire \cpu|Registers|Mux23~1_combout ;
wire \cpu|Registers|Mux23~2_combout ;
wire \cpu|Registers|Mux23~3_combout ;
wire \cpu|Registers|Mux23~4_combout ;
wire \cpu|SR2mux|Dout[8]~11_combout ;
wire \cpu|ALUgate|Dout[8]~10_combout ;
wire \cpu|Add2~16_combout ;
wire \Data[8]~input_o ;
wire \S[8]~input_o ;
wire \mem2io|Data_CPU_signal[8]~8_combout ;
wire \cpu|PCgate|Dout[8]~52_combout ;
wire \cpu|PCgate|Dout[8]~53_combout ;
wire \cpu|alu|Mux7~8_combout ;
wire \cpu|alu|Add0~16_combout ;
wire \cpu|ALUgate|Dout[8]~11_combout ;
wire \cpu|PCgate|Dout[8]~54_combout ;
wire \cpu|MAR|Dout[8]~feeder_combout ;
wire \cpu|isdu|WideOr20~combout ;
wire \cpu|MAR|Dout[9]~feeder_combout ;
wire \cpu|MAR|Dout[11]~feeder_combout ;
wire \mem2io|Equal0~1_combout ;
wire \cpu|MAR|Dout[1]~feeder_combout ;
wire \cpu|MAR|Dout[0]~feeder_combout ;
wire \mem2io|Equal0~3_combout ;
wire \cpu|MAR|Dout[4]~feeder_combout ;
wire \cpu|MAR|Dout[7]~feeder_combout ;
wire \cpu|MAR|Dout[5]~feeder_combout ;
wire \mem2io|Equal0~2_combout ;
wire \cpu|MAR|Dout[13]~feeder_combout ;
wire \cpu|MAR|Dout[15]~feeder_combout ;
wire \cpu|MAR|Dout[12]~feeder_combout ;
wire \mem2io|Equal0~0_combout ;
wire \mem2io|Equal0~4_combout ;
wire \mem2io|Data_CPU_signal[1]~1_combout ;
wire \cpu|PCgate|Dout[1]~25_combout ;
wire \cpu|Add2~2_combout ;
wire \cpu|PCgate|Dout[1]~26_combout ;
wire \cpu|ALUgate|Dout[1]~0_combout ;
wire \cpu|alu|Mux14~8_combout ;
wire \cpu|alu|Add0~2_combout ;
wire \cpu|ALUgate|Dout[1]~1_combout ;
wire \cpu|PCgate|Dout[1]~27_combout ;
wire \cpu|regAddrMux|Selector2~0_combout ;
wire \cpu|regAddrMux|Selector0~0_combout ;
wire \cpu|regAddrMux|Selector1~0_combout ;
wire \cpu|Registers|Mux31~2_combout ;
wire \cpu|Registers|Mux31~3_combout ;
wire \cpu|SR2mux|Dout[0]~0_combout ;
wire \cpu|SR2mux|Dout[0]~1_combout ;
wire \cpu|alu|Add0~0_combout ;
wire \cpu|PCgate|Dout[0]~20_combout ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \mem2io|Data_CPU_signal[0]~0_combout ;
wire \cpu|PCgate|Dout[0]~18_combout ;
wire \cpu|Add2~0_combout ;
wire \cpu|PCgate|Dout[0]~19_combout ;
wire \cpu|PCgate|Dout[0]~90_combout ;
wire \cpu|regAddrMux|Selector2~1_combout ;
wire \cpu|Registers|Mux22~0_combout ;
wire \cpu|Registers|Mux22~1_combout ;
wire \cpu|Registers|Mux22~2_combout ;
wire \cpu|Registers|Mux22~3_combout ;
wire \cpu|Registers|Mux22~4_combout ;
wire \cpu|SR2mux|Dout[9]~12_combout ;
wire \cpu|ALUgate|Dout[9]~12_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \mem2io|Data_CPU_signal[9]~9_combout ;
wire \cpu|PCgate|Dout[9]~55_combout ;
wire \cpu|Add2~18_combout ;
wire \cpu|PCgate|Dout[9]~56_combout ;
wire \cpu|alu|Mux6~8_combout ;
wire \cpu|alu|Add0~18_combout ;
wire \cpu|ALUgate|Dout[9]~13_combout ;
wire \cpu|PCgate|Dout[9]~57_combout ;
wire \cpu|regAddrMux|Selector5~0_combout ;
wire \cpu|Registers|Ld2~0_combout ;
wire \cpu|Registers|Mux29~2_combout ;
wire \cpu|Registers|Mux29~3_combout ;
wire \cpu|SR2mux|Dout[2]~5_combout ;
wire \cpu|ALUgate|Dout[2]~2_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \mem2io|Data_CPU_signal[2]~2_combout ;
wire \cpu|Add2~4_combout ;
wire \cpu|PCgate|Dout[2]~28_combout ;
wire \cpu|PCgate|Dout[2]~29_combout ;
wire \cpu|alu|Mux13~8_combout ;
wire \cpu|alu|Add0~4_combout ;
wire \cpu|ALUgate|Dout[2]~3_combout ;
wire \cpu|PCgate|Dout[2]~30_combout ;
wire \cpu|regAddrMux|Selector0~1_combout ;
wire \cpu|Registers|Mux26~2_combout ;
wire \cpu|Registers|Mux26~3_combout ;
wire \cpu|Registers|Mux26~0_combout ;
wire \cpu|Registers|Mux26~1_combout ;
wire \cpu|Registers|Mux26~4_combout ;
wire \cpu|SR2mux|Dout[5]~8_combout ;
wire \cpu|PCgate|Dout[5]~43_combout ;
wire \Data[5]~input_o ;
wire \S[5]~input_o ;
wire \mem2io|Data_CPU_signal[5]~5_combout ;
wire \cpu|Add2~10_combout ;
wire \cpu|PCgate|Dout[5]~40_combout ;
wire \cpu|PCgate|Dout[5]~41_combout ;
wire \cpu|alu|Add0~10_combout ;
wire \cpu|PCgate|Dout[5]~42_combout ;
wire \cpu|PCgate|Dout[5]~44_combout ;
wire \cpu|PCgate|Dout[5]~45_combout ;
wire \cpu|isdu|SR2MUX~0_combout ;
wire \cpu|Registers|Mux20~0_combout ;
wire \cpu|Registers|Mux20~1_combout ;
wire \cpu|Registers|Mux20~2_combout ;
wire \cpu|Registers|Mux20~3_combout ;
wire \cpu|Registers|Mux20~4_combout ;
wire \cpu|SR2mux|Dout[11]~14_combout ;
wire \cpu|Registers|Mux4~0_combout ;
wire \cpu|Registers|Mux4~1_combout ;
wire \cpu|Registers|Mux4~2_combout ;
wire \cpu|Registers|Mux4~3_combout ;
wire \cpu|Registers|Mux4~4_combout ;
wire \cpu|ALUgate|Dout[11]~16_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \mem2io|Data_CPU_signal[11]~11_combout ;
wire \cpu|Add1~16_combout ;
wire \cpu|Add1~15_combout ;
wire \cpu|PC|Dout[10]~37 ;
wire \cpu|PC|Dout[11]~38_combout ;
wire \cpu|PC|Dout[11]~feeder_combout ;
wire \cpu|PCmux|Mux4~0_combout ;
wire \cpu|PCgate|Dout[11]~61_combout ;
wire \cpu|Add2~21 ;
wire \cpu|Add2~22_combout ;
wire \cpu|PCgate|Dout[11]~62_combout ;
wire \cpu|alu|Mux4~8_combout ;
wire \cpu|alu|Add0~21 ;
wire \cpu|alu|Add0~22_combout ;
wire \cpu|ALUgate|Dout[11]~17_combout ;
wire \cpu|PCgate|Dout[11]~63_combout ;
wire \cpu|regAddrMux|Selector6~1_combout ;
wire \cpu|Registers|Mux11~0_combout ;
wire \cpu|Registers|Mux11~1_combout ;
wire \cpu|Registers|Mux11~2_combout ;
wire \cpu|Registers|Mux11~3_combout ;
wire \cpu|Registers|Mux11~4_combout ;
wire \cpu|ALUgate|Dout[4]~4_combout ;
wire \cpu|PCgate|Dout[4]~37_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \mem2io|Data_CPU_signal[4]~4_combout ;
wire \cpu|Add2~8_combout ;
wire \cpu|PCgate|Dout[4]~38_combout ;
wire \cpu|alu|Mux11~8_combout ;
wire \cpu|alu|Add0~8_combout ;
wire \cpu|ALUgate|Dout[4]~5_combout ;
wire \cpu|PCgate|Dout[4]~39_combout ;
wire \cpu|IR|Dout[4]~feeder_combout ;
wire \cpu|Registers|Mux17~2_combout ;
wire \cpu|Registers|Mux17~3_combout ;
wire \cpu|Registers|R6|Dout[14]~feeder_combout ;
wire \cpu|Registers|Mux17~0_combout ;
wire \cpu|Registers|Mux17~1_combout ;
wire \cpu|Registers|Mux17~4_combout ;
wire \cpu|SR2mux|Dout[14]~17_combout ;
wire \cpu|Registers|Mux1~0_combout ;
wire \cpu|Registers|Mux1~1_combout ;
wire \cpu|Registers|Mux1~2_combout ;
wire \cpu|Registers|Mux1~3_combout ;
wire \cpu|Registers|Mux1~4_combout ;
wire \cpu|ALUgate|Dout[14]~22_combout ;
wire \cpu|Add1~21_combout ;
wire \cpu|Add1~22_combout ;
wire \cpu|Add1~20_combout ;
wire \cpu|Add1~18_combout ;
wire \cpu|PC|Dout[11]~39 ;
wire \cpu|PC|Dout[12]~40_combout ;
wire \cpu|PC|Dout[12]~feeder_combout ;
wire \cpu|Registers|Mux19~2_combout ;
wire \cpu|Registers|Mux19~3_combout ;
wire \cpu|Registers|R6|Dout[12]~feeder_combout ;
wire \cpu|Registers|Mux19~0_combout ;
wire \cpu|Registers|Mux19~1_combout ;
wire \cpu|Registers|Mux19~4_combout ;
wire \cpu|PCmux|Mux3~0_combout ;
wire \cpu|Add1~17_combout ;
wire \cpu|PC|Dout[12]~41 ;
wire \cpu|PC|Dout[13]~42_combout ;
wire \cpu|PC|Dout[13]~feeder_combout ;
wire \cpu|Registers|Mux18~2_combout ;
wire \cpu|Registers|Mux18~3_combout ;
wire \cpu|Registers|R6|Dout[13]~feeder_combout ;
wire \cpu|Registers|Mux18~0_combout ;
wire \cpu|Registers|Mux18~1_combout ;
wire \cpu|Registers|Mux18~4_combout ;
wire \cpu|PCgate|Dout[13]~67_combout ;
wire \Data[13]~input_o ;
wire \S[13]~input_o ;
wire \mem2io|Data_CPU_signal[13]~13_combout ;
wire \cpu|Add2~23 ;
wire \cpu|Add2~25 ;
wire \cpu|Add2~26_combout ;
wire \cpu|PCgate|Dout[13]~68_combout ;
wire \cpu|Registers|Mux2~2_combout ;
wire \cpu|Registers|Mux2~3_combout ;
wire \cpu|Registers|Mux2~0_combout ;
wire \cpu|Registers|Mux2~1_combout ;
wire \cpu|Registers|Mux2~4_combout ;
wire \cpu|SR2mux|Dout[13]~16_combout ;
wire \cpu|ALUgate|Dout[13]~20_combout ;
wire \cpu|alu|Mux2~8_combout ;
wire \cpu|Registers|Mux3~0_combout ;
wire \cpu|Registers|Mux3~1_combout ;
wire \cpu|Registers|Mux3~2_combout ;
wire \cpu|Registers|Mux3~3_combout ;
wire \cpu|Registers|Mux3~4_combout ;
wire \cpu|SR2mux|Dout[12]~15_combout ;
wire \cpu|alu|Add0~23 ;
wire \cpu|alu|Add0~25 ;
wire \cpu|alu|Add0~26_combout ;
wire \cpu|ALUgate|Dout[13]~21_combout ;
wire \cpu|PCmux|Mux2~0_combout ;
wire \cpu|PCmux|Mux2~1_combout ;
wire \cpu|Add1~19_combout ;
wire \cpu|PC|Dout[13]~43 ;
wire \cpu|PC|Dout[14]~44_combout ;
wire \cpu|PC|Dout[14]~feeder_combout ;
wire \cpu|alu|Mux1~8_combout ;
wire \cpu|alu|Add0~27 ;
wire \cpu|alu|Add0~28_combout ;
wire \cpu|ALUgate|Dout[14]~23_combout ;
wire \cpu|PCmux|Mux1~0_combout ;
wire \cpu|PCmux|Mux1~1_combout ;
wire \cpu|PCgate|Dout[14]~70_combout ;
wire \Data[14]~input_o ;
wire \S[14]~input_o ;
wire \mem2io|Data_CPU_signal[14]~14_combout ;
wire \cpu|Add2~27 ;
wire \cpu|Add2~28_combout ;
wire \cpu|PCgate|Dout[14]~71_combout ;
wire \cpu|PCgate|Dout[14]~72_combout ;
wire \cpu|regAddrMux|Selector8~0_combout ;
wire \cpu|regAddrMux|Selector7~0_combout ;
wire \cpu|Registers|R3|Dout[15]~feeder_combout ;
wire \cpu|Registers|Mux0~2_combout ;
wire \cpu|Registers|Mux0~3_combout ;
wire \cpu|Registers|Mux0~0_combout ;
wire \cpu|Registers|Mux0~1_combout ;
wire \cpu|Registers|Mux0~4_combout ;
wire \cpu|alu|Mux0~8_combout ;
wire \cpu|Registers|Mux16~0_combout ;
wire \cpu|Registers|Mux16~1_combout ;
wire \cpu|Registers|Mux16~2_combout ;
wire \cpu|Registers|Mux16~3_combout ;
wire \cpu|Registers|Mux16~4_combout ;
wire \cpu|SR2mux|Dout[15]~18_combout ;
wire \cpu|alu|Add0~29 ;
wire \cpu|alu|Add0~30_combout ;
wire \cpu|PCgate|Dout[15]~75_combout ;
wire \cpu|ALUgate|Dout[15]~24_combout ;
wire \cpu|Add1~24_combout ;
wire \cpu|Add1~23_combout ;
wire \cpu|PC|Dout[14]~45 ;
wire \cpu|PC|Dout[15]~46_combout ;
wire \cpu|PC|Dout[15]~feeder_combout ;
wire \cpu|ALUgate|Dout[15]~25_combout ;
wire \cpu|PCmux|Mux0~0_combout ;
wire \cpu|PCmux|Mux0~1_combout ;
wire \cpu|PCgate|Dout[15]~73_combout ;
wire \Data[15]~input_o ;
wire \S[15]~input_o ;
wire \mem2io|Data_CPU_signal[15]~15_combout ;
wire \cpu|Add2~29 ;
wire \cpu|Add2~30_combout ;
wire \cpu|PCgate|Dout[15]~74_combout ;
wire \cpu|PCgate|Dout[15]~76_combout ;
wire \cpu|isdu|Decoder0~4_combout ;
wire \cpu|isdu|Selector9~0_combout ;
wire \cpu|isdu|State.AND~feeder_combout ;
wire \cpu|isdu|State.AND~q ;
wire \cpu|ALUgate|Dout[12]~18_combout ;
wire \Data[12]~input_o ;
wire \S[12]~input_o ;
wire \mem2io|Data_CPU_signal[12]~12_combout ;
wire \cpu|PCgate|Dout[12]~64_combout ;
wire \cpu|Add2~24_combout ;
wire \cpu|PCgate|Dout[12]~65_combout ;
wire \cpu|alu|Mux3~8_combout ;
wire \cpu|alu|Add0~24_combout ;
wire \cpu|ALUgate|Dout[12]~19_combout ;
wire \cpu|PCgate|Dout[12]~66_combout ;
wire \cpu|isdu|Decoder0~2_combout ;
wire \cpu|isdu|Selector18~0_combout ;
wire \cpu|isdu|State.STR1~q ;
wire \cpu|isdu|State.STR2~q ;
wire \cpu|isdu|WideOr26~combout ;
wire \cpu|PCgate|Dout[0]~23_combout ;
wire \cpu|PCgate|Dout[0]~24_combout ;
wire \cpu|PCgate|Dout[13]~69_combout ;
wire \cpu|isdu|Decoder0~1_combout ;
wire \cpu|isdu|Selector13~0_combout ;
wire \cpu|isdu|State.JSR~q ;
wire \cpu|isdu|WideOr25~0_combout ;
wire \cpu|isdu|Selector3~0_combout ;
wire \cpu|isdu|Selector3~1_combout ;
wire \cpu|isdu|Decoder0~8_combout ;
wire \Continue~input_o ;
wire \cpu|isdu|Selector22~0_combout ;
wire \cpu|isdu|State.PAUSE1~q ;
wire \cpu|isdu|Selector23~0_combout ;
wire \cpu|isdu|State.PAUSE2~q ;
wire \cpu|isdu|Selector3~2_combout ;
wire \cpu|isdu|Selector3~3_combout ;
wire \cpu|isdu|State.Fetch1~q ;
wire \cpu|isdu|State.Fetch2~q ;
wire \cpu|isdu|State.Fetch3~q ;
wire \cpu|isdu|State.Fetch4~q ;
wire \cpu|isdu|State.Decode~q ;
wire \cpu|isdu|Decoder0~5_combout ;
wire \cpu|isdu|Selector10~0_combout ;
wire \cpu|isdu|State.NOT~q ;
wire \cpu|PCgate|Dout[0]~21_combout ;
wire \cpu|PCgate|Dout[0]~22_combout ;
wire \cpu|PCgate|Dout[1]~77_combout ;
wire \cpu|PCgate|Dout[2]~78_combout ;
wire \cpu|PCgate|Dout[4]~79_combout ;
wire \cpu|ALUgate|Dout[6]~26_combout ;
wire \cpu|PCgate|Dout[6]~80_combout ;
wire \cpu|PCgate|Dout[7]~81_combout ;
wire \cpu|PCgate|Dout[8]~82_combout ;
wire \cpu|PCgate|Dout[9]~83_combout ;
wire \cpu|PCgate|Dout[10]~84_combout ;
wire \cpu|PCgate|Dout[11]~85_combout ;
wire \cpu|PCgate|Dout[12]~86_combout ;
wire \cpu|PCgate|Dout[13]~87_combout ;
wire \cpu|PCgate|Dout[14]~88_combout ;
wire \cpu|PCgate|Dout[15]~89_combout ;
wire \cpu|isdu|WideOr21~combout ;
wire \mem2io|always1~2_combout ;
wire \H3|WideOr6~0_combout ;
wire \H3|WideOr5~0_combout ;
wire \H3|WideOr4~0_combout ;
wire \H3|WideOr3~0_combout ;
wire \H3|WideOr2~0_combout ;
wire \H3|WideOr1~0_combout ;
wire \H3|WideOr0~0_combout ;
wire \H2|WideOr6~0_combout ;
wire \H2|WideOr5~0_combout ;
wire \H2|WideOr4~0_combout ;
wire \H2|WideOr3~0_combout ;
wire \H2|WideOr2~0_combout ;
wire \H2|WideOr1~0_combout ;
wire \H2|WideOr0~0_combout ;
wire \H1|WideOr6~0_combout ;
wire \H1|WideOr5~0_combout ;
wire \H1|WideOr4~0_combout ;
wire \H1|WideOr3~0_combout ;
wire \H1|WideOr2~0_combout ;
wire \H1|WideOr1~0_combout ;
wire \H1|WideOr0~0_combout ;
wire \H0|WideOr6~0_combout ;
wire \H0|WideOr5~0_combout ;
wire \H0|WideOr4~0_combout ;
wire \H0|WideOr3~0_combout ;
wire \H0|WideOr2~0_combout ;
wire \H0|WideOr1~0_combout ;
wire \H0|WideOr0~0_combout ;
wire [15:0] \cpu|Registers|R7|Dout ;
wire [15:0] \cpu|Registers|R0|Dout ;
wire [15:0] \cpu|Registers|R6|Dout ;
wire [15:0] \cpu|MDR|Dout ;
wire [15:0] \cpu|IR|Dout ;
wire [15:0] \cpu|PC|Dout ;
wire [15:0] \cpu|Registers|R3|Dout ;
wire [15:0] \cpu|Registers|R2|Dout ;
wire [15:0] \cpu|Registers|R5|Dout ;
wire [15:0] \cpu|Registers|R1|Dout ;
wire [15:0] \cpu|MAR|Dout ;
wire [15:0] \cpu|Registers|R4|Dout ;
wire [2:0] \cpu|nzpreg|NZP ;
wire [1:0] \cpu|isdu|ALUK ;
wire [15:0] \mem2io|hex_data ;
wire [1:0] \cpu|isdu|PCMUX ;


// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \Data[0]~output (
	.i(\cpu|PCgate|Dout[0]~22_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \Data[1]~output (
	.i(\cpu|PCgate|Dout[1]~77_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \Data[2]~output (
	.i(\cpu|PCgate|Dout[2]~78_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \Data[3]~output (
	.i(\cpu|PCgate|Dout[3]~35_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \Data[4]~output (
	.i(\cpu|PCgate|Dout[4]~79_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \Data[5]~output (
	.i(\cpu|PCgate|Dout[5]~44_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \Data[6]~output (
	.i(\cpu|PCgate|Dout[6]~80_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N2
cycloneiv_io_obuf \Data[7]~output (
	.i(\cpu|PCgate|Dout[7]~81_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \Data[8]~output (
	.i(\cpu|PCgate|Dout[8]~82_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N9
cycloneiv_io_obuf \Data[9]~output (
	.i(\cpu|PCgate|Dout[9]~83_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \Data[10]~output (
	.i(\cpu|PCgate|Dout[10]~84_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \Data[11]~output (
	.i(\cpu|PCgate|Dout[11]~85_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \Data[12]~output (
	.i(\cpu|PCgate|Dout[12]~86_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N2
cycloneiv_io_obuf \Data[13]~output (
	.i(\cpu|PCgate|Dout[13]~87_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiv_io_obuf \Data[14]~output (
	.i(\cpu|PCgate|Dout[14]~88_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneiv_io_obuf \Data[15]~output (
	.i(\cpu|PCgate|Dout[15]~89_combout ),
	.oe(!\cpu|isdu|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N9
cycloneiv_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneiv_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N2
cycloneiv_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \OE~output (
	.i(!\cpu|isdu|WideOr21~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N9
cycloneiv_io_obuf \WE~output (
	.i(\cpu|isdu|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \A[0]~output (
	.i(\cpu|MAR|Dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[0]~output .bus_hold = "false";
defparam \A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \A[1]~output (
	.i(\cpu|MAR|Dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[1]~output .bus_hold = "false";
defparam \A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N2
cycloneiv_io_obuf \A[2]~output (
	.i(\cpu|MAR|Dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[2]~output .bus_hold = "false";
defparam \A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \A[3]~output (
	.i(\cpu|MAR|Dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[3]~output .bus_hold = "false";
defparam \A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \A[4]~output (
	.i(\cpu|MAR|Dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[4]~output .bus_hold = "false";
defparam \A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \A[5]~output (
	.i(\cpu|MAR|Dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[5]~output .bus_hold = "false";
defparam \A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \A[6]~output (
	.i(\cpu|MAR|Dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[6]~output .bus_hold = "false";
defparam \A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneiv_io_obuf \A[7]~output (
	.i(\cpu|MAR|Dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[7]~output .bus_hold = "false";
defparam \A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \A[8]~output (
	.i(\cpu|MAR|Dout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[8]~output .bus_hold = "false";
defparam \A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \A[9]~output (
	.i(\cpu|MAR|Dout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[9]~output .bus_hold = "false";
defparam \A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \A[10]~output (
	.i(\cpu|MAR|Dout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[10]~output .bus_hold = "false";
defparam \A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \A[11]~output (
	.i(\cpu|MAR|Dout [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[11]~output .bus_hold = "false";
defparam \A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \A[12]~output (
	.i(\cpu|MAR|Dout [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[12]~output .bus_hold = "false";
defparam \A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N9
cycloneiv_io_obuf \A[13]~output (
	.i(\cpu|MAR|Dout [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[13]~output .bus_hold = "false";
defparam \A[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N2
cycloneiv_io_obuf \A[14]~output (
	.i(\cpu|MAR|Dout [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[14]~output .bus_hold = "false";
defparam \A[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \A[15]~output (
	.i(\cpu|MAR|Dout [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[15]~output .bus_hold = "false";
defparam \A[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiv_io_obuf \A[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[16]~output .bus_hold = "false";
defparam \A[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneiv_io_obuf \A[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[17]~output .bus_hold = "false";
defparam \A[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \A[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[18]~output .bus_hold = "false";
defparam \A[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \A[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[19]~output .bus_hold = "false";
defparam \A[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N2
cycloneiv_io_obuf \LED[0]~output (
	.i(\cpu|IR|Dout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiv_io_obuf \LED[1]~output (
	.i(\cpu|IR|Dout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \LED[2]~output (
	.i(\cpu|IR|Dout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N9
cycloneiv_io_obuf \LED[3]~output (
	.i(\cpu|IR|Dout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \LED[4]~output (
	.i(\cpu|IR|Dout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiv_io_obuf \LED[5]~output (
	.i(\cpu|IR|Dout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiv_io_obuf \LED[6]~output (
	.i(\cpu|IR|Dout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \LED[7]~output (
	.i(\cpu|IR|Dout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N9
cycloneiv_io_obuf \LED[8]~output (
	.i(\cpu|IR|Dout [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiv_io_obuf \LED[9]~output (
	.i(\cpu|IR|Dout [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \LED[10]~output (
	.i(\cpu|IR|Dout [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \LED[11]~output (
	.i(\cpu|IR|Dout [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N9
cycloneiv_io_obuf \DIS3[0]~output (
	.i(\H3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS3[0]~output .bus_hold = "false";
defparam \DIS3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N2
cycloneiv_io_obuf \DIS3[1]~output (
	.i(\H3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS3[1]~output .bus_hold = "false";
defparam \DIS3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \DIS3[2]~output (
	.i(\H3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS3[2]~output .bus_hold = "false";
defparam \DIS3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \DIS3[3]~output (
	.i(\H3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS3[3]~output .bus_hold = "false";
defparam \DIS3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N9
cycloneiv_io_obuf \DIS3[4]~output (
	.i(\H3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS3[4]~output .bus_hold = "false";
defparam \DIS3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N9
cycloneiv_io_obuf \DIS3[5]~output (
	.i(\H3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS3[5]~output .bus_hold = "false";
defparam \DIS3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiv_io_obuf \DIS3[6]~output (
	.i(!\H3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS3[6]~output .bus_hold = "false";
defparam \DIS3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \DIS2[0]~output (
	.i(\H2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS2[0]~output .bus_hold = "false";
defparam \DIS2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \DIS2[1]~output (
	.i(\H2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS2[1]~output .bus_hold = "false";
defparam \DIS2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N2
cycloneiv_io_obuf \DIS2[2]~output (
	.i(\H2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS2[2]~output .bus_hold = "false";
defparam \DIS2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \DIS2[3]~output (
	.i(\H2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS2[3]~output .bus_hold = "false";
defparam \DIS2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N9
cycloneiv_io_obuf \DIS2[4]~output (
	.i(\H2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS2[4]~output .bus_hold = "false";
defparam \DIS2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \DIS2[5]~output (
	.i(\H2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS2[5]~output .bus_hold = "false";
defparam \DIS2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneiv_io_obuf \DIS2[6]~output (
	.i(!\H2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS2[6]~output .bus_hold = "false";
defparam \DIS2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \DIS1[0]~output (
	.i(\H1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS1[0]~output .bus_hold = "false";
defparam \DIS1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \DIS1[1]~output (
	.i(\H1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS1[1]~output .bus_hold = "false";
defparam \DIS1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneiv_io_obuf \DIS1[2]~output (
	.i(\H1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS1[2]~output .bus_hold = "false";
defparam \DIS1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N2
cycloneiv_io_obuf \DIS1[3]~output (
	.i(\H1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS1[3]~output .bus_hold = "false";
defparam \DIS1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \DIS1[4]~output (
	.i(\H1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS1[4]~output .bus_hold = "false";
defparam \DIS1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneiv_io_obuf \DIS1[5]~output (
	.i(\H1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS1[5]~output .bus_hold = "false";
defparam \DIS1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiv_io_obuf \DIS1[6]~output (
	.i(!\H1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS1[6]~output .bus_hold = "false";
defparam \DIS1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \DIS0[0]~output (
	.i(\H0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS0[0]~output .bus_hold = "false";
defparam \DIS0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cycloneiv_io_obuf \DIS0[1]~output (
	.i(\H0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS0[1]~output .bus_hold = "false";
defparam \DIS0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \DIS0[2]~output (
	.i(\H0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS0[2]~output .bus_hold = "false";
defparam \DIS0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \DIS0[3]~output (
	.i(\H0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS0[3]~output .bus_hold = "false";
defparam \DIS0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \DIS0[4]~output (
	.i(\H0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS0[4]~output .bus_hold = "false";
defparam \DIS0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \DIS0[5]~output (
	.i(\H0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS0[5]~output .bus_hold = "false";
defparam \DIS0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \DIS0[6]~output (
	.i(!\H0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIS0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIS0[6]~output .bus_hold = "false";
defparam \DIS0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneiv_lcell_comb \cpu|regAddrMux|Selector6~0 (
// Equation(s):
// \cpu|regAddrMux|Selector6~0_combout  = (\cpu|IR|Dout [13]) # ((\cpu|IR|Dout [14] & \cpu|IR|Dout [15]))

	.dataa(\cpu|IR|Dout [14]),
	.datab(\cpu|IR|Dout [15]),
	.datac(gnd),
	.datad(\cpu|IR|Dout [13]),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector6~0 .lut_mask = 16'hFF88;
defparam \cpu|regAddrMux|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneiv_lcell_comb \cpu|isdu|Decoder0~3 (
// Equation(s):
// \cpu|isdu|Decoder0~3_combout  = (!\cpu|IR|Dout [15] & (!\cpu|IR|Dout [14] & (!\cpu|IR|Dout [13] & \cpu|IR|Dout [12])))

	.dataa(\cpu|IR|Dout [15]),
	.datab(\cpu|IR|Dout [14]),
	.datac(\cpu|IR|Dout [13]),
	.datad(\cpu|IR|Dout [12]),
	.cin(gnd),
	.combout(\cpu|isdu|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Decoder0~3 .lut_mask = 16'h0100;
defparam \cpu|isdu|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneiv_lcell_comb \cpu|isdu|Selector8~0 (
// Equation(s):
// \cpu|isdu|Selector8~0_combout  = (\cpu|isdu|State.Decode~q  & \cpu|isdu|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|isdu|State.Decode~q ),
	.datad(\cpu|isdu|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector8~0 .lut_mask = 16'hF000;
defparam \cpu|isdu|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneiv_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \Reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Reset~inputclkctrl .clock_type = "global clock";
defparam \Reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \cpu|isdu|State.ADD (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.ADD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.ADD .is_wysiwyg = "true";
defparam \cpu|isdu|State.ADD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneiv_lcell_comb \cpu|SR2mux|Dout[2]~4 (
// Equation(s):
// \cpu|SR2mux|Dout[2]~4_combout  = (\cpu|isdu|SR2MUX~0_combout  & ((\cpu|IR|Dout [2]))) # (!\cpu|isdu|SR2MUX~0_combout  & (\cpu|regAddrMux|Selector0~1_combout ))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(\cpu|IR|Dout [2]),
	.datad(\cpu|isdu|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[2]~4 .lut_mask = 16'hF0CC;
defparam \cpu|SR2mux|Dout[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneiv_lcell_comb \cpu|alu|Mux15~0 (
// Equation(s):
// \cpu|alu|Mux15~0_combout  = (!\cpu|isdu|State.AND~q  & (!\cpu|isdu|State.STR2~q  & !\cpu|isdu|State.NOT~q ))

	.dataa(gnd),
	.datab(\cpu|isdu|State.AND~q ),
	.datac(\cpu|isdu|State.STR2~q ),
	.datad(\cpu|isdu|State.NOT~q ),
	.cin(gnd),
	.combout(\cpu|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux15~0 .lut_mask = 16'h0003;
defparam \cpu|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneiv_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneiv_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneiv_lcell_comb \cpu|isdu|State.Halted~0 (
// Equation(s):
// \cpu|isdu|State.Halted~0_combout  = (\cpu|isdu|State.Halted~q ) # (!\Run~input_o )

	.dataa(\cpu|isdu|State.Halted~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\cpu|isdu|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|State.Halted~0 .lut_mask = 16'hAAFF;
defparam \cpu|isdu|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \cpu|isdu|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.Halted~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.Halted .is_wysiwyg = "true";
defparam \cpu|isdu|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneiv_lcell_comb \cpu|isdu|Next_state.LoadPC1~0 (
// Equation(s):
// \cpu|isdu|Next_state.LoadPC1~0_combout  = (!\Run~input_o  & !\cpu|isdu|State.Halted~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Run~input_o ),
	.datad(\cpu|isdu|State.Halted~q ),
	.cin(gnd),
	.combout(\cpu|isdu|Next_state.LoadPC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Next_state.LoadPC1~0 .lut_mask = 16'h000F;
defparam \cpu|isdu|Next_state.LoadPC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \cpu|isdu|State.LoadPC1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Next_state.LoadPC1~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.LoadPC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.LoadPC1 .is_wysiwyg = "true";
defparam \cpu|isdu|State.LoadPC1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \cpu|isdu|State.LoadPC2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.LoadPC1~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.LoadPC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.LoadPC2 .is_wysiwyg = "true";
defparam \cpu|isdu|State.LoadPC2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \cpu|isdu|State.LoadPC3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.LoadPC2~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.LoadPC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.LoadPC3 .is_wysiwyg = "true";
defparam \cpu|isdu|State.LoadPC3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneiv_lcell_comb \cpu|isdu|Decoder0~0 (
// Equation(s):
// \cpu|isdu|Decoder0~0_combout  = (\cpu|IR|Dout [13] & (!\cpu|IR|Dout [12] & (!\cpu|IR|Dout [15] & \cpu|IR|Dout [14])))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [12]),
	.datac(\cpu|IR|Dout [15]),
	.datad(\cpu|IR|Dout [14]),
	.cin(gnd),
	.combout(\cpu|isdu|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Decoder0~0 .lut_mask = 16'h0200;
defparam \cpu|isdu|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneiv_lcell_comb \cpu|isdu|Selector14~0 (
// Equation(s):
// \cpu|isdu|Selector14~0_combout  = (\cpu|isdu|State.Decode~q  & \cpu|isdu|Decoder0~0_combout )

	.dataa(\cpu|isdu|State.Decode~q ),
	.datab(gnd),
	.datac(\cpu|isdu|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|isdu|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector14~0 .lut_mask = 16'hA0A0;
defparam \cpu|isdu|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \cpu|isdu|State.LDR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.LDR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.LDR1 .is_wysiwyg = "true";
defparam \cpu|isdu|State.LDR1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \cpu|isdu|State.LDR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.LDR1~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.LDR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.LDR2 .is_wysiwyg = "true";
defparam \cpu|isdu|State.LDR2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \cpu|isdu|State.LDR3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.LDR2~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.LDR3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.LDR3 .is_wysiwyg = "true";
defparam \cpu|isdu|State.LDR3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneiv_lcell_comb \cpu|isdu|WideOr21~0 (
// Equation(s):
// \cpu|isdu|WideOr21~0_combout  = (\cpu|isdu|State.Fetch3~q ) # ((\cpu|isdu|State.LoadPC3~q ) # ((\cpu|isdu|State.LoadPC2~q ) # (\cpu|isdu|State.LDR3~q )))

	.dataa(\cpu|isdu|State.Fetch3~q ),
	.datab(\cpu|isdu|State.LoadPC3~q ),
	.datac(\cpu|isdu|State.LoadPC2~q ),
	.datad(\cpu|isdu|State.LDR3~q ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \cpu|isdu|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneiv_lcell_comb \cpu|isdu|State.STR3~feeder (
// Equation(s):
// \cpu|isdu|State.STR3~feeder_combout  = \cpu|isdu|State.STR2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|isdu|State.STR2~q ),
	.cin(gnd),
	.combout(\cpu|isdu|State.STR3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|State.STR3~feeder .lut_mask = 16'hFF00;
defparam \cpu|isdu|State.STR3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \cpu|isdu|State.STR3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|State.STR3~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.STR3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.STR3 .is_wysiwyg = "true";
defparam \cpu|isdu|State.STR3 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \cpu|isdu|State.STR4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.STR3~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.STR4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.STR4 .is_wysiwyg = "true";
defparam \cpu|isdu|State.STR4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneiv_lcell_comb \cpu|isdu|Mem_WE~0 (
// Equation(s):
// \cpu|isdu|Mem_WE~0_combout  = (!\cpu|isdu|State.STR4~q  & !\cpu|isdu|State.STR3~q )

	.dataa(gnd),
	.datab(\cpu|isdu|State.STR4~q ),
	.datac(gnd),
	.datad(\cpu|isdu|State.STR3~q ),
	.cin(gnd),
	.combout(\cpu|isdu|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Mem_WE~0 .lut_mask = 16'h0033;
defparam \cpu|isdu|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneiv_lcell_comb \mem2io|always0~0 (
// Equation(s):
// \mem2io|always0~0_combout  = (\cpu|isdu|Mem_WE~0_combout  & ((\cpu|isdu|WideOr21~0_combout ) # ((\cpu|isdu|State.Fetch2~q ) # (\cpu|isdu|State.LDR2~q ))))

	.dataa(\cpu|isdu|WideOr21~0_combout ),
	.datab(\cpu|isdu|State.Fetch2~q ),
	.datac(\cpu|isdu|State.LDR2~q ),
	.datad(\cpu|isdu|Mem_WE~0_combout ),
	.cin(gnd),
	.combout(\mem2io|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|always0~0 .lut_mask = 16'hFE00;
defparam \mem2io|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneiv_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y20_N1
dffeas \cpu|isdu|State.LDR4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.LDR3~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.LDR4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.LDR4 .is_wysiwyg = "true";
defparam \cpu|isdu|State.LDR4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneiv_lcell_comb \cpu|isdu|WideOr27~0 (
// Equation(s):
// \cpu|isdu|WideOr27~0_combout  = (\cpu|isdu|State.AND~q ) # ((\cpu|isdu|State.NOT~q ) # ((\cpu|isdu|State.LDR4~q ) # (\cpu|isdu|State.ADD~q )))

	.dataa(\cpu|isdu|State.AND~q ),
	.datab(\cpu|isdu|State.NOT~q ),
	.datac(\cpu|isdu|State.LDR4~q ),
	.datad(\cpu|isdu|State.ADD~q ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr27~0 .lut_mask = 16'hFFFE;
defparam \cpu|isdu|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneiv_lcell_comb \cpu|regAddrMux|Selector3~0 (
// Equation(s):
// \cpu|regAddrMux|Selector3~0_combout  = (\cpu|IR|Dout [14] & !\cpu|IR|Dout [15])

	.dataa(\cpu|IR|Dout [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|IR|Dout [15]),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector3~0 .lut_mask = 16'h00AA;
defparam \cpu|regAddrMux|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneiv_lcell_comb \cpu|regAddrMux|Selector3~1 (
// Equation(s):
// \cpu|regAddrMux|Selector3~1_combout  = (\cpu|IR|Dout [14] & ((\cpu|IR|Dout [15]) # (\cpu|IR|Dout [12] $ (!\cpu|IR|Dout [13])))) # (!\cpu|IR|Dout [14] & (((\cpu|IR|Dout [13])) # (!\cpu|IR|Dout [12])))

	.dataa(\cpu|IR|Dout [12]),
	.datab(\cpu|IR|Dout [14]),
	.datac(\cpu|IR|Dout [13]),
	.datad(\cpu|IR|Dout [15]),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector3~1 .lut_mask = 16'hFDB5;
defparam \cpu|regAddrMux|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneiv_lcell_comb \cpu|regAddrMux|Selector3~2 (
// Equation(s):
// \cpu|regAddrMux|Selector3~2_combout  = (\cpu|regAddrMux|Selector3~1_combout  & (!\cpu|IR|Dout [13] & ((\cpu|regAddrMux|Selector3~0_combout )))) # (!\cpu|regAddrMux|Selector3~1_combout  & (((\cpu|IR|Dout [11]))))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [11]),
	.datac(\cpu|regAddrMux|Selector3~0_combout ),
	.datad(\cpu|regAddrMux|Selector3~1_combout ),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector3~2 .lut_mask = 16'h50CC;
defparam \cpu|regAddrMux|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneiv_lcell_comb \cpu|Registers|Ld6~0 (
// Equation(s):
// \cpu|Registers|Ld6~0_combout  = (\cpu|regAddrMux|Selector3~2_combout  & ((\cpu|isdu|State.JSR~q ) # (\cpu|isdu|WideOr27~0_combout )))

	.dataa(gnd),
	.datab(\cpu|isdu|State.JSR~q ),
	.datac(\cpu|isdu|WideOr27~0_combout ),
	.datad(\cpu|regAddrMux|Selector3~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld6~0 .lut_mask = 16'hFC00;
defparam \cpu|Registers|Ld6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneiv_lcell_comb \cpu|Registers|Ld3~0 (
// Equation(s):
// \cpu|Registers|Ld3~0_combout  = (!\cpu|regAddrMux|Selector3~2_combout  & ((\cpu|isdu|State.JSR~q ) # (\cpu|isdu|WideOr27~0_combout )))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector3~2_combout ),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|isdu|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld3~0 .lut_mask = 16'h3330;
defparam \cpu|Registers|Ld3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneiv_lcell_comb \cpu|Registers|Ld3~1 (
// Equation(s):
// \cpu|Registers|Ld3~1_combout  = (\cpu|regAddrMux|Selector5~0_combout  & (\cpu|Registers|Ld3~0_combout  & \cpu|regAddrMux|Selector4~0_combout ))

	.dataa(\cpu|regAddrMux|Selector5~0_combout ),
	.datab(\cpu|Registers|Ld3~0_combout ),
	.datac(gnd),
	.datad(\cpu|regAddrMux|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld3~1 .lut_mask = 16'h8800;
defparam \cpu|Registers|Ld3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \cpu|Registers|R3|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[10] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \cpu|Registers|R2|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[10] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneiv_lcell_comb \cpu|Registers|Ld1~0 (
// Equation(s):
// \cpu|Registers|Ld1~0_combout  = (\cpu|regAddrMux|Selector5~0_combout  & (\cpu|Registers|Ld3~0_combout  & !\cpu|regAddrMux|Selector4~0_combout ))

	.dataa(\cpu|regAddrMux|Selector5~0_combout ),
	.datab(\cpu|Registers|Ld3~0_combout ),
	.datac(gnd),
	.datad(\cpu|regAddrMux|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld1~0 .lut_mask = 16'h0088;
defparam \cpu|Registers|Ld1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N21
dffeas \cpu|Registers|R1|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[10] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneiv_lcell_comb \cpu|Registers|Ld0~0 (
// Equation(s):
// \cpu|Registers|Ld0~0_combout  = (!\cpu|regAddrMux|Selector5~0_combout  & (\cpu|Registers|Ld3~0_combout  & !\cpu|regAddrMux|Selector4~0_combout ))

	.dataa(\cpu|regAddrMux|Selector5~0_combout ),
	.datab(\cpu|Registers|Ld3~0_combout ),
	.datac(gnd),
	.datad(\cpu|regAddrMux|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld0~0 .lut_mask = 16'h0044;
defparam \cpu|Registers|Ld0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \cpu|Registers|R0|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[10] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneiv_lcell_comb \cpu|Registers|Mux21~2 (
// Equation(s):
// \cpu|Registers|Mux21~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [10])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [10])))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R1|Dout [10]),
	.datac(\cpu|Registers|R0|Dout [10]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux21~2 .lut_mask = 16'hEE50;
defparam \cpu|Registers|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneiv_lcell_comb \cpu|Registers|Mux21~3 (
// Equation(s):
// \cpu|Registers|Mux21~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux21~2_combout  & (\cpu|Registers|R3|Dout [10])) # (!\cpu|Registers|Mux21~2_combout  & ((\cpu|Registers|R2|Dout [10]))))) # (!\cpu|regAddrMux|Selector1~0_combout  
// & (((\cpu|Registers|Mux21~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [10]),
	.datac(\cpu|Registers|R2|Dout [10]),
	.datad(\cpu|Registers|Mux21~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux21~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneiv_lcell_comb \cpu|Registers|Ld7~0 (
// Equation(s):
// \cpu|Registers|Ld7~0_combout  = (\cpu|Registers|Ld6~0_combout  & (\cpu|regAddrMux|Selector5~0_combout  & \cpu|regAddrMux|Selector4~0_combout ))

	.dataa(\cpu|Registers|Ld6~0_combout ),
	.datab(\cpu|regAddrMux|Selector5~0_combout ),
	.datac(gnd),
	.datad(\cpu|regAddrMux|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld7~0 .lut_mask = 16'h8800;
defparam \cpu|Registers|Ld7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \cpu|Registers|R7|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[10] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneiv_lcell_comb \cpu|Registers|Ld4~0 (
// Equation(s):
// \cpu|Registers|Ld4~0_combout  = (\cpu|Registers|Ld6~0_combout  & (!\cpu|regAddrMux|Selector5~0_combout  & !\cpu|regAddrMux|Selector4~0_combout ))

	.dataa(\cpu|Registers|Ld6~0_combout ),
	.datab(\cpu|regAddrMux|Selector5~0_combout ),
	.datac(gnd),
	.datad(\cpu|regAddrMux|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld4~0 .lut_mask = 16'h0022;
defparam \cpu|Registers|Ld4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \cpu|Registers|R4|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[10] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneiv_lcell_comb \cpu|Registers|Ld6~1 (
// Equation(s):
// \cpu|Registers|Ld6~1_combout  = (\cpu|Registers|Ld6~0_combout  & (!\cpu|regAddrMux|Selector5~0_combout  & \cpu|regAddrMux|Selector4~0_combout ))

	.dataa(\cpu|Registers|Ld6~0_combout ),
	.datab(\cpu|regAddrMux|Selector5~0_combout ),
	.datac(gnd),
	.datad(\cpu|regAddrMux|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld6~1 .lut_mask = 16'h2200;
defparam \cpu|Registers|Ld6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \cpu|Registers|R6|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[10] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneiv_lcell_comb \cpu|Registers|Mux21~0 (
// Equation(s):
// \cpu|Registers|Mux21~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (\cpu|regAddrMux|Selector1~0_combout )) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [10]))) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R4|Dout [10]))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|regAddrMux|Selector1~0_combout ),
	.datac(\cpu|Registers|R4|Dout [10]),
	.datad(\cpu|Registers|R6|Dout [10]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux21~0 .lut_mask = 16'hDC98;
defparam \cpu|Registers|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \cpu|Registers|R5|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[10] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneiv_lcell_comb \cpu|Registers|Mux21~1 (
// Equation(s):
// \cpu|Registers|Mux21~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux21~0_combout  & (\cpu|Registers|R7|Dout [10])) # (!\cpu|Registers|Mux21~0_combout  & ((\cpu|Registers|R5|Dout [10]))))) # (!\cpu|regAddrMux|Selector2~1_combout  
// & (((\cpu|Registers|Mux21~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|Registers|R7|Dout [10]),
	.datac(\cpu|Registers|Mux21~0_combout ),
	.datad(\cpu|Registers|R5|Dout [10]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux21~1 .lut_mask = 16'hDAD0;
defparam \cpu|Registers|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneiv_lcell_comb \cpu|Registers|Mux21~4 (
// Equation(s):
// \cpu|Registers|Mux21~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux21~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux21~3_combout ))

	.dataa(\cpu|regAddrMux|Selector0~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux21~3_combout ),
	.datad(\cpu|Registers|Mux21~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux21~4 .lut_mask = 16'hFA50;
defparam \cpu|Registers|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneiv_lcell_comb \cpu|SR2mux|Dout[10]~13 (
// Equation(s):
// \cpu|SR2mux|Dout[10]~13_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux21~4_combout )))

	.dataa(gnd),
	.datab(\cpu|IR|Dout [4]),
	.datac(\cpu|Registers|Mux21~4_combout ),
	.datad(\cpu|isdu|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[10]~13 .lut_mask = 16'hCCF0;
defparam \cpu|SR2mux|Dout[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \cpu|Registers|R2|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[6] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \cpu|Registers|R3|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[6]~48_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[6] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \cpu|Registers|R0|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[6] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \cpu|Registers|R1|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[6] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneiv_lcell_comb \cpu|Registers|Mux9~2 (
// Equation(s):
// \cpu|Registers|Mux9~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|Registers|R1|Dout [6]) # (\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R0|Dout [6] & 
// ((!\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R0|Dout [6]),
	.datac(\cpu|Registers|R1|Dout [6]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux9~2 .lut_mask = 16'hAAE4;
defparam \cpu|Registers|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneiv_lcell_comb \cpu|Registers|Mux9~3 (
// Equation(s):
// \cpu|Registers|Mux9~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux9~2_combout  & ((\cpu|Registers|R3|Dout [6]))) # (!\cpu|Registers|Mux9~2_combout  & (\cpu|Registers|R2|Dout [6])))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux9~2_combout ))))

	.dataa(\cpu|Registers|R2|Dout [6]),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R3|Dout [6]),
	.datad(\cpu|Registers|Mux9~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux9~3 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \cpu|Registers|R7|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[6] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \cpu|Registers|R5|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[6] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \cpu|Registers|R4|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[6] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneiv_lcell_comb \cpu|Registers|R6|Dout[6]~feeder (
// Equation(s):
// \cpu|Registers|R6|Dout[6]~feeder_combout  = \cpu|PCgate|Dout[6]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[6]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R6|Dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R6|Dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \cpu|Registers|R6|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R6|Dout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[6] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneiv_lcell_comb \cpu|Registers|Mux9~0 (
// Equation(s):
// \cpu|Registers|Mux9~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [6]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [6]))))

	.dataa(\cpu|Registers|R4|Dout [6]),
	.datab(\cpu|Registers|R6|Dout [6]),
	.datac(\cpu|regAddrMux|Selector8~1_combout ),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux9~0 .lut_mask = 16'hFC0A;
defparam \cpu|Registers|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneiv_lcell_comb \cpu|Registers|Mux9~1 (
// Equation(s):
// \cpu|Registers|Mux9~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux9~0_combout  & (\cpu|Registers|R7|Dout [6])) # (!\cpu|Registers|Mux9~0_combout  & ((\cpu|Registers|R5|Dout [6]))))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux9~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R7|Dout [6]),
	.datac(\cpu|Registers|R5|Dout [6]),
	.datad(\cpu|Registers|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux9~1 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneiv_lcell_comb \cpu|Registers|Mux9~4 (
// Equation(s):
// \cpu|Registers|Mux9~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux9~1_combout ))) # (!\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux9~3_combout ))

	.dataa(\cpu|regAddrMux|Selector6~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux9~3_combout ),
	.datad(\cpu|Registers|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux9~4 .lut_mask = 16'hFA50;
defparam \cpu|Registers|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneiv_lcell_comb \cpu|Registers|Mux25~2 (
// Equation(s):
// \cpu|Registers|Mux25~2_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R1|Dout [6]) # ((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|Registers|R0|Dout [6] & 
// !\cpu|regAddrMux|Selector1~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|Registers|R1|Dout [6]),
	.datac(\cpu|Registers|R0|Dout [6]),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux25~2 .lut_mask = 16'hAAD8;
defparam \cpu|Registers|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneiv_lcell_comb \cpu|Registers|Mux25~3 (
// Equation(s):
// \cpu|Registers|Mux25~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux25~2_combout  & (\cpu|Registers|R3|Dout [6])) # (!\cpu|Registers|Mux25~2_combout  & ((\cpu|Registers|R2|Dout [6]))))) # (!\cpu|regAddrMux|Selector1~0_combout  & 
// (((\cpu|Registers|Mux25~2_combout ))))

	.dataa(\cpu|Registers|R3|Dout [6]),
	.datab(\cpu|regAddrMux|Selector1~0_combout ),
	.datac(\cpu|Registers|R2|Dout [6]),
	.datad(\cpu|Registers|Mux25~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux25~3 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneiv_lcell_comb \cpu|Registers|Mux25~0 (
// Equation(s):
// \cpu|Registers|Mux25~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [6]))) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R4|Dout [6]))))

	.dataa(\cpu|Registers|R4|Dout [6]),
	.datab(\cpu|Registers|R6|Dout [6]),
	.datac(\cpu|regAddrMux|Selector2~1_combout ),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux25~0 .lut_mask = 16'hFC0A;
defparam \cpu|Registers|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneiv_lcell_comb \cpu|Registers|Mux25~1 (
// Equation(s):
// \cpu|Registers|Mux25~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux25~0_combout  & ((\cpu|Registers|R7|Dout [6]))) # (!\cpu|Registers|Mux25~0_combout  & (\cpu|Registers|R5|Dout [6])))) # (!\cpu|regAddrMux|Selector2~1_combout  & 
// (((\cpu|Registers|Mux25~0_combout ))))

	.dataa(\cpu|Registers|R5|Dout [6]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R7|Dout [6]),
	.datad(\cpu|Registers|Mux25~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux25~1 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneiv_lcell_comb \cpu|Registers|Mux25~4 (
// Equation(s):
// \cpu|Registers|Mux25~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux25~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux25~3_combout ))

	.dataa(\cpu|Registers|Mux25~3_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux25~1_combout ),
	.datad(\cpu|regAddrMux|Selector0~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux25~4 .lut_mask = 16'hF0AA;
defparam \cpu|Registers|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneiv_lcell_comb \cpu|SR2mux|Dout[6]~9 (
// Equation(s):
// \cpu|SR2mux|Dout[6]~9_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux25~4_combout )))

	.dataa(\cpu|IR|Dout [4]),
	.datab(gnd),
	.datac(\cpu|isdu|SR2MUX~0_combout ),
	.datad(\cpu|Registers|Mux25~4_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[6]~9 .lut_mask = 16'hAFA0;
defparam \cpu|SR2mux|Dout[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneiv_lcell_comb \cpu|ALUgate|Dout[6]~6 (
// Equation(s):
// \cpu|ALUgate|Dout[6]~6_combout  = (\cpu|Registers|Mux9~4_combout  & (\cpu|isdu|ALUK [0] & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[6]~9_combout ))))

	.dataa(\cpu|Registers|Mux9~4_combout ),
	.datab(\cpu|isdu|ALUK [1]),
	.datac(\cpu|isdu|ALUK [0]),
	.datad(\cpu|SR2mux|Dout[6]~9_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[6]~6 .lut_mask = 16'hA080;
defparam \cpu|ALUgate|Dout[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N8
cycloneiv_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N8
cycloneiv_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[6]~6 (
// Equation(s):
// \mem2io|Data_CPU_signal[6]~6_combout  = ((\mem2io|Equal0~4_combout  & ((\S[6]~input_o ))) # (!\mem2io|Equal0~4_combout  & (\Data[6]~input_o ))) # (!\mem2io|always0~0_combout )

	.dataa(\Data[6]~input_o ),
	.datab(\S[6]~input_o ),
	.datac(\mem2io|always0~0_combout ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[6]~6 .lut_mask = 16'hCFAF;
defparam \mem2io|Data_CPU_signal[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneiv_lcell_comb \cpu|isdu|GatePC (
// Equation(s):
// \cpu|isdu|GatePC~combout  = (\cpu|isdu|State.JSR~q ) # (\cpu|isdu|State.Fetch1~q )

	.dataa(gnd),
	.datab(\cpu|isdu|State.JSR~q ),
	.datac(gnd),
	.datad(\cpu|isdu|State.Fetch1~q ),
	.cin(gnd),
	.combout(\cpu|isdu|GatePC~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|GatePC .lut_mask = 16'hFFCC;
defparam \cpu|isdu|GatePC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneiv_lcell_comb \cpu|isdu|State.LoadPC4~feeder (
// Equation(s):
// \cpu|isdu|State.LoadPC4~feeder_combout  = \cpu|isdu|State.LoadPC3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|isdu|State.LoadPC3~q ),
	.cin(gnd),
	.combout(\cpu|isdu|State.LoadPC4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|State.LoadPC4~feeder .lut_mask = 16'hFF00;
defparam \cpu|isdu|State.LoadPC4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \cpu|isdu|State.LoadPC4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|State.LoadPC4~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.LoadPC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.LoadPC4 .is_wysiwyg = "true";
defparam \cpu|isdu|State.LoadPC4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneiv_lcell_comb \cpu|isdu|WideOr23 (
// Equation(s):
// \cpu|isdu|WideOr23~combout  = (\cpu|isdu|State.LoadPC4~q ) # ((\cpu|isdu|State.LDR4~q ) # ((\cpu|isdu|State.Fetch4~q ) # (!\cpu|isdu|Mem_WE~0_combout )))

	.dataa(\cpu|isdu|State.LoadPC4~q ),
	.datab(\cpu|isdu|State.LDR4~q ),
	.datac(\cpu|isdu|State.Fetch4~q ),
	.datad(\cpu|isdu|Mem_WE~0_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr23 .lut_mask = 16'hFEFF;
defparam \cpu|isdu|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneiv_lcell_comb \cpu|isdu|WideOr22 (
// Equation(s):
// \cpu|isdu|WideOr22~combout  = (\cpu|isdu|State.Fetch3~q ) # ((\cpu|isdu|State.LoadPC3~q ) # ((\cpu|isdu|State.LDR3~q ) # (\cpu|isdu|State.STR2~q )))

	.dataa(\cpu|isdu|State.Fetch3~q ),
	.datab(\cpu|isdu|State.LoadPC3~q ),
	.datac(\cpu|isdu|State.LDR3~q ),
	.datad(\cpu|isdu|State.STR2~q ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr22~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr22 .lut_mask = 16'hFFFE;
defparam \cpu|isdu|WideOr22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \cpu|MDR|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[6] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \cpu|nzpreg|NZP[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[15]~76_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|nzpreg|NZP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|nzpreg|NZP[2] .is_wysiwyg = "true";
defparam \cpu|nzpreg|NZP[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N1
cycloneiv_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y41_N1
cycloneiv_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[3]~3 (
// Equation(s):
// \mem2io|Data_CPU_signal[3]~3_combout  = ((\mem2io|Equal0~4_combout  & ((\S[3]~input_o ))) # (!\mem2io|Equal0~4_combout  & (\Data[3]~input_o ))) # (!\mem2io|always0~0_combout )

	.dataa(\Data[3]~input_o ),
	.datab(\S[3]~input_o ),
	.datac(\mem2io|always0~0_combout ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[3]~3 .lut_mask = 16'hCFAF;
defparam \mem2io|Data_CPU_signal[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N3
dffeas \cpu|IR|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[3]~36_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[3] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N21
dffeas \cpu|Registers|R3|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[3]~36_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[3] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \cpu|Registers|R2|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[3]~36_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[3] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \cpu|Registers|R1|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[3]~36_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[3] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \cpu|Registers|R0|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[3]~36_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[3] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneiv_lcell_comb \cpu|Registers|Mux28~2 (
// Equation(s):
// \cpu|Registers|Mux28~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [3])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [3])))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R1|Dout [3]),
	.datac(\cpu|Registers|R0|Dout [3]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux28~2 .lut_mask = 16'hEE50;
defparam \cpu|Registers|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneiv_lcell_comb \cpu|Registers|Mux28~3 (
// Equation(s):
// \cpu|Registers|Mux28~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux28~2_combout  & (\cpu|Registers|R3|Dout [3])) # (!\cpu|Registers|Mux28~2_combout  & ((\cpu|Registers|R2|Dout [3]))))) # (!\cpu|regAddrMux|Selector1~0_combout  & 
// (((\cpu|Registers|Mux28~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [3]),
	.datac(\cpu|Registers|R2|Dout [3]),
	.datad(\cpu|Registers|Mux28~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux28~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneiv_lcell_comb \cpu|Registers|R5|Dout[3]~feeder (
// Equation(s):
// \cpu|Registers|R5|Dout[3]~feeder_combout  = \cpu|PCgate|Dout[3]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[3]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R5|Dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R5|Dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \cpu|Registers|R5|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R5|Dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[3] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \cpu|Registers|R4|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[3]~36_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[3] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneiv_lcell_comb \cpu|Registers|R6|Dout[3]~feeder (
// Equation(s):
// \cpu|Registers|R6|Dout[3]~feeder_combout  = \cpu|PCgate|Dout[3]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[3]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R6|Dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R6|Dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \cpu|Registers|R6|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R6|Dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[3] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneiv_lcell_comb \cpu|Registers|R7|Dout[3]~feeder (
// Equation(s):
// \cpu|Registers|R7|Dout[3]~feeder_combout  = \cpu|PCgate|Dout[3]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[3]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R7|Dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R7|Dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \cpu|Registers|R7|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R7|Dout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[3] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneiv_lcell_comb \cpu|Registers|Mux28~0 (
// Equation(s):
// \cpu|Registers|Mux28~0_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R7|Dout [3]))) # (!\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R6|Dout [3])))) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout ))))

	.dataa(\cpu|Registers|R6|Dout [3]),
	.datab(\cpu|Registers|R7|Dout [3]),
	.datac(\cpu|regAddrMux|Selector1~0_combout ),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux28~0 .lut_mask = 16'hCFA0;
defparam \cpu|Registers|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneiv_lcell_comb \cpu|Registers|Mux28~1 (
// Equation(s):
// \cpu|Registers|Mux28~1_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|Registers|Mux28~0_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux28~0_combout  & (\cpu|Registers|R5|Dout [3])) # 
// (!\cpu|Registers|Mux28~0_combout  & ((\cpu|Registers|R4|Dout [3])))))

	.dataa(\cpu|Registers|R5|Dout [3]),
	.datab(\cpu|Registers|R4|Dout [3]),
	.datac(\cpu|regAddrMux|Selector1~0_combout ),
	.datad(\cpu|Registers|Mux28~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux28~1 .lut_mask = 16'hFA0C;
defparam \cpu|Registers|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneiv_lcell_comb \cpu|Registers|Mux28~4 (
// Equation(s):
// \cpu|Registers|Mux28~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux28~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux28~3_combout ))

	.dataa(\cpu|regAddrMux|Selector0~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux28~3_combout ),
	.datad(\cpu|Registers|Mux28~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux28~4 .lut_mask = 16'hFA50;
defparam \cpu|Registers|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneiv_lcell_comb \cpu|SR2mux|Dout[3]~6 (
// Equation(s):
// \cpu|SR2mux|Dout[3]~6_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [3])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux28~4_combout )))

	.dataa(gnd),
	.datab(\cpu|isdu|SR2MUX~0_combout ),
	.datac(\cpu|IR|Dout [3]),
	.datad(\cpu|Registers|Mux28~4_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[3]~6 .lut_mask = 16'hF3C0;
defparam \cpu|SR2mux|Dout[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneiv_lcell_comb \cpu|Registers|Mux12~0 (
// Equation(s):
// \cpu|Registers|Mux12~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R6|Dout [3])) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R4|Dout [3])))))

	.dataa(\cpu|Registers|R6|Dout [3]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R4|Dout [3]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux12~0 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneiv_lcell_comb \cpu|Registers|Mux12~1 (
// Equation(s):
// \cpu|Registers|Mux12~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux12~0_combout  & ((\cpu|Registers|R7|Dout [3]))) # (!\cpu|Registers|Mux12~0_combout  & (\cpu|Registers|R5|Dout [3])))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux12~0_combout ))))

	.dataa(\cpu|Registers|R5|Dout [3]),
	.datab(\cpu|Registers|R7|Dout [3]),
	.datac(\cpu|regAddrMux|Selector8~1_combout ),
	.datad(\cpu|Registers|Mux12~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux12~1 .lut_mask = 16'hCFA0;
defparam \cpu|Registers|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneiv_lcell_comb \cpu|Registers|Mux12~2 (
// Equation(s):
// \cpu|Registers|Mux12~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|Registers|R1|Dout [3]) # (\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R0|Dout [3] & 
// ((!\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R0|Dout [3]),
	.datac(\cpu|Registers|R1|Dout [3]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux12~2 .lut_mask = 16'hAAE4;
defparam \cpu|Registers|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneiv_lcell_comb \cpu|Registers|Mux12~3 (
// Equation(s):
// \cpu|Registers|Mux12~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux12~2_combout  & ((\cpu|Registers|R3|Dout [3]))) # (!\cpu|Registers|Mux12~2_combout  & (\cpu|Registers|R2|Dout [3])))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux12~2_combout ))))

	.dataa(\cpu|Registers|R2|Dout [3]),
	.datab(\cpu|Registers|R3|Dout [3]),
	.datac(\cpu|regAddrMux|Selector7~0_combout ),
	.datad(\cpu|Registers|Mux12~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux12~3 .lut_mask = 16'hCFA0;
defparam \cpu|Registers|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneiv_lcell_comb \cpu|Registers|Mux12~4 (
// Equation(s):
// \cpu|Registers|Mux12~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux12~1_combout )) # (!\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux12~3_combout )))

	.dataa(\cpu|regAddrMux|Selector6~1_combout ),
	.datab(\cpu|Registers|Mux12~1_combout ),
	.datac(gnd),
	.datad(\cpu|Registers|Mux12~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux12~4 .lut_mask = 16'hDD88;
defparam \cpu|Registers|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneiv_lcell_comb \cpu|PCgate|Dout[3]~34 (
// Equation(s):
// \cpu|PCgate|Dout[3]~34_combout  = (\cpu|isdu|ALUK [1] & ((\cpu|isdu|ALUK [0] $ (!\cpu|Registers|Mux12~4_combout )))) # (!\cpu|isdu|ALUK [1] & (\cpu|SR2mux|Dout[3]~6_combout  & (\cpu|isdu|ALUK [0] & \cpu|Registers|Mux12~4_combout )))

	.dataa(\cpu|isdu|ALUK [1]),
	.datab(\cpu|SR2mux|Dout[3]~6_combout ),
	.datac(\cpu|isdu|ALUK [0]),
	.datad(\cpu|Registers|Mux12~4_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[3]~34 .lut_mask = 16'hE00A;
defparam \cpu|PCgate|Dout[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \cpu|Registers|R5|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[2]~30_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[2] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \cpu|Registers|R7|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[2]~30_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[2] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneiv_lcell_comb \cpu|Registers|R6|Dout[2]~feeder (
// Equation(s):
// \cpu|Registers|R6|Dout[2]~feeder_combout  = \cpu|PCgate|Dout[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[2]~30_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|R6|Dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|Registers|R6|Dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \cpu|Registers|R6|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R6|Dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[2] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \cpu|Registers|R4|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[2]~30_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[2] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneiv_lcell_comb \cpu|Registers|Mux13~0 (
// Equation(s):
// \cpu|Registers|Mux13~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R6|Dout [2])) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R4|Dout [2])))))

	.dataa(\cpu|Registers|R6|Dout [2]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R4|Dout [2]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux13~0 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneiv_lcell_comb \cpu|Registers|Mux13~1 (
// Equation(s):
// \cpu|Registers|Mux13~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux13~0_combout  & ((\cpu|Registers|R7|Dout [2]))) # (!\cpu|Registers|Mux13~0_combout  & (\cpu|Registers|R5|Dout [2])))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux13~0_combout ))))

	.dataa(\cpu|Registers|R5|Dout [2]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R7|Dout [2]),
	.datad(\cpu|Registers|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux13~1 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneiv_lcell_comb \cpu|Registers|R3|Dout[2]~feeder (
// Equation(s):
// \cpu|Registers|R3|Dout[2]~feeder_combout  = \cpu|PCgate|Dout[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[2]~30_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|R3|Dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|Registers|R3|Dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \cpu|Registers|R3|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R3|Dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[2] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneiv_lcell_comb \cpu|Registers|R1|Dout[2]~feeder (
// Equation(s):
// \cpu|Registers|R1|Dout[2]~feeder_combout  = \cpu|PCgate|Dout[2]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[2]~30_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|R1|Dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|Registers|R1|Dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \cpu|Registers|R1|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R1|Dout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[2] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \cpu|Registers|R0|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[2]~30_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[2] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneiv_lcell_comb \cpu|Registers|Mux13~2 (
// Equation(s):
// \cpu|Registers|Mux13~2_combout  = (\cpu|regAddrMux|Selector7~0_combout  & (((\cpu|regAddrMux|Selector8~1_combout )))) # (!\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R1|Dout [2])) # 
// (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|R0|Dout [2])))))

	.dataa(\cpu|Registers|R1|Dout [2]),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R0|Dout [2]),
	.datad(\cpu|regAddrMux|Selector8~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux13~2 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneiv_lcell_comb \cpu|Registers|Mux13~3 (
// Equation(s):
// \cpu|Registers|Mux13~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux13~2_combout  & ((\cpu|Registers|R3|Dout [2]))) # (!\cpu|Registers|Mux13~2_combout  & (\cpu|Registers|R2|Dout [2])))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux13~2_combout ))))

	.dataa(\cpu|Registers|R2|Dout [2]),
	.datab(\cpu|Registers|R3|Dout [2]),
	.datac(\cpu|regAddrMux|Selector7~0_combout ),
	.datad(\cpu|Registers|Mux13~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux13~3 .lut_mask = 16'hCFA0;
defparam \cpu|Registers|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneiv_lcell_comb \cpu|Registers|Mux13~4 (
// Equation(s):
// \cpu|Registers|Mux13~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux13~1_combout )) # (!\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux13~3_combout )))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector6~1_combout ),
	.datac(\cpu|Registers|Mux13~1_combout ),
	.datad(\cpu|Registers|Mux13~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux13~4 .lut_mask = 16'hF3C0;
defparam \cpu|Registers|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneiv_lcell_comb \cpu|SR2mux|Dout[1]~2 (
// Equation(s):
// \cpu|SR2mux|Dout[1]~2_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [1])) # (!\cpu|isdu|SR2MUX~0_combout  & ((!\cpu|regAddrMux|Selector0~1_combout )))

	.dataa(\cpu|IR|Dout [1]),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(gnd),
	.datad(\cpu|isdu|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[1]~2 .lut_mask = 16'hAA33;
defparam \cpu|SR2mux|Dout[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \cpu|Registers|R3|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[1]~27_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[1] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \cpu|Registers|R2|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[1] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \cpu|Registers|R1|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[1] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \cpu|Registers|R0|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[1] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneiv_lcell_comb \cpu|Registers|Mux30~2 (
// Equation(s):
// \cpu|Registers|Mux30~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [1])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [1])))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R1|Dout [1]),
	.datac(\cpu|Registers|R0|Dout [1]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux30~2 .lut_mask = 16'hEE50;
defparam \cpu|Registers|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneiv_lcell_comb \cpu|Registers|Mux30~3 (
// Equation(s):
// \cpu|Registers|Mux30~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux30~2_combout  & (\cpu|Registers|R3|Dout [1])) # (!\cpu|Registers|Mux30~2_combout  & ((\cpu|Registers|R2|Dout [1]))))) # (!\cpu|regAddrMux|Selector1~0_combout  & 
// (((\cpu|Registers|Mux30~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [1]),
	.datac(\cpu|Registers|R2|Dout [1]),
	.datad(\cpu|Registers|Mux30~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux30~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \cpu|Registers|R7|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[1] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \cpu|Registers|R5|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[1] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \cpu|Registers|R6|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[1] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N7
dffeas \cpu|Registers|R4|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[1] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneiv_lcell_comb \cpu|Registers|Mux30~0 (
// Equation(s):
// \cpu|Registers|Mux30~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R6|Dout [1])) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R4|Dout [1])))))

	.dataa(\cpu|Registers|R6|Dout [1]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R4|Dout [1]),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux30~0 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneiv_lcell_comb \cpu|Registers|Mux30~1 (
// Equation(s):
// \cpu|Registers|Mux30~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux30~0_combout  & (\cpu|Registers|R7|Dout [1])) # (!\cpu|Registers|Mux30~0_combout  & ((\cpu|Registers|R5|Dout [1]))))) # (!\cpu|regAddrMux|Selector2~1_combout  & 
// (((\cpu|Registers|Mux30~0_combout ))))

	.dataa(\cpu|Registers|R7|Dout [1]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R5|Dout [1]),
	.datad(\cpu|Registers|Mux30~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux30~1 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneiv_lcell_comb \cpu|SR2mux|Dout[1]~3 (
// Equation(s):
// \cpu|SR2mux|Dout[1]~3_combout  = (\cpu|SR2mux|Dout[1]~2_combout  & ((\cpu|Registers|Mux30~3_combout ) # ((\cpu|isdu|SR2MUX~0_combout )))) # (!\cpu|SR2mux|Dout[1]~2_combout  & (((!\cpu|isdu|SR2MUX~0_combout  & \cpu|Registers|Mux30~1_combout ))))

	.dataa(\cpu|SR2mux|Dout[1]~2_combout ),
	.datab(\cpu|Registers|Mux30~3_combout ),
	.datac(\cpu|isdu|SR2MUX~0_combout ),
	.datad(\cpu|Registers|Mux30~1_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[1]~3 .lut_mask = 16'hADA8;
defparam \cpu|SR2mux|Dout[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneiv_lcell_comb \cpu|Registers|Mux14~2 (
// Equation(s):
// \cpu|Registers|Mux14~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout ) # ((\cpu|Registers|R1|Dout [1])))) # (!\cpu|regAddrMux|Selector8~1_combout  & (!\cpu|regAddrMux|Selector7~0_combout  & 
// ((\cpu|Registers|R0|Dout [1]))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R1|Dout [1]),
	.datad(\cpu|Registers|R0|Dout [1]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux14~2 .lut_mask = 16'hB9A8;
defparam \cpu|Registers|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneiv_lcell_comb \cpu|Registers|Mux14~3 (
// Equation(s):
// \cpu|Registers|Mux14~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux14~2_combout  & (\cpu|Registers|R3|Dout [1])) # (!\cpu|Registers|Mux14~2_combout  & ((\cpu|Registers|R2|Dout [1]))))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux14~2_combout ))))

	.dataa(\cpu|Registers|R3|Dout [1]),
	.datab(\cpu|Registers|R2|Dout [1]),
	.datac(\cpu|regAddrMux|Selector7~0_combout ),
	.datad(\cpu|Registers|Mux14~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux14~3 .lut_mask = 16'hAFC0;
defparam \cpu|Registers|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneiv_lcell_comb \cpu|Registers|Mux14~0 (
// Equation(s):
// \cpu|Registers|Mux14~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [1]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [1]))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R4|Dout [1]),
	.datac(\cpu|Registers|R6|Dout [1]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux14~0 .lut_mask = 16'hFA44;
defparam \cpu|Registers|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneiv_lcell_comb \cpu|Registers|Mux14~1 (
// Equation(s):
// \cpu|Registers|Mux14~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux14~0_combout  & ((\cpu|Registers|R7|Dout [1]))) # (!\cpu|Registers|Mux14~0_combout  & (\cpu|Registers|R5|Dout [1])))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux14~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R5|Dout [1]),
	.datac(\cpu|Registers|R7|Dout [1]),
	.datad(\cpu|Registers|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux14~1 .lut_mask = 16'hF588;
defparam \cpu|Registers|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneiv_lcell_comb \cpu|Registers|Mux14~4 (
// Equation(s):
// \cpu|Registers|Mux14~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux14~1_combout ))) # (!\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux14~3_combout ))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector6~1_combout ),
	.datac(\cpu|Registers|Mux14~3_combout ),
	.datad(\cpu|Registers|Mux14~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux14~4 .lut_mask = 16'hFC30;
defparam \cpu|Registers|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \cpu|Registers|R7|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[0] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \cpu|Registers|R5|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[0] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \cpu|Registers|R4|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[0] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \cpu|Registers|R6|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[0] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneiv_lcell_comb \cpu|Registers|Mux15~0 (
// Equation(s):
// \cpu|Registers|Mux15~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [0]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [0]))))

	.dataa(\cpu|Registers|R4|Dout [0]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R6|Dout [0]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux15~0 .lut_mask = 16'hFC22;
defparam \cpu|Registers|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneiv_lcell_comb \cpu|Registers|Mux15~1 (
// Equation(s):
// \cpu|Registers|Mux15~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux15~0_combout  & (\cpu|Registers|R7|Dout [0])) # (!\cpu|Registers|Mux15~0_combout  & ((\cpu|Registers|R5|Dout [0]))))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux15~0_combout ))))

	.dataa(\cpu|Registers|R7|Dout [0]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R5|Dout [0]),
	.datad(\cpu|Registers|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux15~1 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \cpu|Registers|R2|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[0] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \cpu|Registers|R3|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[0] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \cpu|Registers|R0|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[0] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \cpu|Registers|R1|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[0] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneiv_lcell_comb \cpu|Registers|Mux15~2 (
// Equation(s):
// \cpu|Registers|Mux15~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|Registers|R1|Dout [0]) # (\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R0|Dout [0] & 
// ((!\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R0|Dout [0]),
	.datac(\cpu|Registers|R1|Dout [0]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux15~2 .lut_mask = 16'hAAE4;
defparam \cpu|Registers|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneiv_lcell_comb \cpu|Registers|Mux15~3 (
// Equation(s):
// \cpu|Registers|Mux15~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux15~2_combout  & ((\cpu|Registers|R3|Dout [0]))) # (!\cpu|Registers|Mux15~2_combout  & (\cpu|Registers|R2|Dout [0])))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux15~2_combout ))))

	.dataa(\cpu|Registers|R2|Dout [0]),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R3|Dout [0]),
	.datad(\cpu|Registers|Mux15~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux15~3 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneiv_lcell_comb \cpu|Registers|Mux15~4 (
// Equation(s):
// \cpu|Registers|Mux15~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux15~1_combout )) # (!\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux15~3_combout )))

	.dataa(\cpu|regAddrMux|Selector6~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux15~1_combout ),
	.datad(\cpu|Registers|Mux15~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux15~4 .lut_mask = 16'hF5A0;
defparam \cpu|Registers|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneiv_lcell_comb \cpu|alu|Add0~0 (
// Equation(s):
// \cpu|alu|Add0~0_combout  = (\cpu|SR2mux|Dout[0]~1_combout  & (\cpu|Registers|Mux15~4_combout  $ (VCC))) # (!\cpu|SR2mux|Dout[0]~1_combout  & (\cpu|Registers|Mux15~4_combout  & VCC))
// \cpu|alu|Add0~1  = CARRY((\cpu|SR2mux|Dout[0]~1_combout  & \cpu|Registers|Mux15~4_combout ))

	.dataa(\cpu|SR2mux|Dout[0]~1_combout ),
	.datab(\cpu|Registers|Mux15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|alu|Add0~0_combout ),
	.cout(\cpu|alu|Add0~1 ));
// synopsys translate_off
defparam \cpu|alu|Add0~0 .lut_mask = 16'h6688;
defparam \cpu|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneiv_lcell_comb \cpu|alu|Add0~2 (
// Equation(s):
// \cpu|alu|Add0~2_combout  = (\cpu|SR2mux|Dout[1]~3_combout  & ((\cpu|Registers|Mux14~4_combout  & (\cpu|alu|Add0~1  & VCC)) # (!\cpu|Registers|Mux14~4_combout  & (!\cpu|alu|Add0~1 )))) # (!\cpu|SR2mux|Dout[1]~3_combout  & ((\cpu|Registers|Mux14~4_combout  
// & (!\cpu|alu|Add0~1 )) # (!\cpu|Registers|Mux14~4_combout  & ((\cpu|alu|Add0~1 ) # (GND)))))
// \cpu|alu|Add0~3  = CARRY((\cpu|SR2mux|Dout[1]~3_combout  & (!\cpu|Registers|Mux14~4_combout  & !\cpu|alu|Add0~1 )) # (!\cpu|SR2mux|Dout[1]~3_combout  & ((!\cpu|alu|Add0~1 ) # (!\cpu|Registers|Mux14~4_combout ))))

	.dataa(\cpu|SR2mux|Dout[1]~3_combout ),
	.datab(\cpu|Registers|Mux14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~1 ),
	.combout(\cpu|alu|Add0~2_combout ),
	.cout(\cpu|alu|Add0~3 ));
// synopsys translate_off
defparam \cpu|alu|Add0~2 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneiv_lcell_comb \cpu|alu|Add0~4 (
// Equation(s):
// \cpu|alu|Add0~4_combout  = ((\cpu|SR2mux|Dout[2]~5_combout  $ (\cpu|Registers|Mux13~4_combout  $ (!\cpu|alu|Add0~3 )))) # (GND)
// \cpu|alu|Add0~5  = CARRY((\cpu|SR2mux|Dout[2]~5_combout  & ((\cpu|Registers|Mux13~4_combout ) # (!\cpu|alu|Add0~3 ))) # (!\cpu|SR2mux|Dout[2]~5_combout  & (\cpu|Registers|Mux13~4_combout  & !\cpu|alu|Add0~3 )))

	.dataa(\cpu|SR2mux|Dout[2]~5_combout ),
	.datab(\cpu|Registers|Mux13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~3 ),
	.combout(\cpu|alu|Add0~4_combout ),
	.cout(\cpu|alu|Add0~5 ));
// synopsys translate_off
defparam \cpu|alu|Add0~4 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneiv_lcell_comb \cpu|alu|Add0~6 (
// Equation(s):
// \cpu|alu|Add0~6_combout  = (\cpu|SR2mux|Dout[3]~6_combout  & ((\cpu|Registers|Mux12~4_combout  & (\cpu|alu|Add0~5  & VCC)) # (!\cpu|Registers|Mux12~4_combout  & (!\cpu|alu|Add0~5 )))) # (!\cpu|SR2mux|Dout[3]~6_combout  & ((\cpu|Registers|Mux12~4_combout  
// & (!\cpu|alu|Add0~5 )) # (!\cpu|Registers|Mux12~4_combout  & ((\cpu|alu|Add0~5 ) # (GND)))))
// \cpu|alu|Add0~7  = CARRY((\cpu|SR2mux|Dout[3]~6_combout  & (!\cpu|Registers|Mux12~4_combout  & !\cpu|alu|Add0~5 )) # (!\cpu|SR2mux|Dout[3]~6_combout  & ((!\cpu|alu|Add0~5 ) # (!\cpu|Registers|Mux12~4_combout ))))

	.dataa(\cpu|SR2mux|Dout[3]~6_combout ),
	.datab(\cpu|Registers|Mux12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~5 ),
	.combout(\cpu|alu|Add0~6_combout ),
	.cout(\cpu|alu|Add0~7 ));
// synopsys translate_off
defparam \cpu|alu|Add0~6 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneiv_lcell_comb \cpu|PCgate|Dout[3]~33 (
// Equation(s):
// \cpu|PCgate|Dout[3]~33_combout  = (\cpu|isdu|WideOr26~combout  & ((!\cpu|alu|Add0~6_combout ) # (!\cpu|alu|Mux15~0_combout )))

	.dataa(gnd),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(\cpu|isdu|WideOr26~combout ),
	.datad(\cpu|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[3]~33 .lut_mask = 16'h30F0;
defparam \cpu|PCgate|Dout[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneiv_lcell_comb \cpu|Add1~3 (
// Equation(s):
// \cpu|Add1~3_combout  = (\cpu|IR|Dout [3] & ((\cpu|isdu|State.JSR~q ) # ((\cpu|isdu|State.BR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|isdu|State.JSR~q ),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|IR|Dout [3]),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~3 .lut_mask = 16'hF0E0;
defparam \cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneiv_lcell_comb \cpu|Add1~2 (
// Equation(s):
// \cpu|Add1~2_combout  = (\cpu|IR|Dout [2] & ((\cpu|isdu|State.BR~q ) # ((\cpu|isdu|State.JSR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|IR|Dout [2]),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~2 .lut_mask = 16'hAAA8;
defparam \cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneiv_lcell_comb \cpu|Add1~1 (
// Equation(s):
// \cpu|Add1~1_combout  = (\cpu|IR|Dout [1] & ((\cpu|isdu|State.BR~q ) # ((\cpu|isdu|State.JSR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|IR|Dout [1]),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~1 .lut_mask = 16'hAAA8;
defparam \cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneiv_lcell_comb \cpu|Add1~0 (
// Equation(s):
// \cpu|Add1~0_combout  = (\cpu|IR|Dout [0]) # ((!\cpu|isdu|State.JSR~q  & (!\cpu|isdu|State.LoadPC4~q  & !\cpu|isdu|State.BR~q )))

	.dataa(\cpu|isdu|State.JSR~q ),
	.datab(\cpu|IR|Dout [0]),
	.datac(\cpu|isdu|State.LoadPC4~q ),
	.datad(\cpu|isdu|State.BR~q ),
	.cin(gnd),
	.combout(\cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~0 .lut_mask = 16'hCCCD;
defparam \cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneiv_lcell_comb \cpu|PC|Dout[0]~16 (
// Equation(s):
// \cpu|PC|Dout[0]~16_combout  = (\cpu|Add1~0_combout  & (\cpu|PC|Dout [0] $ (VCC))) # (!\cpu|Add1~0_combout  & (\cpu|PC|Dout [0] & VCC))
// \cpu|PC|Dout[0]~17  = CARRY((\cpu|Add1~0_combout  & \cpu|PC|Dout [0]))

	.dataa(\cpu|Add1~0_combout ),
	.datab(\cpu|PC|Dout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|PC|Dout[0]~16_combout ),
	.cout(\cpu|PC|Dout[0]~17 ));
// synopsys translate_off
defparam \cpu|PC|Dout[0]~16 .lut_mask = 16'h6688;
defparam \cpu|PC|Dout[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneiv_lcell_comb \cpu|PC|Dout[0]~feeder (
// Equation(s):
// \cpu|PC|Dout[0]~feeder_combout  = \cpu|PC|Dout[0]~16_combout 

	.dataa(gnd),
	.datab(\cpu|PC|Dout[0]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|PC|Dout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[0]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|PC|Dout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneiv_lcell_comb \cpu|isdu|WideOr24~0 (
// Equation(s):
// \cpu|isdu|WideOr24~0_combout  = (!\cpu|isdu|State.LoadPC4~q  & (!\cpu|isdu|State.JSR~q  & !\cpu|isdu|State.BR~q ))

	.dataa(\cpu|isdu|State.LoadPC4~q ),
	.datab(\cpu|isdu|State.JSR~q ),
	.datac(gnd),
	.datad(\cpu|isdu|State.BR~q ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr24~0 .lut_mask = 16'h0011;
defparam \cpu|isdu|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneiv_lcell_comb \cpu|Registers|Mux31~0 (
// Equation(s):
// \cpu|Registers|Mux31~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R6|Dout [0])) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R4|Dout [0])))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|Registers|R6|Dout [0]),
	.datac(\cpu|Registers|R4|Dout [0]),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux31~0 .lut_mask = 16'hEE50;
defparam \cpu|Registers|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneiv_lcell_comb \cpu|Registers|Mux31~1 (
// Equation(s):
// \cpu|Registers|Mux31~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux31~0_combout  & ((\cpu|Registers|R7|Dout [0]))) # (!\cpu|Registers|Mux31~0_combout  & (\cpu|Registers|R5|Dout [0])))) # (!\cpu|regAddrMux|Selector2~1_combout  & 
// (((\cpu|Registers|Mux31~0_combout ))))

	.dataa(\cpu|Registers|R5|Dout [0]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R7|Dout [0]),
	.datad(\cpu|Registers|Mux31~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux31~1 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneiv_lcell_comb \cpu|Registers|Mux31~4 (
// Equation(s):
// \cpu|Registers|Mux31~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux31~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux31~3_combout ))

	.dataa(\cpu|regAddrMux|Selector0~1_combout ),
	.datab(\cpu|Registers|Mux31~3_combout ),
	.datac(\cpu|Registers|Mux31~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux31~4 .lut_mask = 16'hE4E4;
defparam \cpu|Registers|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneiv_lcell_comb \cpu|PCmux|Mux15~0 (
// Equation(s):
// \cpu|PCmux|Mux15~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux31~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & (((\cpu|PCgate|Dout[0]~22_combout ) # (!\cpu|PCgate|Dout[0]~24_combout ))))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(\cpu|Registers|Mux31~4_combout ),
	.datac(\cpu|PCgate|Dout[0]~22_combout ),
	.datad(\cpu|PCgate|Dout[0]~24_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux15~0 .lut_mask = 16'hD8DD;
defparam \cpu|PCmux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneiv_lcell_comb \cpu|isdu|Decoder0~6 (
// Equation(s):
// \cpu|isdu|Decoder0~6_combout  = (!\cpu|IR|Dout [13] & (!\cpu|IR|Dout [12] & (\cpu|IR|Dout [14] & \cpu|IR|Dout [15])))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [12]),
	.datac(\cpu|IR|Dout [14]),
	.datad(\cpu|IR|Dout [15]),
	.cin(gnd),
	.combout(\cpu|isdu|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Decoder0~6 .lut_mask = 16'h1000;
defparam \cpu|isdu|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneiv_lcell_comb \cpu|isdu|Selector12~0 (
// Equation(s):
// \cpu|isdu|Selector12~0_combout  = (\cpu|isdu|State.Decode~q  & \cpu|isdu|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|isdu|State.Decode~q ),
	.datad(\cpu|isdu|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector12~0 .lut_mask = 16'hF000;
defparam \cpu|isdu|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \cpu|isdu|State.JMP (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.JMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.JMP .is_wysiwyg = "true";
defparam \cpu|isdu|State.JMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneiv_lcell_comb \cpu|isdu|PCMUX[1] (
// Equation(s):
// \cpu|isdu|PCMUX [1] = (\cpu|isdu|State.JMP~q ) # (\cpu|isdu|State.LoadPC4~q )

	.dataa(gnd),
	.datab(\cpu|isdu|State.JMP~q ),
	.datac(gnd),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|isdu|PCMUX [1]),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|PCMUX[1] .lut_mask = 16'hFFCC;
defparam \cpu|isdu|PCMUX[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneiv_lcell_comb \cpu|isdu|WideOr25 (
// Equation(s):
// \cpu|isdu|WideOr25~combout  = (\cpu|isdu|State.Fetch1~q ) # (!\cpu|isdu|WideOr25~0_combout )

	.dataa(gnd),
	.datab(\cpu|isdu|State.Fetch1~q ),
	.datac(gnd),
	.datad(\cpu|isdu|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr25~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr25 .lut_mask = 16'hCCFF;
defparam \cpu|isdu|WideOr25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \cpu|PC|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[0]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux15~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[0] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneiv_lcell_comb \cpu|PC|Dout[1]~18 (
// Equation(s):
// \cpu|PC|Dout[1]~18_combout  = (\cpu|PC|Dout [1] & ((\cpu|Add1~1_combout  & (\cpu|PC|Dout[0]~17  & VCC)) # (!\cpu|Add1~1_combout  & (!\cpu|PC|Dout[0]~17 )))) # (!\cpu|PC|Dout [1] & ((\cpu|Add1~1_combout  & (!\cpu|PC|Dout[0]~17 )) # (!\cpu|Add1~1_combout  & 
// ((\cpu|PC|Dout[0]~17 ) # (GND)))))
// \cpu|PC|Dout[1]~19  = CARRY((\cpu|PC|Dout [1] & (!\cpu|Add1~1_combout  & !\cpu|PC|Dout[0]~17 )) # (!\cpu|PC|Dout [1] & ((!\cpu|PC|Dout[0]~17 ) # (!\cpu|Add1~1_combout ))))

	.dataa(\cpu|PC|Dout [1]),
	.datab(\cpu|Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[0]~17 ),
	.combout(\cpu|PC|Dout[1]~18_combout ),
	.cout(\cpu|PC|Dout[1]~19 ));
// synopsys translate_off
defparam \cpu|PC|Dout[1]~18 .lut_mask = 16'h9617;
defparam \cpu|PC|Dout[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneiv_lcell_comb \cpu|PC|Dout[1]~feeder (
// Equation(s):
// \cpu|PC|Dout[1]~feeder_combout  = \cpu|PC|Dout[1]~18_combout 

	.dataa(gnd),
	.datab(\cpu|PC|Dout[1]~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|PC|Dout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[1]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|PC|Dout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneiv_lcell_comb \cpu|Registers|Mux30~4 (
// Equation(s):
// \cpu|Registers|Mux30~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux30~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux30~3_combout ))

	.dataa(gnd),
	.datab(\cpu|Registers|Mux30~3_combout ),
	.datac(\cpu|regAddrMux|Selector0~1_combout ),
	.datad(\cpu|Registers|Mux30~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux30~4 .lut_mask = 16'hFC0C;
defparam \cpu|Registers|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiv_lcell_comb \cpu|PCmux|Mux14~0 (
// Equation(s):
// \cpu|PCmux|Mux14~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux30~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[1]~27_combout )))

	.dataa(gnd),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(\cpu|Registers|Mux30~4_combout ),
	.datad(\cpu|PCgate|Dout[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux14~0 .lut_mask = 16'hF3C0;
defparam \cpu|PCmux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \cpu|PC|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[1]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux14~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[1] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneiv_lcell_comb \cpu|PC|Dout[2]~20 (
// Equation(s):
// \cpu|PC|Dout[2]~20_combout  = ((\cpu|PC|Dout [2] $ (\cpu|Add1~2_combout  $ (!\cpu|PC|Dout[1]~19 )))) # (GND)
// \cpu|PC|Dout[2]~21  = CARRY((\cpu|PC|Dout [2] & ((\cpu|Add1~2_combout ) # (!\cpu|PC|Dout[1]~19 ))) # (!\cpu|PC|Dout [2] & (\cpu|Add1~2_combout  & !\cpu|PC|Dout[1]~19 )))

	.dataa(\cpu|PC|Dout [2]),
	.datab(\cpu|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[1]~19 ),
	.combout(\cpu|PC|Dout[2]~20_combout ),
	.cout(\cpu|PC|Dout[2]~21 ));
// synopsys translate_off
defparam \cpu|PC|Dout[2]~20 .lut_mask = 16'h698E;
defparam \cpu|PC|Dout[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneiv_lcell_comb \cpu|PC|Dout[2]~feeder (
// Equation(s):
// \cpu|PC|Dout[2]~feeder_combout  = \cpu|PC|Dout[2]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[2]~20_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneiv_lcell_comb \cpu|Registers|Mux29~0 (
// Equation(s):
// \cpu|Registers|Mux29~0_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [2]) # ((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|Registers|R4|Dout [2] & 
// !\cpu|regAddrMux|Selector2~1_combout ))))

	.dataa(\cpu|Registers|R6|Dout [2]),
	.datab(\cpu|Registers|R4|Dout [2]),
	.datac(\cpu|regAddrMux|Selector1~0_combout ),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux29~0 .lut_mask = 16'hF0AC;
defparam \cpu|Registers|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneiv_lcell_comb \cpu|Registers|Mux29~1 (
// Equation(s):
// \cpu|Registers|Mux29~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux29~0_combout  & (\cpu|Registers|R7|Dout [2])) # (!\cpu|Registers|Mux29~0_combout  & ((\cpu|Registers|R5|Dout [2]))))) # (!\cpu|regAddrMux|Selector2~1_combout  & 
// (((\cpu|Registers|Mux29~0_combout ))))

	.dataa(\cpu|Registers|R7|Dout [2]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R5|Dout [2]),
	.datad(\cpu|Registers|Mux29~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux29~1 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneiv_lcell_comb \cpu|Registers|Mux29~4 (
// Equation(s):
// \cpu|Registers|Mux29~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux29~1_combout )) # (!\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux29~3_combout )))

	.dataa(\cpu|Registers|Mux29~1_combout ),
	.datab(gnd),
	.datac(\cpu|regAddrMux|Selector0~1_combout ),
	.datad(\cpu|Registers|Mux29~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux29~4 .lut_mask = 16'hAFA0;
defparam \cpu|Registers|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneiv_lcell_comb \cpu|PCmux|Mux13~0 (
// Equation(s):
// \cpu|PCmux|Mux13~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux29~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[2]~30_combout )))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux29~4_combout ),
	.datad(\cpu|PCgate|Dout[2]~30_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux13~0 .lut_mask = 16'hF5A0;
defparam \cpu|PCmux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N19
dffeas \cpu|PC|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[2]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux13~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[2] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneiv_lcell_comb \cpu|PC|Dout[3]~22 (
// Equation(s):
// \cpu|PC|Dout[3]~22_combout  = (\cpu|PC|Dout [3] & ((\cpu|Add1~3_combout  & (\cpu|PC|Dout[2]~21  & VCC)) # (!\cpu|Add1~3_combout  & (!\cpu|PC|Dout[2]~21 )))) # (!\cpu|PC|Dout [3] & ((\cpu|Add1~3_combout  & (!\cpu|PC|Dout[2]~21 )) # (!\cpu|Add1~3_combout  & 
// ((\cpu|PC|Dout[2]~21 ) # (GND)))))
// \cpu|PC|Dout[3]~23  = CARRY((\cpu|PC|Dout [3] & (!\cpu|Add1~3_combout  & !\cpu|PC|Dout[2]~21 )) # (!\cpu|PC|Dout [3] & ((!\cpu|PC|Dout[2]~21 ) # (!\cpu|Add1~3_combout ))))

	.dataa(\cpu|PC|Dout [3]),
	.datab(\cpu|Add1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[2]~21 ),
	.combout(\cpu|PC|Dout[3]~22_combout ),
	.cout(\cpu|PC|Dout[3]~23 ));
// synopsys translate_off
defparam \cpu|PC|Dout[3]~22 .lut_mask = 16'h9617;
defparam \cpu|PC|Dout[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneiv_lcell_comb \cpu|PC|Dout[3]~feeder (
// Equation(s):
// \cpu|PC|Dout[3]~feeder_combout  = \cpu|PC|Dout[3]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[3]~22_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneiv_lcell_comb \cpu|PCmux|Mux12~0 (
// Equation(s):
// \cpu|PCmux|Mux12~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux28~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & (((\cpu|PCgate|Dout[3]~35_combout ) # (!\cpu|PCgate|Dout[0]~24_combout ))))

	.dataa(\cpu|Registers|Mux28~4_combout ),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(\cpu|PCgate|Dout[0]~24_combout ),
	.datad(\cpu|PCgate|Dout[3]~35_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux12~0 .lut_mask = 16'hBB8B;
defparam \cpu|PCmux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \cpu|PC|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[3]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux12~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[3] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \cpu|MDR|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[3]~36_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[3] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneiv_lcell_comb \cpu|PCgate|Dout[3]~31 (
// Equation(s):
// \cpu|PCgate|Dout[3]~31_combout  = (\cpu|isdu|WideOr23~combout  & (\cpu|MDR|Dout [3] & ((\cpu|PC|Dout [3]) # (!\cpu|isdu|GatePC~combout )))) # (!\cpu|isdu|WideOr23~combout  & ((\cpu|PC|Dout [3]) # ((!\cpu|isdu|GatePC~combout ))))

	.dataa(\cpu|isdu|WideOr23~combout ),
	.datab(\cpu|PC|Dout [3]),
	.datac(\cpu|MDR|Dout [3]),
	.datad(\cpu|isdu|GatePC~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[3]~31 .lut_mask = 16'hC4F5;
defparam \cpu|PCgate|Dout[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneiv_lcell_comb \cpu|MARMUXgate|Dout[0]~0 (
// Equation(s):
// \cpu|MARMUXgate|Dout[0]~0_combout  = (!\cpu|isdu|State.LoadPC1~q  & ((\cpu|isdu|State.LDR1~q ) # (\cpu|isdu|State.STR1~q )))

	.dataa(gnd),
	.datab(\cpu|isdu|State.LDR1~q ),
	.datac(\cpu|isdu|State.STR1~q ),
	.datad(\cpu|isdu|State.LoadPC1~q ),
	.cin(gnd),
	.combout(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MARMUXgate|Dout[0]~0 .lut_mask = 16'h00FC;
defparam \cpu|MARMUXgate|Dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneiv_lcell_comb \cpu|Add2~0 (
// Equation(s):
// \cpu|Add2~0_combout  = (\cpu|IR|Dout [0] & (\cpu|Registers|Mux31~4_combout  $ (VCC))) # (!\cpu|IR|Dout [0] & (\cpu|Registers|Mux31~4_combout  & VCC))
// \cpu|Add2~1  = CARRY((\cpu|IR|Dout [0] & \cpu|Registers|Mux31~4_combout ))

	.dataa(\cpu|IR|Dout [0]),
	.datab(\cpu|Registers|Mux31~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add2~0_combout ),
	.cout(\cpu|Add2~1 ));
// synopsys translate_off
defparam \cpu|Add2~0 .lut_mask = 16'h6688;
defparam \cpu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneiv_lcell_comb \cpu|Add2~2 (
// Equation(s):
// \cpu|Add2~2_combout  = (\cpu|Registers|Mux30~4_combout  & ((\cpu|IR|Dout [1] & (\cpu|Add2~1  & VCC)) # (!\cpu|IR|Dout [1] & (!\cpu|Add2~1 )))) # (!\cpu|Registers|Mux30~4_combout  & ((\cpu|IR|Dout [1] & (!\cpu|Add2~1 )) # (!\cpu|IR|Dout [1] & ((\cpu|Add2~1 
// ) # (GND)))))
// \cpu|Add2~3  = CARRY((\cpu|Registers|Mux30~4_combout  & (!\cpu|IR|Dout [1] & !\cpu|Add2~1 )) # (!\cpu|Registers|Mux30~4_combout  & ((!\cpu|Add2~1 ) # (!\cpu|IR|Dout [1]))))

	.dataa(\cpu|Registers|Mux30~4_combout ),
	.datab(\cpu|IR|Dout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~1 ),
	.combout(\cpu|Add2~2_combout ),
	.cout(\cpu|Add2~3 ));
// synopsys translate_off
defparam \cpu|Add2~2 .lut_mask = 16'h9617;
defparam \cpu|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneiv_lcell_comb \cpu|Add2~4 (
// Equation(s):
// \cpu|Add2~4_combout  = ((\cpu|Registers|Mux29~4_combout  $ (\cpu|IR|Dout [2] $ (!\cpu|Add2~3 )))) # (GND)
// \cpu|Add2~5  = CARRY((\cpu|Registers|Mux29~4_combout  & ((\cpu|IR|Dout [2]) # (!\cpu|Add2~3 ))) # (!\cpu|Registers|Mux29~4_combout  & (\cpu|IR|Dout [2] & !\cpu|Add2~3 )))

	.dataa(\cpu|Registers|Mux29~4_combout ),
	.datab(\cpu|IR|Dout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~3 ),
	.combout(\cpu|Add2~4_combout ),
	.cout(\cpu|Add2~5 ));
// synopsys translate_off
defparam \cpu|Add2~4 .lut_mask = 16'h698E;
defparam \cpu|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneiv_lcell_comb \cpu|Add2~6 (
// Equation(s):
// \cpu|Add2~6_combout  = (\cpu|Registers|Mux28~4_combout  & ((\cpu|IR|Dout [3] & (\cpu|Add2~5  & VCC)) # (!\cpu|IR|Dout [3] & (!\cpu|Add2~5 )))) # (!\cpu|Registers|Mux28~4_combout  & ((\cpu|IR|Dout [3] & (!\cpu|Add2~5 )) # (!\cpu|IR|Dout [3] & ((\cpu|Add2~5 
// ) # (GND)))))
// \cpu|Add2~7  = CARRY((\cpu|Registers|Mux28~4_combout  & (!\cpu|IR|Dout [3] & !\cpu|Add2~5 )) # (!\cpu|Registers|Mux28~4_combout  & ((!\cpu|Add2~5 ) # (!\cpu|IR|Dout [3]))))

	.dataa(\cpu|Registers|Mux28~4_combout ),
	.datab(\cpu|IR|Dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~5 ),
	.combout(\cpu|Add2~6_combout ),
	.cout(\cpu|Add2~7 ));
// synopsys translate_off
defparam \cpu|Add2~6 .lut_mask = 16'h9617;
defparam \cpu|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneiv_lcell_comb \cpu|PCgate|Dout[3]~32 (
// Equation(s):
// \cpu|PCgate|Dout[3]~32_combout  = (\cpu|PCgate|Dout[3]~31_combout  & ((\cpu|Add2~6_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout )))

	.dataa(\cpu|PCgate|Dout[3]~31_combout ),
	.datab(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|Add2~6_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[3]~32 .lut_mask = 16'hAA22;
defparam \cpu|PCgate|Dout[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneiv_lcell_comb \cpu|PCgate|Dout[3]~35 (
// Equation(s):
// \cpu|PCgate|Dout[3]~35_combout  = (\mem2io|Data_CPU_signal[3]~3_combout  & (\cpu|PCgate|Dout[3]~32_combout  & ((\cpu|PCgate|Dout[3]~34_combout ) # (!\cpu|PCgate|Dout[3]~33_combout ))))

	.dataa(\mem2io|Data_CPU_signal[3]~3_combout ),
	.datab(\cpu|PCgate|Dout[3]~34_combout ),
	.datac(\cpu|PCgate|Dout[3]~33_combout ),
	.datad(\cpu|PCgate|Dout[3]~32_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[3]~35 .lut_mask = 16'h8A00;
defparam \cpu|PCgate|Dout[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneiv_lcell_comb \cpu|PCgate|Dout[3]~36 (
// Equation(s):
// \cpu|PCgate|Dout[3]~36_combout  = (\cpu|PCgate|Dout[3]~35_combout ) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[0]~24_combout ),
	.datad(\cpu|PCgate|Dout[3]~35_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[3]~36 .lut_mask = 16'hFF0F;
defparam \cpu|PCgate|Dout[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneiv_lcell_comb \cpu|nzpreg|Equal0~0 (
// Equation(s):
// \cpu|nzpreg|Equal0~0_combout  = (!\cpu|PCgate|Dout[2]~30_combout  & (!\cpu|PCgate|Dout[0]~90_combout  & (!\cpu|PCgate|Dout[3]~36_combout  & !\cpu|PCgate|Dout[1]~27_combout )))

	.dataa(\cpu|PCgate|Dout[2]~30_combout ),
	.datab(\cpu|PCgate|Dout[0]~90_combout ),
	.datac(\cpu|PCgate|Dout[3]~36_combout ),
	.datad(\cpu|PCgate|Dout[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|nzpreg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nzpreg|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu|nzpreg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \cpu|Registers|R5|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[7]~51_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[7] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \cpu|Registers|R7|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[7]~51_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[7] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneiv_lcell_comb \cpu|Registers|R4|Dout[7]~feeder (
// Equation(s):
// \cpu|Registers|R4|Dout[7]~feeder_combout  = \cpu|PCgate|Dout[7]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[7]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R4|Dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[7]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R4|Dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \cpu|Registers|R4|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R4|Dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[7] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \cpu|Registers|R6|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[7]~51_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[7] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneiv_lcell_comb \cpu|Registers|Mux24~0 (
// Equation(s):
// \cpu|Registers|Mux24~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [7]))) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R4|Dout [7]))))

	.dataa(\cpu|Registers|R4|Dout [7]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R6|Dout [7]),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux24~0 .lut_mask = 16'hFC22;
defparam \cpu|Registers|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneiv_lcell_comb \cpu|Registers|Mux24~1 (
// Equation(s):
// \cpu|Registers|Mux24~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux24~0_combout  & ((\cpu|Registers|R7|Dout [7]))) # (!\cpu|Registers|Mux24~0_combout  & (\cpu|Registers|R5|Dout [7])))) # (!\cpu|regAddrMux|Selector2~1_combout  & 
// (((\cpu|Registers|Mux24~0_combout ))))

	.dataa(\cpu|Registers|R5|Dout [7]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R7|Dout [7]),
	.datad(\cpu|Registers|Mux24~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux24~1 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N9
dffeas \cpu|Registers|R3|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[7]~51_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[7] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \cpu|Registers|R2|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[7]~51_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[7] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \cpu|Registers|R1|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[7]~51_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[7] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \cpu|Registers|R0|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[7]~51_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[7] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneiv_lcell_comb \cpu|Registers|Mux24~2 (
// Equation(s):
// \cpu|Registers|Mux24~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [7])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [7])))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R1|Dout [7]),
	.datac(\cpu|Registers|R0|Dout [7]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux24~2 .lut_mask = 16'hEE50;
defparam \cpu|Registers|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneiv_lcell_comb \cpu|Registers|Mux24~3 (
// Equation(s):
// \cpu|Registers|Mux24~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux24~2_combout  & (\cpu|Registers|R3|Dout [7])) # (!\cpu|Registers|Mux24~2_combout  & ((\cpu|Registers|R2|Dout [7]))))) # (!\cpu|regAddrMux|Selector1~0_combout  & 
// (((\cpu|Registers|Mux24~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [7]),
	.datac(\cpu|Registers|R2|Dout [7]),
	.datad(\cpu|Registers|Mux24~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux24~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneiv_lcell_comb \cpu|Registers|Mux24~4 (
// Equation(s):
// \cpu|Registers|Mux24~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux24~1_combout )) # (!\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux24~3_combout )))

	.dataa(\cpu|regAddrMux|Selector0~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux24~1_combout ),
	.datad(\cpu|Registers|Mux24~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux24~4 .lut_mask = 16'hF5A0;
defparam \cpu|Registers|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneiv_lcell_comb \cpu|SR2mux|Dout[7]~10 (
// Equation(s):
// \cpu|SR2mux|Dout[7]~10_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux24~4_combout )))

	.dataa(gnd),
	.datab(\cpu|isdu|SR2MUX~0_combout ),
	.datac(\cpu|IR|Dout [4]),
	.datad(\cpu|Registers|Mux24~4_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[7]~10 .lut_mask = 16'hF3C0;
defparam \cpu|SR2mux|Dout[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneiv_lcell_comb \cpu|Registers|Mux8~2 (
// Equation(s):
// \cpu|Registers|Mux8~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout ) # ((\cpu|Registers|R1|Dout [7])))) # (!\cpu|regAddrMux|Selector8~1_combout  & (!\cpu|regAddrMux|Selector7~0_combout  & 
// ((\cpu|Registers|R0|Dout [7]))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R1|Dout [7]),
	.datad(\cpu|Registers|R0|Dout [7]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux8~2 .lut_mask = 16'hB9A8;
defparam \cpu|Registers|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneiv_lcell_comb \cpu|Registers|Mux8~3 (
// Equation(s):
// \cpu|Registers|Mux8~3_combout  = (\cpu|Registers|Mux8~2_combout  & (((\cpu|Registers|R3|Dout [7]) # (!\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|Registers|Mux8~2_combout  & (\cpu|Registers|R2|Dout [7] & ((\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|Registers|R2|Dout [7]),
	.datab(\cpu|Registers|R3|Dout [7]),
	.datac(\cpu|Registers|Mux8~2_combout ),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux8~3 .lut_mask = 16'hCAF0;
defparam \cpu|Registers|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneiv_lcell_comb \cpu|Registers|Mux8~0 (
// Equation(s):
// \cpu|Registers|Mux8~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [7]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [7]))))

	.dataa(\cpu|Registers|R4|Dout [7]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R6|Dout [7]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux8~0 .lut_mask = 16'hFC22;
defparam \cpu|Registers|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneiv_lcell_comb \cpu|Registers|Mux8~1 (
// Equation(s):
// \cpu|Registers|Mux8~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux8~0_combout  & (\cpu|Registers|R7|Dout [7])) # (!\cpu|Registers|Mux8~0_combout  & ((\cpu|Registers|R5|Dout [7]))))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux8~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R7|Dout [7]),
	.datac(\cpu|Registers|R5|Dout [7]),
	.datad(\cpu|Registers|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux8~1 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneiv_lcell_comb \cpu|Registers|Mux8~4 (
// Equation(s):
// \cpu|Registers|Mux8~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux8~1_combout ))) # (!\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux8~3_combout ))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector6~1_combout ),
	.datac(\cpu|Registers|Mux8~3_combout ),
	.datad(\cpu|Registers|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux8~4 .lut_mask = 16'hFC30;
defparam \cpu|Registers|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneiv_lcell_comb \cpu|ALUgate|Dout[7]~8 (
// Equation(s):
// \cpu|ALUgate|Dout[7]~8_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux8~4_combout  & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[7]~10_combout ))))

	.dataa(\cpu|isdu|ALUK [0]),
	.datab(\cpu|isdu|ALUK [1]),
	.datac(\cpu|SR2mux|Dout[7]~10_combout ),
	.datad(\cpu|Registers|Mux8~4_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[7]~8 .lut_mask = 16'hA800;
defparam \cpu|ALUgate|Dout[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneiv_lcell_comb \cpu|alu|Mux8~8 (
// Equation(s):
// \cpu|alu|Mux8~8_combout  = (\cpu|isdu|State.NOT~q  & (!\cpu|isdu|State.STR2~q  & (!\cpu|isdu|State.AND~q  & !\cpu|Registers|Mux8~4_combout )))

	.dataa(\cpu|isdu|State.NOT~q ),
	.datab(\cpu|isdu|State.STR2~q ),
	.datac(\cpu|isdu|State.AND~q ),
	.datad(\cpu|Registers|Mux8~4_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux8~8 .lut_mask = 16'h0002;
defparam \cpu|alu|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N21
dffeas \cpu|Registers|R3|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[5]~45_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[5] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N29
dffeas \cpu|Registers|R2|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[5]~45_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[5] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \cpu|Registers|R0|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[5]~45_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[5] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \cpu|Registers|R1|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[5]~45_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[5] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneiv_lcell_comb \cpu|Registers|Mux10~2 (
// Equation(s):
// \cpu|Registers|Mux10~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|Registers|R1|Dout [5]) # (\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R0|Dout [5] & 
// ((!\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R0|Dout [5]),
	.datac(\cpu|Registers|R1|Dout [5]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux10~2 .lut_mask = 16'hAAE4;
defparam \cpu|Registers|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneiv_lcell_comb \cpu|Registers|Mux10~3 (
// Equation(s):
// \cpu|Registers|Mux10~3_combout  = (\cpu|Registers|Mux10~2_combout  & ((\cpu|Registers|R3|Dout [5]) # ((!\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|Registers|Mux10~2_combout  & (((\cpu|Registers|R2|Dout [5] & \cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|Registers|R3|Dout [5]),
	.datab(\cpu|Registers|R2|Dout [5]),
	.datac(\cpu|Registers|Mux10~2_combout ),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux10~3 .lut_mask = 16'hACF0;
defparam \cpu|Registers|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \cpu|Registers|R5|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[5]~45_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[5] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \cpu|Registers|R7|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[5]~45_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[5] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneiv_lcell_comb \cpu|Registers|R4|Dout[5]~feeder (
// Equation(s):
// \cpu|Registers|R4|Dout[5]~feeder_combout  = \cpu|PCgate|Dout[5]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[5]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R4|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R4|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N5
dffeas \cpu|Registers|R4|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R4|Dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[5] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneiv_lcell_comb \cpu|Registers|R6|Dout[5]~feeder (
// Equation(s):
// \cpu|Registers|R6|Dout[5]~feeder_combout  = \cpu|PCgate|Dout[5]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[5]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R6|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R6|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \cpu|Registers|R6|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R6|Dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[5] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneiv_lcell_comb \cpu|Registers|Mux10~0 (
// Equation(s):
// \cpu|Registers|Mux10~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [5]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [5]))))

	.dataa(\cpu|Registers|R4|Dout [5]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R6|Dout [5]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux10~0 .lut_mask = 16'hFC22;
defparam \cpu|Registers|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneiv_lcell_comb \cpu|Registers|Mux10~1 (
// Equation(s):
// \cpu|Registers|Mux10~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux10~0_combout  & ((\cpu|Registers|R7|Dout [5]))) # (!\cpu|Registers|Mux10~0_combout  & (\cpu|Registers|R5|Dout [5])))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux10~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R5|Dout [5]),
	.datac(\cpu|Registers|R7|Dout [5]),
	.datad(\cpu|Registers|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux10~1 .lut_mask = 16'hF588;
defparam \cpu|Registers|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneiv_lcell_comb \cpu|Registers|Mux10~4 (
// Equation(s):
// \cpu|Registers|Mux10~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux10~1_combout ))) # (!\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux10~3_combout ))

	.dataa(\cpu|Registers|Mux10~3_combout ),
	.datab(\cpu|regAddrMux|Selector6~1_combout ),
	.datac(gnd),
	.datad(\cpu|Registers|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux10~4 .lut_mask = 16'hEE22;
defparam \cpu|Registers|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \cpu|Registers|R3|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[4]~39_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[4] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneiv_lcell_comb \cpu|Registers|R2|Dout[4]~feeder (
// Equation(s):
// \cpu|Registers|R2|Dout[4]~feeder_combout  = \cpu|PCgate|Dout[4]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|R2|Dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|Registers|R2|Dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \cpu|Registers|R2|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R2|Dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[4] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \cpu|Registers|R1|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[4]~39_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[4] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \cpu|Registers|R0|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[4]~39_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[4] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneiv_lcell_comb \cpu|Registers|Mux27~2 (
// Equation(s):
// \cpu|Registers|Mux27~2_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R1|Dout [4]) # ((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|Registers|R0|Dout [4] & 
// !\cpu|regAddrMux|Selector1~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|Registers|R1|Dout [4]),
	.datac(\cpu|Registers|R0|Dout [4]),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux27~2 .lut_mask = 16'hAAD8;
defparam \cpu|Registers|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneiv_lcell_comb \cpu|Registers|Mux27~3 (
// Equation(s):
// \cpu|Registers|Mux27~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux27~2_combout  & (\cpu|Registers|R3|Dout [4])) # (!\cpu|Registers|Mux27~2_combout  & ((\cpu|Registers|R2|Dout [4]))))) # (!\cpu|regAddrMux|Selector1~0_combout  & 
// (((\cpu|Registers|Mux27~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [4]),
	.datac(\cpu|Registers|R2|Dout [4]),
	.datad(\cpu|Registers|Mux27~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux27~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \cpu|Registers|R5|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[4]~39_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[4] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \cpu|Registers|R7|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[4]~39_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[4] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneiv_lcell_comb \cpu|Registers|R4|Dout[4]~feeder (
// Equation(s):
// \cpu|Registers|R4|Dout[4]~feeder_combout  = \cpu|PCgate|Dout[4]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[4]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R4|Dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R4|Dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \cpu|Registers|R4|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R4|Dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[4] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneiv_lcell_comb \cpu|Registers|R6|Dout[4]~feeder (
// Equation(s):
// \cpu|Registers|R6|Dout[4]~feeder_combout  = \cpu|PCgate|Dout[4]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[4]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R6|Dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R6|Dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \cpu|Registers|R6|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R6|Dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[4] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneiv_lcell_comb \cpu|Registers|Mux27~0 (
// Equation(s):
// \cpu|Registers|Mux27~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [4]))) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R4|Dout [4]))))

	.dataa(\cpu|Registers|R4|Dout [4]),
	.datab(\cpu|Registers|R6|Dout [4]),
	.datac(\cpu|regAddrMux|Selector2~1_combout ),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux27~0 .lut_mask = 16'hFC0A;
defparam \cpu|Registers|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneiv_lcell_comb \cpu|Registers|Mux27~1 (
// Equation(s):
// \cpu|Registers|Mux27~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux27~0_combout  & ((\cpu|Registers|R7|Dout [4]))) # (!\cpu|Registers|Mux27~0_combout  & (\cpu|Registers|R5|Dout [4])))) # (!\cpu|regAddrMux|Selector2~1_combout  & 
// (((\cpu|Registers|Mux27~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|Registers|R5|Dout [4]),
	.datac(\cpu|Registers|R7|Dout [4]),
	.datad(\cpu|Registers|Mux27~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux27~1 .lut_mask = 16'hF588;
defparam \cpu|Registers|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneiv_lcell_comb \cpu|Registers|Mux27~4 (
// Equation(s):
// \cpu|Registers|Mux27~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux27~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux27~3_combout ))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(\cpu|Registers|Mux27~3_combout ),
	.datad(\cpu|Registers|Mux27~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux27~4 .lut_mask = 16'hFC30;
defparam \cpu|Registers|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneiv_lcell_comb \cpu|SR2mux|Dout[4]~7 (
// Equation(s):
// \cpu|SR2mux|Dout[4]~7_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux27~4_combout )))

	.dataa(gnd),
	.datab(\cpu|IR|Dout [4]),
	.datac(\cpu|isdu|SR2MUX~0_combout ),
	.datad(\cpu|Registers|Mux27~4_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[4]~7 .lut_mask = 16'hCFC0;
defparam \cpu|SR2mux|Dout[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneiv_lcell_comb \cpu|alu|Add0~8 (
// Equation(s):
// \cpu|alu|Add0~8_combout  = ((\cpu|Registers|Mux11~4_combout  $ (\cpu|SR2mux|Dout[4]~7_combout  $ (!\cpu|alu|Add0~7 )))) # (GND)
// \cpu|alu|Add0~9  = CARRY((\cpu|Registers|Mux11~4_combout  & ((\cpu|SR2mux|Dout[4]~7_combout ) # (!\cpu|alu|Add0~7 ))) # (!\cpu|Registers|Mux11~4_combout  & (\cpu|SR2mux|Dout[4]~7_combout  & !\cpu|alu|Add0~7 )))

	.dataa(\cpu|Registers|Mux11~4_combout ),
	.datab(\cpu|SR2mux|Dout[4]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~7 ),
	.combout(\cpu|alu|Add0~8_combout ),
	.cout(\cpu|alu|Add0~9 ));
// synopsys translate_off
defparam \cpu|alu|Add0~8 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneiv_lcell_comb \cpu|alu|Add0~10 (
// Equation(s):
// \cpu|alu|Add0~10_combout  = (\cpu|SR2mux|Dout[5]~8_combout  & ((\cpu|Registers|Mux10~4_combout  & (\cpu|alu|Add0~9  & VCC)) # (!\cpu|Registers|Mux10~4_combout  & (!\cpu|alu|Add0~9 )))) # (!\cpu|SR2mux|Dout[5]~8_combout  & ((\cpu|Registers|Mux10~4_combout  
// & (!\cpu|alu|Add0~9 )) # (!\cpu|Registers|Mux10~4_combout  & ((\cpu|alu|Add0~9 ) # (GND)))))
// \cpu|alu|Add0~11  = CARRY((\cpu|SR2mux|Dout[5]~8_combout  & (!\cpu|Registers|Mux10~4_combout  & !\cpu|alu|Add0~9 )) # (!\cpu|SR2mux|Dout[5]~8_combout  & ((!\cpu|alu|Add0~9 ) # (!\cpu|Registers|Mux10~4_combout ))))

	.dataa(\cpu|SR2mux|Dout[5]~8_combout ),
	.datab(\cpu|Registers|Mux10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~9 ),
	.combout(\cpu|alu|Add0~10_combout ),
	.cout(\cpu|alu|Add0~11 ));
// synopsys translate_off
defparam \cpu|alu|Add0~10 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneiv_lcell_comb \cpu|alu|Add0~12 (
// Equation(s):
// \cpu|alu|Add0~12_combout  = ((\cpu|Registers|Mux9~4_combout  $ (\cpu|SR2mux|Dout[6]~9_combout  $ (!\cpu|alu|Add0~11 )))) # (GND)
// \cpu|alu|Add0~13  = CARRY((\cpu|Registers|Mux9~4_combout  & ((\cpu|SR2mux|Dout[6]~9_combout ) # (!\cpu|alu|Add0~11 ))) # (!\cpu|Registers|Mux9~4_combout  & (\cpu|SR2mux|Dout[6]~9_combout  & !\cpu|alu|Add0~11 )))

	.dataa(\cpu|Registers|Mux9~4_combout ),
	.datab(\cpu|SR2mux|Dout[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~11 ),
	.combout(\cpu|alu|Add0~12_combout ),
	.cout(\cpu|alu|Add0~13 ));
// synopsys translate_off
defparam \cpu|alu|Add0~12 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneiv_lcell_comb \cpu|alu|Add0~14 (
// Equation(s):
// \cpu|alu|Add0~14_combout  = (\cpu|Registers|Mux8~4_combout  & ((\cpu|SR2mux|Dout[7]~10_combout  & (\cpu|alu|Add0~13  & VCC)) # (!\cpu|SR2mux|Dout[7]~10_combout  & (!\cpu|alu|Add0~13 )))) # (!\cpu|Registers|Mux8~4_combout  & 
// ((\cpu|SR2mux|Dout[7]~10_combout  & (!\cpu|alu|Add0~13 )) # (!\cpu|SR2mux|Dout[7]~10_combout  & ((\cpu|alu|Add0~13 ) # (GND)))))
// \cpu|alu|Add0~15  = CARRY((\cpu|Registers|Mux8~4_combout  & (!\cpu|SR2mux|Dout[7]~10_combout  & !\cpu|alu|Add0~13 )) # (!\cpu|Registers|Mux8~4_combout  & ((!\cpu|alu|Add0~13 ) # (!\cpu|SR2mux|Dout[7]~10_combout ))))

	.dataa(\cpu|Registers|Mux8~4_combout ),
	.datab(\cpu|SR2mux|Dout[7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~13 ),
	.combout(\cpu|alu|Add0~14_combout ),
	.cout(\cpu|alu|Add0~15 ));
// synopsys translate_off
defparam \cpu|alu|Add0~14 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneiv_lcell_comb \cpu|ALUgate|Dout[7]~9 (
// Equation(s):
// \cpu|ALUgate|Dout[7]~9_combout  = ((\cpu|alu|Mux8~8_combout ) # ((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~14_combout ))) # (!\cpu|isdu|WideOr26~combout )

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(\cpu|alu|Mux8~8_combout ),
	.datad(\cpu|alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[7]~9 .lut_mask = 16'hFDF5;
defparam \cpu|ALUgate|Dout[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \cpu|MDR|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[7]~51_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[7] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \cpu|IR|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[7]~51_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[7] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneiv_lcell_comb \cpu|Add1~7 (
// Equation(s):
// \cpu|Add1~7_combout  = (\cpu|IR|Dout [7] & ((\cpu|isdu|State.LoadPC4~q ) # ((\cpu|isdu|State.BR~q ) # (\cpu|isdu|State.JSR~q ))))

	.dataa(\cpu|isdu|State.LoadPC4~q ),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|IR|Dout [7]),
	.cin(gnd),
	.combout(\cpu|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~7 .lut_mask = 16'hFE00;
defparam \cpu|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneiv_lcell_comb \cpu|Add1~5 (
// Equation(s):
// \cpu|Add1~5_combout  = (\cpu|IR|Dout [5] & ((\cpu|isdu|State.BR~q ) # ((\cpu|isdu|State.JSR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|IR|Dout [5]),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~5 .lut_mask = 16'hAAA8;
defparam \cpu|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneiv_lcell_comb \cpu|Add1~4 (
// Equation(s):
// \cpu|Add1~4_combout  = (\cpu|IR|Dout [4] & ((\cpu|isdu|State.BR~q ) # ((\cpu|isdu|State.LoadPC4~q ) # (\cpu|isdu|State.JSR~q ))))

	.dataa(\cpu|isdu|State.BR~q ),
	.datab(\cpu|isdu|State.LoadPC4~q ),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|IR|Dout [4]),
	.cin(gnd),
	.combout(\cpu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~4 .lut_mask = 16'hFE00;
defparam \cpu|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneiv_lcell_comb \cpu|PC|Dout[4]~24 (
// Equation(s):
// \cpu|PC|Dout[4]~24_combout  = ((\cpu|Add1~4_combout  $ (\cpu|PC|Dout [4] $ (!\cpu|PC|Dout[3]~23 )))) # (GND)
// \cpu|PC|Dout[4]~25  = CARRY((\cpu|Add1~4_combout  & ((\cpu|PC|Dout [4]) # (!\cpu|PC|Dout[3]~23 ))) # (!\cpu|Add1~4_combout  & (\cpu|PC|Dout [4] & !\cpu|PC|Dout[3]~23 )))

	.dataa(\cpu|Add1~4_combout ),
	.datab(\cpu|PC|Dout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[3]~23 ),
	.combout(\cpu|PC|Dout[4]~24_combout ),
	.cout(\cpu|PC|Dout[4]~25 ));
// synopsys translate_off
defparam \cpu|PC|Dout[4]~24 .lut_mask = 16'h698E;
defparam \cpu|PC|Dout[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneiv_lcell_comb \cpu|PC|Dout[4]~feeder (
// Equation(s):
// \cpu|PC|Dout[4]~feeder_combout  = \cpu|PC|Dout[4]~24_combout 

	.dataa(\cpu|PC|Dout[4]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|PC|Dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[4]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|PC|Dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiv_lcell_comb \cpu|PCmux|Mux11~0 (
// Equation(s):
// \cpu|PCmux|Mux11~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux27~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[4]~39_combout )))

	.dataa(gnd),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(\cpu|Registers|Mux27~4_combout ),
	.datad(\cpu|PCgate|Dout[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux11~0 .lut_mask = 16'hF3C0;
defparam \cpu|PCmux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \cpu|PC|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[4]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux11~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[4] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneiv_lcell_comb \cpu|PC|Dout[5]~26 (
// Equation(s):
// \cpu|PC|Dout[5]~26_combout  = (\cpu|PC|Dout [5] & ((\cpu|Add1~5_combout  & (\cpu|PC|Dout[4]~25  & VCC)) # (!\cpu|Add1~5_combout  & (!\cpu|PC|Dout[4]~25 )))) # (!\cpu|PC|Dout [5] & ((\cpu|Add1~5_combout  & (!\cpu|PC|Dout[4]~25 )) # (!\cpu|Add1~5_combout  & 
// ((\cpu|PC|Dout[4]~25 ) # (GND)))))
// \cpu|PC|Dout[5]~27  = CARRY((\cpu|PC|Dout [5] & (!\cpu|Add1~5_combout  & !\cpu|PC|Dout[4]~25 )) # (!\cpu|PC|Dout [5] & ((!\cpu|PC|Dout[4]~25 ) # (!\cpu|Add1~5_combout ))))

	.dataa(\cpu|PC|Dout [5]),
	.datab(\cpu|Add1~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[4]~25 ),
	.combout(\cpu|PC|Dout[5]~26_combout ),
	.cout(\cpu|PC|Dout[5]~27 ));
// synopsys translate_off
defparam \cpu|PC|Dout[5]~26 .lut_mask = 16'h9617;
defparam \cpu|PC|Dout[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneiv_lcell_comb \cpu|PC|Dout[5]~feeder (
// Equation(s):
// \cpu|PC|Dout[5]~feeder_combout  = \cpu|PC|Dout[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[5]~26_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiv_lcell_comb \cpu|PCmux|Mux10~0 (
// Equation(s):
// \cpu|PCmux|Mux10~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (((\cpu|Registers|Mux26~4_combout )))) # (!\cpu|isdu|WideOr24~0_combout  & (((\cpu|PCgate|Dout[5]~44_combout )) # (!\cpu|PCgate|Dout[0]~24_combout )))

	.dataa(\cpu|PCgate|Dout[0]~24_combout ),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(\cpu|Registers|Mux26~4_combout ),
	.datad(\cpu|PCgate|Dout[5]~44_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux10~0 .lut_mask = 16'hF3D1;
defparam \cpu|PCmux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \cpu|PC|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[5]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux10~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[5] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneiv_lcell_comb \cpu|PC|Dout[6]~28 (
// Equation(s):
// \cpu|PC|Dout[6]~28_combout  = ((\cpu|PC|Dout [6] $ (\cpu|Add1~6_combout  $ (!\cpu|PC|Dout[5]~27 )))) # (GND)
// \cpu|PC|Dout[6]~29  = CARRY((\cpu|PC|Dout [6] & ((\cpu|Add1~6_combout ) # (!\cpu|PC|Dout[5]~27 ))) # (!\cpu|PC|Dout [6] & (\cpu|Add1~6_combout  & !\cpu|PC|Dout[5]~27 )))

	.dataa(\cpu|PC|Dout [6]),
	.datab(\cpu|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[5]~27 ),
	.combout(\cpu|PC|Dout[6]~28_combout ),
	.cout(\cpu|PC|Dout[6]~29 ));
// synopsys translate_off
defparam \cpu|PC|Dout[6]~28 .lut_mask = 16'h698E;
defparam \cpu|PC|Dout[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneiv_lcell_comb \cpu|PC|Dout[7]~30 (
// Equation(s):
// \cpu|PC|Dout[7]~30_combout  = (\cpu|Add1~7_combout  & ((\cpu|PC|Dout [7] & (\cpu|PC|Dout[6]~29  & VCC)) # (!\cpu|PC|Dout [7] & (!\cpu|PC|Dout[6]~29 )))) # (!\cpu|Add1~7_combout  & ((\cpu|PC|Dout [7] & (!\cpu|PC|Dout[6]~29 )) # (!\cpu|PC|Dout [7] & 
// ((\cpu|PC|Dout[6]~29 ) # (GND)))))
// \cpu|PC|Dout[7]~31  = CARRY((\cpu|Add1~7_combout  & (!\cpu|PC|Dout [7] & !\cpu|PC|Dout[6]~29 )) # (!\cpu|Add1~7_combout  & ((!\cpu|PC|Dout[6]~29 ) # (!\cpu|PC|Dout [7]))))

	.dataa(\cpu|Add1~7_combout ),
	.datab(\cpu|PC|Dout [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[6]~29 ),
	.combout(\cpu|PC|Dout[7]~30_combout ),
	.cout(\cpu|PC|Dout[7]~31 ));
// synopsys translate_off
defparam \cpu|PC|Dout[7]~30 .lut_mask = 16'h9617;
defparam \cpu|PC|Dout[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneiv_lcell_comb \cpu|PC|Dout[7]~feeder (
// Equation(s):
// \cpu|PC|Dout[7]~feeder_combout  = \cpu|PC|Dout[7]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[7]~30_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneiv_lcell_comb \cpu|PCmux|Mux8~0 (
// Equation(s):
// \cpu|PCmux|Mux8~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux24~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[7]~51_combout )))

	.dataa(gnd),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(\cpu|Registers|Mux24~4_combout ),
	.datad(\cpu|PCgate|Dout[7]~51_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux8~0 .lut_mask = 16'hF3C0;
defparam \cpu|PCmux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \cpu|PC|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[7]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux8~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[7] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneiv_lcell_comb \cpu|PCgate|Dout[7]~49 (
// Equation(s):
// \cpu|PCgate|Dout[7]~49_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [7] & ((\cpu|MDR|Dout [7]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [7])) # (!\cpu|isdu|WideOr23~combout )))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|isdu|WideOr23~combout ),
	.datac(\cpu|MDR|Dout [7]),
	.datad(\cpu|PC|Dout [7]),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[7]~49 .lut_mask = 16'hF351;
defparam \cpu|PCgate|Dout[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N1
cycloneiv_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N1
cycloneiv_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[7]~7 (
// Equation(s):
// \mem2io|Data_CPU_signal[7]~7_combout  = ((\mem2io|Equal0~4_combout  & ((\S[7]~input_o ))) # (!\mem2io|Equal0~4_combout  & (\Data[7]~input_o ))) # (!\mem2io|always0~0_combout )

	.dataa(\Data[7]~input_o ),
	.datab(\mem2io|always0~0_combout ),
	.datac(\S[7]~input_o ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[7]~7 .lut_mask = 16'hF3BB;
defparam \mem2io|Data_CPU_signal[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneiv_lcell_comb \cpu|Add2~8 (
// Equation(s):
// \cpu|Add2~8_combout  = ((\cpu|IR|Dout [4] $ (\cpu|Registers|Mux27~4_combout  $ (!\cpu|Add2~7 )))) # (GND)
// \cpu|Add2~9  = CARRY((\cpu|IR|Dout [4] & ((\cpu|Registers|Mux27~4_combout ) # (!\cpu|Add2~7 ))) # (!\cpu|IR|Dout [4] & (\cpu|Registers|Mux27~4_combout  & !\cpu|Add2~7 )))

	.dataa(\cpu|IR|Dout [4]),
	.datab(\cpu|Registers|Mux27~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~7 ),
	.combout(\cpu|Add2~8_combout ),
	.cout(\cpu|Add2~9 ));
// synopsys translate_off
defparam \cpu|Add2~8 .lut_mask = 16'h698E;
defparam \cpu|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneiv_lcell_comb \cpu|Add2~10 (
// Equation(s):
// \cpu|Add2~10_combout  = (\cpu|Registers|Mux26~4_combout  & ((\cpu|IR|Dout [5] & (\cpu|Add2~9  & VCC)) # (!\cpu|IR|Dout [5] & (!\cpu|Add2~9 )))) # (!\cpu|Registers|Mux26~4_combout  & ((\cpu|IR|Dout [5] & (!\cpu|Add2~9 )) # (!\cpu|IR|Dout [5] & 
// ((\cpu|Add2~9 ) # (GND)))))
// \cpu|Add2~11  = CARRY((\cpu|Registers|Mux26~4_combout  & (!\cpu|IR|Dout [5] & !\cpu|Add2~9 )) # (!\cpu|Registers|Mux26~4_combout  & ((!\cpu|Add2~9 ) # (!\cpu|IR|Dout [5]))))

	.dataa(\cpu|Registers|Mux26~4_combout ),
	.datab(\cpu|IR|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~9 ),
	.combout(\cpu|Add2~10_combout ),
	.cout(\cpu|Add2~11 ));
// synopsys translate_off
defparam \cpu|Add2~10 .lut_mask = 16'h9617;
defparam \cpu|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneiv_lcell_comb \cpu|Add2~12 (
// Equation(s):
// \cpu|Add2~12_combout  = ((\cpu|Registers|Mux25~4_combout  $ (\cpu|IR|Dout [5] $ (!\cpu|Add2~11 )))) # (GND)
// \cpu|Add2~13  = CARRY((\cpu|Registers|Mux25~4_combout  & ((\cpu|IR|Dout [5]) # (!\cpu|Add2~11 ))) # (!\cpu|Registers|Mux25~4_combout  & (\cpu|IR|Dout [5] & !\cpu|Add2~11 )))

	.dataa(\cpu|Registers|Mux25~4_combout ),
	.datab(\cpu|IR|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~11 ),
	.combout(\cpu|Add2~12_combout ),
	.cout(\cpu|Add2~13 ));
// synopsys translate_off
defparam \cpu|Add2~12 .lut_mask = 16'h698E;
defparam \cpu|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneiv_lcell_comb \cpu|Add2~14 (
// Equation(s):
// \cpu|Add2~14_combout  = (\cpu|Registers|Mux24~4_combout  & ((\cpu|IR|Dout [5] & (\cpu|Add2~13  & VCC)) # (!\cpu|IR|Dout [5] & (!\cpu|Add2~13 )))) # (!\cpu|Registers|Mux24~4_combout  & ((\cpu|IR|Dout [5] & (!\cpu|Add2~13 )) # (!\cpu|IR|Dout [5] & 
// ((\cpu|Add2~13 ) # (GND)))))
// \cpu|Add2~15  = CARRY((\cpu|Registers|Mux24~4_combout  & (!\cpu|IR|Dout [5] & !\cpu|Add2~13 )) # (!\cpu|Registers|Mux24~4_combout  & ((!\cpu|Add2~13 ) # (!\cpu|IR|Dout [5]))))

	.dataa(\cpu|Registers|Mux24~4_combout ),
	.datab(\cpu|IR|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~13 ),
	.combout(\cpu|Add2~14_combout ),
	.cout(\cpu|Add2~15 ));
// synopsys translate_off
defparam \cpu|Add2~14 .lut_mask = 16'h9617;
defparam \cpu|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneiv_lcell_comb \cpu|PCgate|Dout[7]~50 (
// Equation(s):
// \cpu|PCgate|Dout[7]~50_combout  = (\cpu|PCgate|Dout[7]~49_combout  & (\mem2io|Data_CPU_signal[7]~7_combout  & ((\cpu|Add2~14_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\cpu|PCgate|Dout[7]~49_combout ),
	.datab(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datac(\mem2io|Data_CPU_signal[7]~7_combout ),
	.datad(\cpu|Add2~14_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[7]~50 .lut_mask = 16'hA020;
defparam \cpu|PCgate|Dout[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneiv_lcell_comb \cpu|PCgate|Dout[7]~51 (
// Equation(s):
// \cpu|PCgate|Dout[7]~51_combout  = ((\cpu|PCgate|Dout[7]~50_combout  & ((\cpu|ALUgate|Dout[7]~8_combout ) # (\cpu|ALUgate|Dout[7]~9_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|ALUgate|Dout[7]~8_combout ),
	.datab(\cpu|PCgate|Dout[0]~24_combout ),
	.datac(\cpu|ALUgate|Dout[7]~9_combout ),
	.datad(\cpu|PCgate|Dout[7]~50_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[7]~51 .lut_mask = 16'hFB33;
defparam \cpu|PCgate|Dout[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneiv_lcell_comb \cpu|nzpreg|Equal0~1 (
// Equation(s):
// \cpu|nzpreg|Equal0~1_combout  = (!\cpu|PCgate|Dout[7]~51_combout  & (!\cpu|PCgate|Dout[5]~45_combout  & (!\cpu|PCgate|Dout[6]~48_combout  & !\cpu|PCgate|Dout[4]~39_combout )))

	.dataa(\cpu|PCgate|Dout[7]~51_combout ),
	.datab(\cpu|PCgate|Dout[5]~45_combout ),
	.datac(\cpu|PCgate|Dout[6]~48_combout ),
	.datad(\cpu|PCgate|Dout[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu|nzpreg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nzpreg|Equal0~1 .lut_mask = 16'h0001;
defparam \cpu|nzpreg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneiv_lcell_comb \cpu|nzpreg|Equal0~2 (
// Equation(s):
// \cpu|nzpreg|Equal0~2_combout  = (!\cpu|PCgate|Dout[9]~57_combout  & (\cpu|nzpreg|Equal0~0_combout  & (\cpu|nzpreg|Equal0~1_combout  & !\cpu|PCgate|Dout[8]~54_combout )))

	.dataa(\cpu|PCgate|Dout[9]~57_combout ),
	.datab(\cpu|nzpreg|Equal0~0_combout ),
	.datac(\cpu|nzpreg|Equal0~1_combout ),
	.datad(\cpu|PCgate|Dout[8]~54_combout ),
	.cin(gnd),
	.combout(\cpu|nzpreg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nzpreg|Equal0~2 .lut_mask = 16'h0040;
defparam \cpu|nzpreg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneiv_lcell_comb \cpu|nzpreg|Equal0~3 (
// Equation(s):
// \cpu|nzpreg|Equal0~3_combout  = (!\cpu|PCgate|Dout[11]~63_combout  & (!\cpu|PCgate|Dout[12]~66_combout  & (!\cpu|PCgate|Dout[10]~60_combout  & \cpu|nzpreg|Equal0~2_combout )))

	.dataa(\cpu|PCgate|Dout[11]~63_combout ),
	.datab(\cpu|PCgate|Dout[12]~66_combout ),
	.datac(\cpu|PCgate|Dout[10]~60_combout ),
	.datad(\cpu|nzpreg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu|nzpreg|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nzpreg|Equal0~3 .lut_mask = 16'h0100;
defparam \cpu|nzpreg|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneiv_lcell_comb \cpu|nzpreg|Equal0~4 (
// Equation(s):
// \cpu|nzpreg|Equal0~4_combout  = (!\cpu|PCgate|Dout[15]~76_combout  & (!\cpu|PCgate|Dout[14]~72_combout  & (!\cpu|PCgate|Dout[13]~69_combout  & \cpu|nzpreg|Equal0~3_combout )))

	.dataa(\cpu|PCgate|Dout[15]~76_combout ),
	.datab(\cpu|PCgate|Dout[14]~72_combout ),
	.datac(\cpu|PCgate|Dout[13]~69_combout ),
	.datad(\cpu|nzpreg|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu|nzpreg|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nzpreg|Equal0~4 .lut_mask = 16'h0100;
defparam \cpu|nzpreg|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N5
dffeas \cpu|nzpreg|NZP[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|nzpreg|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|nzpreg|NZP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|nzpreg|NZP[1] .is_wysiwyg = "true";
defparam \cpu|nzpreg|NZP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneiv_lcell_comb \cpu|nzpreg|NZPin[0]~2 (
// Equation(s):
// \cpu|nzpreg|NZPin[0]~2_combout  = (!\cpu|PCgate|Dout[15]~76_combout  & ((\cpu|PCgate|Dout[14]~72_combout ) # ((\cpu|PCgate|Dout[13]~69_combout ) # (!\cpu|nzpreg|Equal0~3_combout ))))

	.dataa(\cpu|PCgate|Dout[15]~76_combout ),
	.datab(\cpu|PCgate|Dout[14]~72_combout ),
	.datac(\cpu|PCgate|Dout[13]~69_combout ),
	.datad(\cpu|nzpreg|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu|nzpreg|NZPin[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nzpreg|NZPin[0]~2 .lut_mask = 16'h5455;
defparam \cpu|nzpreg|NZPin[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N15
dffeas \cpu|nzpreg|NZP[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|nzpreg|NZPin[0]~2_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr27~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|nzpreg|NZP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|nzpreg|NZP[0] .is_wysiwyg = "true";
defparam \cpu|nzpreg|NZP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneiv_lcell_comb \cpu|isdu|WideOr0~0 (
// Equation(s):
// \cpu|isdu|WideOr0~0_combout  = (\cpu|IR|Dout [9] & ((\cpu|nzpreg|NZP [0]) # ((\cpu|IR|Dout [10] & \cpu|nzpreg|NZP [1])))) # (!\cpu|IR|Dout [9] & (\cpu|IR|Dout [10] & (\cpu|nzpreg|NZP [1])))

	.dataa(\cpu|IR|Dout [9]),
	.datab(\cpu|IR|Dout [10]),
	.datac(\cpu|nzpreg|NZP [1]),
	.datad(\cpu|nzpreg|NZP [0]),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr0~0 .lut_mask = 16'hEAC0;
defparam \cpu|isdu|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneiv_lcell_comb \cpu|isdu|WideOr0 (
// Equation(s):
// \cpu|isdu|WideOr0~combout  = (\cpu|isdu|WideOr0~0_combout ) # ((\cpu|nzpreg|NZP [2] & \cpu|IR|Dout [11]))

	.dataa(\cpu|nzpreg|NZP [2]),
	.datab(gnd),
	.datac(\cpu|IR|Dout [11]),
	.datad(\cpu|isdu|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr0 .lut_mask = 16'hFFA0;
defparam \cpu|isdu|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneiv_lcell_comb \cpu|isdu|Decoder0~7 (
// Equation(s):
// \cpu|isdu|Decoder0~7_combout  = (!\cpu|IR|Dout [13] & (!\cpu|IR|Dout [12] & (!\cpu|IR|Dout [15] & !\cpu|IR|Dout [14])))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [12]),
	.datac(\cpu|IR|Dout [15]),
	.datad(\cpu|IR|Dout [14]),
	.cin(gnd),
	.combout(\cpu|isdu|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Decoder0~7 .lut_mask = 16'h0001;
defparam \cpu|isdu|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneiv_lcell_comb \cpu|isdu|Selector11~0 (
// Equation(s):
// \cpu|isdu|Selector11~0_combout  = (\cpu|isdu|WideOr0~combout  & (\cpu|isdu|State.Decode~q  & \cpu|isdu|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\cpu|isdu|WideOr0~combout ),
	.datac(\cpu|isdu|State.Decode~q ),
	.datad(\cpu|isdu|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector11~0 .lut_mask = 16'hC000;
defparam \cpu|isdu|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneiv_lcell_comb \cpu|isdu|State.BR~feeder (
// Equation(s):
// \cpu|isdu|State.BR~feeder_combout  = \cpu|isdu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|isdu|Selector11~0_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|State.BR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|State.BR~feeder .lut_mask = 16'hFF00;
defparam \cpu|isdu|State.BR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N9
dffeas \cpu|isdu|State.BR (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|State.BR~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.BR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.BR .is_wysiwyg = "true";
defparam \cpu|isdu|State.BR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneiv_lcell_comb \cpu|Add1~6 (
// Equation(s):
// \cpu|Add1~6_combout  = (\cpu|IR|Dout [6] & ((\cpu|isdu|State.BR~q ) # ((\cpu|isdu|State.JSR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|isdu|State.BR~q ),
	.datab(\cpu|IR|Dout [6]),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~6 .lut_mask = 16'hCCC8;
defparam \cpu|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiv_lcell_comb \cpu|PC|Dout[6]~feeder (
// Equation(s):
// \cpu|PC|Dout[6]~feeder_combout  = \cpu|PC|Dout[6]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[6]~28_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneiv_lcell_comb \cpu|PCmux|Mux9~0 (
// Equation(s):
// \cpu|PCmux|Mux9~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux25~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[6]~48_combout )))

	.dataa(gnd),
	.datab(\cpu|Registers|Mux25~4_combout ),
	.datac(\cpu|isdu|WideOr24~0_combout ),
	.datad(\cpu|PCgate|Dout[6]~48_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux9~0 .lut_mask = 16'hCFC0;
defparam \cpu|PCmux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \cpu|PC|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[6]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux9~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[6] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneiv_lcell_comb \cpu|PCgate|Dout[6]~46 (
// Equation(s):
// \cpu|PCgate|Dout[6]~46_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [6] & ((\cpu|MDR|Dout [6]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [6])) # (!\cpu|isdu|WideOr23~combout )))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|isdu|WideOr23~combout ),
	.datac(\cpu|MDR|Dout [6]),
	.datad(\cpu|PC|Dout [6]),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[6]~46 .lut_mask = 16'hF351;
defparam \cpu|PCgate|Dout[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneiv_lcell_comb \cpu|PCgate|Dout[6]~47 (
// Equation(s):
// \cpu|PCgate|Dout[6]~47_combout  = (\mem2io|Data_CPU_signal[6]~6_combout  & (\cpu|PCgate|Dout[6]~46_combout  & ((\cpu|Add2~12_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\mem2io|Data_CPU_signal[6]~6_combout ),
	.datab(\cpu|PCgate|Dout[6]~46_combout ),
	.datac(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datad(\cpu|Add2~12_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[6]~47 .lut_mask = 16'h8808;
defparam \cpu|PCgate|Dout[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneiv_lcell_comb \cpu|alu|Mux9~8 (
// Equation(s):
// \cpu|alu|Mux9~8_combout  = (\cpu|isdu|State.NOT~q  & (!\cpu|isdu|State.STR2~q  & (!\cpu|isdu|State.AND~q  & !\cpu|Registers|Mux9~4_combout )))

	.dataa(\cpu|isdu|State.NOT~q ),
	.datab(\cpu|isdu|State.STR2~q ),
	.datac(\cpu|isdu|State.AND~q ),
	.datad(\cpu|Registers|Mux9~4_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux9~8 .lut_mask = 16'h0002;
defparam \cpu|alu|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneiv_lcell_comb \cpu|ALUgate|Dout[6]~7 (
// Equation(s):
// \cpu|ALUgate|Dout[6]~7_combout  = (\cpu|alu|Mux9~8_combout ) # (((\cpu|alu|Add0~12_combout  & \cpu|alu|Mux15~0_combout )) # (!\cpu|isdu|WideOr26~combout ))

	.dataa(\cpu|alu|Mux9~8_combout ),
	.datab(\cpu|isdu|WideOr26~combout ),
	.datac(\cpu|alu|Add0~12_combout ),
	.datad(\cpu|alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[6]~7 .lut_mask = 16'hFBBB;
defparam \cpu|ALUgate|Dout[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneiv_lcell_comb \cpu|PCgate|Dout[6]~48 (
// Equation(s):
// \cpu|PCgate|Dout[6]~48_combout  = ((\cpu|PCgate|Dout[6]~47_combout  & ((\cpu|ALUgate|Dout[6]~6_combout ) # (\cpu|ALUgate|Dout[6]~7_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|PCgate|Dout[0]~24_combout ),
	.datab(\cpu|ALUgate|Dout[6]~6_combout ),
	.datac(\cpu|PCgate|Dout[6]~47_combout ),
	.datad(\cpu|ALUgate|Dout[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[6]~48 .lut_mask = 16'hF5D5;
defparam \cpu|PCgate|Dout[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \cpu|IR|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[6] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneiv_lcell_comb \cpu|regAddrMux|Selector8~1 (
// Equation(s):
// \cpu|regAddrMux|Selector8~1_combout  = (\cpu|regAddrMux|Selector8~0_combout  & ((\cpu|regAddrMux|Selector6~0_combout  & ((\cpu|IR|Dout [9]))) # (!\cpu|regAddrMux|Selector6~0_combout  & (\cpu|IR|Dout [6]))))

	.dataa(\cpu|regAddrMux|Selector8~0_combout ),
	.datab(\cpu|IR|Dout [6]),
	.datac(\cpu|IR|Dout [9]),
	.datad(\cpu|regAddrMux|Selector6~0_combout ),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector8~1 .lut_mask = 16'hA088;
defparam \cpu|regAddrMux|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneiv_lcell_comb \cpu|Registers|Mux5~2 (
// Equation(s):
// \cpu|Registers|Mux5~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|Registers|R1|Dout [10]) # (\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R0|Dout [10] & 
// ((!\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R0|Dout [10]),
	.datac(\cpu|Registers|R1|Dout [10]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux5~2 .lut_mask = 16'hAAE4;
defparam \cpu|Registers|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneiv_lcell_comb \cpu|Registers|Mux5~3 (
// Equation(s):
// \cpu|Registers|Mux5~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux5~2_combout  & (\cpu|Registers|R3|Dout [10])) # (!\cpu|Registers|Mux5~2_combout  & ((\cpu|Registers|R2|Dout [10]))))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux5~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector7~0_combout ),
	.datab(\cpu|Registers|R3|Dout [10]),
	.datac(\cpu|Registers|Mux5~2_combout ),
	.datad(\cpu|Registers|R2|Dout [10]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux5~3 .lut_mask = 16'hDAD0;
defparam \cpu|Registers|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneiv_lcell_comb \cpu|Registers|Mux5~0 (
// Equation(s):
// \cpu|Registers|Mux5~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [10]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [10]))))

	.dataa(\cpu|Registers|R4|Dout [10]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R6|Dout [10]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux5~0 .lut_mask = 16'hFC22;
defparam \cpu|Registers|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneiv_lcell_comb \cpu|Registers|Mux5~1 (
// Equation(s):
// \cpu|Registers|Mux5~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux5~0_combout  & (\cpu|Registers|R7|Dout [10])) # (!\cpu|Registers|Mux5~0_combout  & ((\cpu|Registers|R5|Dout [10]))))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux5~0_combout ))))

	.dataa(\cpu|Registers|R7|Dout [10]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R5|Dout [10]),
	.datad(\cpu|Registers|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux5~1 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneiv_lcell_comb \cpu|Registers|Mux5~4 (
// Equation(s):
// \cpu|Registers|Mux5~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux5~1_combout ))) # (!\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux5~3_combout ))

	.dataa(\cpu|regAddrMux|Selector6~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux5~3_combout ),
	.datad(\cpu|Registers|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux5~4 .lut_mask = 16'hFA50;
defparam \cpu|Registers|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneiv_lcell_comb \cpu|ALUgate|Dout[10]~14 (
// Equation(s):
// \cpu|ALUgate|Dout[10]~14_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux5~4_combout  & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[10]~13_combout ))))

	.dataa(\cpu|isdu|ALUK [1]),
	.datab(\cpu|isdu|ALUK [0]),
	.datac(\cpu|SR2mux|Dout[10]~13_combout ),
	.datad(\cpu|Registers|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[10]~14 .lut_mask = 16'hC800;
defparam \cpu|ALUgate|Dout[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N1
cycloneiv_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[10]~10 (
// Equation(s):
// \mem2io|Data_CPU_signal[10]~10_combout  = ((\mem2io|Equal0~4_combout  & (\S[10]~input_o )) # (!\mem2io|Equal0~4_combout  & ((\Data[10]~input_o )))) # (!\mem2io|always0~0_combout )

	.dataa(\S[10]~input_o ),
	.datab(\mem2io|always0~0_combout ),
	.datac(\Data[10]~input_o ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[10]~10 .lut_mask = 16'hBBF3;
defparam \mem2io|Data_CPU_signal[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \cpu|IR|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[8]~54_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[8] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneiv_lcell_comb \cpu|Add1~13 (
// Equation(s):
// \cpu|Add1~13_combout  = (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|isdu|State.JSR~q  & (\cpu|IR|Dout [10])) # (!\cpu|isdu|State.JSR~q  & ((\cpu|IR|Dout [8])))))

	.dataa(\cpu|isdu|State.JSR~q ),
	.datab(\cpu|IR|Dout [10]),
	.datac(\cpu|isdu|WideOr24~0_combout ),
	.datad(\cpu|IR|Dout [8]),
	.cin(gnd),
	.combout(\cpu|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~13 .lut_mask = 16'h0D08;
defparam \cpu|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneiv_lcell_comb \cpu|Add1~14 (
// Equation(s):
// \cpu|Add1~14_combout  = (\cpu|Add1~13_combout ) # ((\cpu|PC|Dout [10] & \cpu|isdu|WideOr24~0_combout ))

	.dataa(gnd),
	.datab(\cpu|PC|Dout [10]),
	.datac(\cpu|isdu|WideOr24~0_combout ),
	.datad(\cpu|Add1~13_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~14 .lut_mask = 16'hFFC0;
defparam \cpu|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneiv_lcell_comb \cpu|Add1~12 (
// Equation(s):
// \cpu|Add1~12_combout  = (\cpu|PC|Dout [10] & ((\cpu|isdu|State.LoadPC4~q ) # ((\cpu|isdu|State.JSR~q ) # (\cpu|isdu|State.BR~q ))))

	.dataa(\cpu|PC|Dout [10]),
	.datab(\cpu|isdu|State.LoadPC4~q ),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|isdu|State.BR~q ),
	.cin(gnd),
	.combout(\cpu|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~12 .lut_mask = 16'hAAA8;
defparam \cpu|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneiv_lcell_comb \cpu|Add1~10 (
// Equation(s):
// \cpu|Add1~10_combout  = (\cpu|isdu|State.JSR~q  & (\cpu|IR|Dout [9])) # (!\cpu|isdu|State.JSR~q  & ((\cpu|IR|Dout [8])))

	.dataa(\cpu|IR|Dout [9]),
	.datab(\cpu|isdu|State.JSR~q ),
	.datac(gnd),
	.datad(\cpu|IR|Dout [8]),
	.cin(gnd),
	.combout(\cpu|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~10 .lut_mask = 16'hBB88;
defparam \cpu|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneiv_lcell_comb \cpu|Add1~11 (
// Equation(s):
// \cpu|Add1~11_combout  = (\cpu|isdu|WideOr24~0_combout  & ((\cpu|PC|Dout [9]))) # (!\cpu|isdu|WideOr24~0_combout  & (\cpu|Add1~10_combout ))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(gnd),
	.datac(\cpu|Add1~10_combout ),
	.datad(\cpu|PC|Dout [9]),
	.cin(gnd),
	.combout(\cpu|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~11 .lut_mask = 16'hFA50;
defparam \cpu|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneiv_lcell_comb \cpu|Add1~8 (
// Equation(s):
// \cpu|Add1~8_combout  = (\cpu|IR|Dout [8] & ((\cpu|isdu|State.LoadPC4~q ) # ((\cpu|isdu|State.BR~q ) # (\cpu|isdu|State.JSR~q ))))

	.dataa(\cpu|isdu|State.LoadPC4~q ),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|IR|Dout [8]),
	.datad(\cpu|isdu|State.JSR~q ),
	.cin(gnd),
	.combout(\cpu|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~8 .lut_mask = 16'hF0E0;
defparam \cpu|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneiv_lcell_comb \cpu|PC|Dout[8]~32 (
// Equation(s):
// \cpu|PC|Dout[8]~32_combout  = ((\cpu|Add1~8_combout  $ (\cpu|PC|Dout [8] $ (!\cpu|PC|Dout[7]~31 )))) # (GND)
// \cpu|PC|Dout[8]~33  = CARRY((\cpu|Add1~8_combout  & ((\cpu|PC|Dout [8]) # (!\cpu|PC|Dout[7]~31 ))) # (!\cpu|Add1~8_combout  & (\cpu|PC|Dout [8] & !\cpu|PC|Dout[7]~31 )))

	.dataa(\cpu|Add1~8_combout ),
	.datab(\cpu|PC|Dout [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[7]~31 ),
	.combout(\cpu|PC|Dout[8]~32_combout ),
	.cout(\cpu|PC|Dout[8]~33 ));
// synopsys translate_off
defparam \cpu|PC|Dout[8]~32 .lut_mask = 16'h698E;
defparam \cpu|PC|Dout[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneiv_lcell_comb \cpu|PC|Dout[8]~feeder (
// Equation(s):
// \cpu|PC|Dout[8]~feeder_combout  = \cpu|PC|Dout[8]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[8]~32_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneiv_lcell_comb \cpu|PCmux|Mux7~0 (
// Equation(s):
// \cpu|PCmux|Mux7~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux23~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[8]~54_combout )))

	.dataa(gnd),
	.datab(\cpu|Registers|Mux23~4_combout ),
	.datac(\cpu|isdu|WideOr24~0_combout ),
	.datad(\cpu|PCgate|Dout[8]~54_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux7~0 .lut_mask = 16'hCFC0;
defparam \cpu|PCmux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \cpu|PC|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[8]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux7~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[8] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneiv_lcell_comb \cpu|PC|Dout[9]~34 (
// Equation(s):
// \cpu|PC|Dout[9]~34_combout  = (\cpu|Add1~9_combout  & ((\cpu|Add1~11_combout  & (\cpu|PC|Dout[8]~33  & VCC)) # (!\cpu|Add1~11_combout  & (!\cpu|PC|Dout[8]~33 )))) # (!\cpu|Add1~9_combout  & ((\cpu|Add1~11_combout  & (!\cpu|PC|Dout[8]~33 )) # 
// (!\cpu|Add1~11_combout  & ((\cpu|PC|Dout[8]~33 ) # (GND)))))
// \cpu|PC|Dout[9]~35  = CARRY((\cpu|Add1~9_combout  & (!\cpu|Add1~11_combout  & !\cpu|PC|Dout[8]~33 )) # (!\cpu|Add1~9_combout  & ((!\cpu|PC|Dout[8]~33 ) # (!\cpu|Add1~11_combout ))))

	.dataa(\cpu|Add1~9_combout ),
	.datab(\cpu|Add1~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[8]~33 ),
	.combout(\cpu|PC|Dout[9]~34_combout ),
	.cout(\cpu|PC|Dout[9]~35 ));
// synopsys translate_off
defparam \cpu|PC|Dout[9]~34 .lut_mask = 16'h9617;
defparam \cpu|PC|Dout[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneiv_lcell_comb \cpu|PC|Dout[9]~feeder (
// Equation(s):
// \cpu|PC|Dout[9]~feeder_combout  = \cpu|PC|Dout[9]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[9]~34_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneiv_lcell_comb \cpu|PCmux|Mux6~0 (
// Equation(s):
// \cpu|PCmux|Mux6~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux22~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[9]~57_combout )))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(\cpu|Registers|Mux22~4_combout ),
	.datac(\cpu|PCgate|Dout[9]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux6~0 .lut_mask = 16'hD8D8;
defparam \cpu|PCmux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \cpu|PC|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[9]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux6~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[9] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneiv_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_combout  = (\cpu|PC|Dout [9] & ((\cpu|isdu|State.JSR~q ) # ((\cpu|isdu|State.BR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|isdu|State.JSR~q ),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|PC|Dout [9]),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~9 .lut_mask = 16'hF0E0;
defparam \cpu|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneiv_lcell_comb \cpu|PC|Dout[10]~36 (
// Equation(s):
// \cpu|PC|Dout[10]~36_combout  = ((\cpu|Add1~14_combout  $ (\cpu|Add1~12_combout  $ (!\cpu|PC|Dout[9]~35 )))) # (GND)
// \cpu|PC|Dout[10]~37  = CARRY((\cpu|Add1~14_combout  & ((\cpu|Add1~12_combout ) # (!\cpu|PC|Dout[9]~35 ))) # (!\cpu|Add1~14_combout  & (\cpu|Add1~12_combout  & !\cpu|PC|Dout[9]~35 )))

	.dataa(\cpu|Add1~14_combout ),
	.datab(\cpu|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[9]~35 ),
	.combout(\cpu|PC|Dout[10]~36_combout ),
	.cout(\cpu|PC|Dout[10]~37 ));
// synopsys translate_off
defparam \cpu|PC|Dout[10]~36 .lut_mask = 16'h698E;
defparam \cpu|PC|Dout[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneiv_lcell_comb \cpu|PC|Dout[10]~feeder (
// Equation(s):
// \cpu|PC|Dout[10]~feeder_combout  = \cpu|PC|Dout[10]~36_combout 

	.dataa(\cpu|PC|Dout[10]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|PC|Dout[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[10]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|PC|Dout[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneiv_lcell_comb \cpu|PCmux|Mux5~0 (
// Equation(s):
// \cpu|PCmux|Mux5~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux21~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[10]~60_combout )))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux21~4_combout ),
	.datad(\cpu|PCgate|Dout[10]~60_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux5~0 .lut_mask = 16'hF5A0;
defparam \cpu|PCmux|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \cpu|PC|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[10]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux5~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[10] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \cpu|MDR|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[10] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneiv_lcell_comb \cpu|PCgate|Dout[10]~58 (
// Equation(s):
// \cpu|PCgate|Dout[10]~58_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [10] & ((\cpu|MDR|Dout [10]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [10]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [10]),
	.datac(\cpu|MDR|Dout [10]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[10]~58 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneiv_lcell_comb \cpu|Add2~16 (
// Equation(s):
// \cpu|Add2~16_combout  = ((\cpu|IR|Dout [5] $ (\cpu|Registers|Mux23~4_combout  $ (!\cpu|Add2~15 )))) # (GND)
// \cpu|Add2~17  = CARRY((\cpu|IR|Dout [5] & ((\cpu|Registers|Mux23~4_combout ) # (!\cpu|Add2~15 ))) # (!\cpu|IR|Dout [5] & (\cpu|Registers|Mux23~4_combout  & !\cpu|Add2~15 )))

	.dataa(\cpu|IR|Dout [5]),
	.datab(\cpu|Registers|Mux23~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~15 ),
	.combout(\cpu|Add2~16_combout ),
	.cout(\cpu|Add2~17 ));
// synopsys translate_off
defparam \cpu|Add2~16 .lut_mask = 16'h698E;
defparam \cpu|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneiv_lcell_comb \cpu|Add2~18 (
// Equation(s):
// \cpu|Add2~18_combout  = (\cpu|Registers|Mux22~4_combout  & ((\cpu|IR|Dout [5] & (\cpu|Add2~17  & VCC)) # (!\cpu|IR|Dout [5] & (!\cpu|Add2~17 )))) # (!\cpu|Registers|Mux22~4_combout  & ((\cpu|IR|Dout [5] & (!\cpu|Add2~17 )) # (!\cpu|IR|Dout [5] & 
// ((\cpu|Add2~17 ) # (GND)))))
// \cpu|Add2~19  = CARRY((\cpu|Registers|Mux22~4_combout  & (!\cpu|IR|Dout [5] & !\cpu|Add2~17 )) # (!\cpu|Registers|Mux22~4_combout  & ((!\cpu|Add2~17 ) # (!\cpu|IR|Dout [5]))))

	.dataa(\cpu|Registers|Mux22~4_combout ),
	.datab(\cpu|IR|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~17 ),
	.combout(\cpu|Add2~18_combout ),
	.cout(\cpu|Add2~19 ));
// synopsys translate_off
defparam \cpu|Add2~18 .lut_mask = 16'h9617;
defparam \cpu|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneiv_lcell_comb \cpu|Add2~20 (
// Equation(s):
// \cpu|Add2~20_combout  = ((\cpu|Registers|Mux21~4_combout  $ (\cpu|IR|Dout [5] $ (!\cpu|Add2~19 )))) # (GND)
// \cpu|Add2~21  = CARRY((\cpu|Registers|Mux21~4_combout  & ((\cpu|IR|Dout [5]) # (!\cpu|Add2~19 ))) # (!\cpu|Registers|Mux21~4_combout  & (\cpu|IR|Dout [5] & !\cpu|Add2~19 )))

	.dataa(\cpu|Registers|Mux21~4_combout ),
	.datab(\cpu|IR|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~19 ),
	.combout(\cpu|Add2~20_combout ),
	.cout(\cpu|Add2~21 ));
// synopsys translate_off
defparam \cpu|Add2~20 .lut_mask = 16'h698E;
defparam \cpu|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneiv_lcell_comb \cpu|PCgate|Dout[10]~59 (
// Equation(s):
// \cpu|PCgate|Dout[10]~59_combout  = (\mem2io|Data_CPU_signal[10]~10_combout  & (\cpu|PCgate|Dout[10]~58_combout  & ((\cpu|Add2~20_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datab(\mem2io|Data_CPU_signal[10]~10_combout ),
	.datac(\cpu|PCgate|Dout[10]~58_combout ),
	.datad(\cpu|Add2~20_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[10]~59 .lut_mask = 16'hC040;
defparam \cpu|PCgate|Dout[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneiv_lcell_comb \cpu|alu|Mux5~8 (
// Equation(s):
// \cpu|alu|Mux5~8_combout  = (!\cpu|isdu|State.AND~q  & (!\cpu|isdu|State.STR2~q  & (\cpu|isdu|State.NOT~q  & !\cpu|Registers|Mux5~4_combout )))

	.dataa(\cpu|isdu|State.AND~q ),
	.datab(\cpu|isdu|State.STR2~q ),
	.datac(\cpu|isdu|State.NOT~q ),
	.datad(\cpu|Registers|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux5~8 .lut_mask = 16'h0010;
defparam \cpu|alu|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \cpu|Registers|R7|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[9] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \cpu|Registers|R5|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[9] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \cpu|Registers|R4|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[9] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \cpu|Registers|R6|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[9] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneiv_lcell_comb \cpu|Registers|Mux6~0 (
// Equation(s):
// \cpu|Registers|Mux6~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [9]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [9]))))

	.dataa(\cpu|Registers|R4|Dout [9]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R6|Dout [9]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux6~0 .lut_mask = 16'hFC22;
defparam \cpu|Registers|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneiv_lcell_comb \cpu|Registers|Mux6~1 (
// Equation(s):
// \cpu|Registers|Mux6~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux6~0_combout  & (\cpu|Registers|R7|Dout [9])) # (!\cpu|Registers|Mux6~0_combout  & ((\cpu|Registers|R5|Dout [9]))))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux6~0_combout ))))

	.dataa(\cpu|Registers|R7|Dout [9]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R5|Dout [9]),
	.datad(\cpu|Registers|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux6~1 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \cpu|Registers|R2|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[9] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N11
dffeas \cpu|Registers|R0|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[9] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N15
dffeas \cpu|Registers|R1|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[9] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneiv_lcell_comb \cpu|Registers|Mux6~2 (
// Equation(s):
// \cpu|Registers|Mux6~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|Registers|R1|Dout [9]) # (\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R0|Dout [9] & 
// ((!\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R0|Dout [9]),
	.datac(\cpu|Registers|R1|Dout [9]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux6~2 .lut_mask = 16'hAAE4;
defparam \cpu|Registers|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N15
dffeas \cpu|Registers|R3|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[9] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneiv_lcell_comb \cpu|Registers|Mux6~3 (
// Equation(s):
// \cpu|Registers|Mux6~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux6~2_combout  & ((\cpu|Registers|R3|Dout [9]))) # (!\cpu|Registers|Mux6~2_combout  & (\cpu|Registers|R2|Dout [9])))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux6~2_combout ))))

	.dataa(\cpu|Registers|R2|Dout [9]),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|Mux6~2_combout ),
	.datad(\cpu|Registers|R3|Dout [9]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux6~3 .lut_mask = 16'hF838;
defparam \cpu|Registers|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneiv_lcell_comb \cpu|Registers|Mux6~4 (
// Equation(s):
// \cpu|Registers|Mux6~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux6~1_combout )) # (!\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux6~3_combout )))

	.dataa(\cpu|regAddrMux|Selector6~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux6~1_combout ),
	.datad(\cpu|Registers|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux6~4 .lut_mask = 16'hF5A0;
defparam \cpu|Registers|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \cpu|Registers|R7|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[8]~54_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[8] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneiv_lcell_comb \cpu|Registers|R4|Dout[8]~feeder (
// Equation(s):
// \cpu|Registers|R4|Dout[8]~feeder_combout  = \cpu|PCgate|Dout[8]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[8]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R4|Dout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[8]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R4|Dout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \cpu|Registers|R4|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R4|Dout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[8] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \cpu|Registers|R6|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[8]~54_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[8] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneiv_lcell_comb \cpu|Registers|Mux7~0 (
// Equation(s):
// \cpu|Registers|Mux7~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [8]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [8]))))

	.dataa(\cpu|Registers|R4|Dout [8]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R6|Dout [8]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux7~0 .lut_mask = 16'hFC22;
defparam \cpu|Registers|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneiv_lcell_comb \cpu|Registers|Mux7~1 (
// Equation(s):
// \cpu|Registers|Mux7~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux7~0_combout  & (\cpu|Registers|R7|Dout [8])) # (!\cpu|Registers|Mux7~0_combout  & ((\cpu|Registers|R5|Dout [8]))))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux7~0_combout ))))

	.dataa(\cpu|Registers|R7|Dout [8]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R5|Dout [8]),
	.datad(\cpu|Registers|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux7~1 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \cpu|Registers|R2|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[8]~54_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[8] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneiv_lcell_comb \cpu|Registers|R3|Dout[8]~feeder (
// Equation(s):
// \cpu|Registers|R3|Dout[8]~feeder_combout  = \cpu|PCgate|Dout[8]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[8]~54_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|R3|Dout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|Registers|R3|Dout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N3
dffeas \cpu|Registers|R3|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R3|Dout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[8] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \cpu|Registers|R1|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[8]~54_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[8] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \cpu|Registers|R0|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[8]~54_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[8] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneiv_lcell_comb \cpu|Registers|Mux7~2 (
// Equation(s):
// \cpu|Registers|Mux7~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout ) # ((\cpu|Registers|R1|Dout [8])))) # (!\cpu|regAddrMux|Selector8~1_combout  & (!\cpu|regAddrMux|Selector7~0_combout  & 
// ((\cpu|Registers|R0|Dout [8]))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R1|Dout [8]),
	.datad(\cpu|Registers|R0|Dout [8]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux7~2 .lut_mask = 16'hB9A8;
defparam \cpu|Registers|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneiv_lcell_comb \cpu|Registers|Mux7~3 (
// Equation(s):
// \cpu|Registers|Mux7~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux7~2_combout  & ((\cpu|Registers|R3|Dout [8]))) # (!\cpu|Registers|Mux7~2_combout  & (\cpu|Registers|R2|Dout [8])))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux7~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector7~0_combout ),
	.datab(\cpu|Registers|R2|Dout [8]),
	.datac(\cpu|Registers|R3|Dout [8]),
	.datad(\cpu|Registers|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux7~3 .lut_mask = 16'hF588;
defparam \cpu|Registers|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneiv_lcell_comb \cpu|Registers|Mux7~4 (
// Equation(s):
// \cpu|Registers|Mux7~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux7~1_combout )) # (!\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux7~3_combout )))

	.dataa(\cpu|regAddrMux|Selector6~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux7~1_combout ),
	.datad(\cpu|Registers|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux7~4 .lut_mask = 16'hF5A0;
defparam \cpu|Registers|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneiv_lcell_comb \cpu|alu|Add0~16 (
// Equation(s):
// \cpu|alu|Add0~16_combout  = ((\cpu|Registers|Mux7~4_combout  $ (\cpu|SR2mux|Dout[8]~11_combout  $ (!\cpu|alu|Add0~15 )))) # (GND)
// \cpu|alu|Add0~17  = CARRY((\cpu|Registers|Mux7~4_combout  & ((\cpu|SR2mux|Dout[8]~11_combout ) # (!\cpu|alu|Add0~15 ))) # (!\cpu|Registers|Mux7~4_combout  & (\cpu|SR2mux|Dout[8]~11_combout  & !\cpu|alu|Add0~15 )))

	.dataa(\cpu|Registers|Mux7~4_combout ),
	.datab(\cpu|SR2mux|Dout[8]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~15 ),
	.combout(\cpu|alu|Add0~16_combout ),
	.cout(\cpu|alu|Add0~17 ));
// synopsys translate_off
defparam \cpu|alu|Add0~16 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneiv_lcell_comb \cpu|alu|Add0~18 (
// Equation(s):
// \cpu|alu|Add0~18_combout  = (\cpu|SR2mux|Dout[9]~12_combout  & ((\cpu|Registers|Mux6~4_combout  & (\cpu|alu|Add0~17  & VCC)) # (!\cpu|Registers|Mux6~4_combout  & (!\cpu|alu|Add0~17 )))) # (!\cpu|SR2mux|Dout[9]~12_combout  & ((\cpu|Registers|Mux6~4_combout 
//  & (!\cpu|alu|Add0~17 )) # (!\cpu|Registers|Mux6~4_combout  & ((\cpu|alu|Add0~17 ) # (GND)))))
// \cpu|alu|Add0~19  = CARRY((\cpu|SR2mux|Dout[9]~12_combout  & (!\cpu|Registers|Mux6~4_combout  & !\cpu|alu|Add0~17 )) # (!\cpu|SR2mux|Dout[9]~12_combout  & ((!\cpu|alu|Add0~17 ) # (!\cpu|Registers|Mux6~4_combout ))))

	.dataa(\cpu|SR2mux|Dout[9]~12_combout ),
	.datab(\cpu|Registers|Mux6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~17 ),
	.combout(\cpu|alu|Add0~18_combout ),
	.cout(\cpu|alu|Add0~19 ));
// synopsys translate_off
defparam \cpu|alu|Add0~18 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneiv_lcell_comb \cpu|alu|Add0~20 (
// Equation(s):
// \cpu|alu|Add0~20_combout  = ((\cpu|SR2mux|Dout[10]~13_combout  $ (\cpu|Registers|Mux5~4_combout  $ (!\cpu|alu|Add0~19 )))) # (GND)
// \cpu|alu|Add0~21  = CARRY((\cpu|SR2mux|Dout[10]~13_combout  & ((\cpu|Registers|Mux5~4_combout ) # (!\cpu|alu|Add0~19 ))) # (!\cpu|SR2mux|Dout[10]~13_combout  & (\cpu|Registers|Mux5~4_combout  & !\cpu|alu|Add0~19 )))

	.dataa(\cpu|SR2mux|Dout[10]~13_combout ),
	.datab(\cpu|Registers|Mux5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~19 ),
	.combout(\cpu|alu|Add0~20_combout ),
	.cout(\cpu|alu|Add0~21 ));
// synopsys translate_off
defparam \cpu|alu|Add0~20 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneiv_lcell_comb \cpu|ALUgate|Dout[10]~15 (
// Equation(s):
// \cpu|ALUgate|Dout[10]~15_combout  = ((\cpu|alu|Mux5~8_combout ) # ((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~20_combout ))) # (!\cpu|isdu|WideOr26~combout )

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(\cpu|alu|Mux5~8_combout ),
	.datad(\cpu|alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[10]~15 .lut_mask = 16'hFDF5;
defparam \cpu|ALUgate|Dout[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneiv_lcell_comb \cpu|PCgate|Dout[10]~60 (
// Equation(s):
// \cpu|PCgate|Dout[10]~60_combout  = ((\cpu|PCgate|Dout[10]~59_combout  & ((\cpu|ALUgate|Dout[10]~14_combout ) # (\cpu|ALUgate|Dout[10]~15_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|ALUgate|Dout[10]~14_combout ),
	.datab(\cpu|PCgate|Dout[0]~24_combout ),
	.datac(\cpu|PCgate|Dout[10]~59_combout ),
	.datad(\cpu|ALUgate|Dout[10]~15_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[10]~60 .lut_mask = 16'hF3B3;
defparam \cpu|PCgate|Dout[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \cpu|IR|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[10] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneiv_lcell_comb \cpu|regAddrMux|Selector4~0 (
// Equation(s):
// \cpu|regAddrMux|Selector4~0_combout  = (\cpu|regAddrMux|Selector3~1_combout  & (!\cpu|IR|Dout [13] & ((\cpu|regAddrMux|Selector3~0_combout )))) # (!\cpu|regAddrMux|Selector3~1_combout  & (((\cpu|IR|Dout [10]))))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [10]),
	.datac(\cpu|regAddrMux|Selector3~0_combout ),
	.datad(\cpu|regAddrMux|Selector3~1_combout ),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector4~0 .lut_mask = 16'h50CC;
defparam \cpu|regAddrMux|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneiv_lcell_comb \cpu|Registers|Ld5~0 (
// Equation(s):
// \cpu|Registers|Ld5~0_combout  = (\cpu|Registers|Ld6~0_combout  & (\cpu|regAddrMux|Selector5~0_combout  & !\cpu|regAddrMux|Selector4~0_combout ))

	.dataa(\cpu|Registers|Ld6~0_combout ),
	.datab(\cpu|regAddrMux|Selector5~0_combout ),
	.datac(gnd),
	.datad(\cpu|regAddrMux|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld5~0 .lut_mask = 16'h0088;
defparam \cpu|Registers|Ld5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \cpu|Registers|R5|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[8]~54_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[8] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneiv_lcell_comb \cpu|Registers|Mux23~0 (
// Equation(s):
// \cpu|Registers|Mux23~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R6|Dout [8])) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R4|Dout [8])))))

	.dataa(\cpu|Registers|R6|Dout [8]),
	.datab(\cpu|Registers|R4|Dout [8]),
	.datac(\cpu|regAddrMux|Selector2~1_combout ),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux23~0 .lut_mask = 16'hFA0C;
defparam \cpu|Registers|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneiv_lcell_comb \cpu|Registers|Mux23~1 (
// Equation(s):
// \cpu|Registers|Mux23~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux23~0_combout  & ((\cpu|Registers|R7|Dout [8]))) # (!\cpu|Registers|Mux23~0_combout  & (\cpu|Registers|R5|Dout [8])))) # (!\cpu|regAddrMux|Selector2~1_combout  & 
// (((\cpu|Registers|Mux23~0_combout ))))

	.dataa(\cpu|Registers|R5|Dout [8]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R7|Dout [8]),
	.datad(\cpu|Registers|Mux23~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux23~1 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneiv_lcell_comb \cpu|Registers|Mux23~2 (
// Equation(s):
// \cpu|Registers|Mux23~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [8])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [8])))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R1|Dout [8]),
	.datac(\cpu|Registers|R0|Dout [8]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux23~2 .lut_mask = 16'hEE50;
defparam \cpu|Registers|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneiv_lcell_comb \cpu|Registers|Mux23~3 (
// Equation(s):
// \cpu|Registers|Mux23~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux23~2_combout  & (\cpu|Registers|R3|Dout [8])) # (!\cpu|Registers|Mux23~2_combout  & ((\cpu|Registers|R2|Dout [8]))))) # (!\cpu|regAddrMux|Selector1~0_combout  & 
// (((\cpu|Registers|Mux23~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [8]),
	.datac(\cpu|Registers|R2|Dout [8]),
	.datad(\cpu|Registers|Mux23~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux23~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneiv_lcell_comb \cpu|Registers|Mux23~4 (
// Equation(s):
// \cpu|Registers|Mux23~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux23~1_combout )) # (!\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux23~3_combout )))

	.dataa(\cpu|Registers|Mux23~1_combout ),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(gnd),
	.datad(\cpu|Registers|Mux23~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux23~4 .lut_mask = 16'hBB88;
defparam \cpu|Registers|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneiv_lcell_comb \cpu|SR2mux|Dout[8]~11 (
// Equation(s):
// \cpu|SR2mux|Dout[8]~11_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux23~4_combout )))

	.dataa(gnd),
	.datab(\cpu|isdu|SR2MUX~0_combout ),
	.datac(\cpu|IR|Dout [4]),
	.datad(\cpu|Registers|Mux23~4_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[8]~11 .lut_mask = 16'hF3C0;
defparam \cpu|SR2mux|Dout[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneiv_lcell_comb \cpu|ALUgate|Dout[8]~10 (
// Equation(s):
// \cpu|ALUgate|Dout[8]~10_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux7~4_combout  & ((\cpu|SR2mux|Dout[8]~11_combout ) # (\cpu|isdu|ALUK [1]))))

	.dataa(\cpu|SR2mux|Dout[8]~11_combout ),
	.datab(\cpu|isdu|ALUK [0]),
	.datac(\cpu|isdu|ALUK [1]),
	.datad(\cpu|Registers|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[8]~10 .lut_mask = 16'hC800;
defparam \cpu|ALUgate|Dout[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
cycloneiv_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y12_N1
cycloneiv_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[8]~8 (
// Equation(s):
// \mem2io|Data_CPU_signal[8]~8_combout  = ((\mem2io|Equal0~4_combout  & ((\S[8]~input_o ))) # (!\mem2io|Equal0~4_combout  & (\Data[8]~input_o ))) # (!\mem2io|always0~0_combout )

	.dataa(\mem2io|Equal0~4_combout ),
	.datab(\Data[8]~input_o ),
	.datac(\S[8]~input_o ),
	.datad(\mem2io|always0~0_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[8]~8 .lut_mask = 16'hE4FF;
defparam \mem2io|Data_CPU_signal[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \cpu|MDR|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[8]~54_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[8] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneiv_lcell_comb \cpu|PCgate|Dout[8]~52 (
// Equation(s):
// \cpu|PCgate|Dout[8]~52_combout  = (\cpu|PC|Dout [8] & (((\cpu|MDR|Dout [8])) # (!\cpu|isdu|WideOr23~combout ))) # (!\cpu|PC|Dout [8] & (!\cpu|isdu|GatePC~combout  & ((\cpu|MDR|Dout [8]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|PC|Dout [8]),
	.datab(\cpu|isdu|WideOr23~combout ),
	.datac(\cpu|MDR|Dout [8]),
	.datad(\cpu|isdu|GatePC~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[8]~52 .lut_mask = 16'hA2F3;
defparam \cpu|PCgate|Dout[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneiv_lcell_comb \cpu|PCgate|Dout[8]~53 (
// Equation(s):
// \cpu|PCgate|Dout[8]~53_combout  = (\mem2io|Data_CPU_signal[8]~8_combout  & (\cpu|PCgate|Dout[8]~52_combout  & ((\cpu|Add2~16_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\cpu|Add2~16_combout ),
	.datab(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datac(\mem2io|Data_CPU_signal[8]~8_combout ),
	.datad(\cpu|PCgate|Dout[8]~52_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[8]~53 .lut_mask = 16'hB000;
defparam \cpu|PCgate|Dout[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneiv_lcell_comb \cpu|alu|Mux7~8 (
// Equation(s):
// \cpu|alu|Mux7~8_combout  = (!\cpu|isdu|State.STR2~q  & (\cpu|isdu|State.NOT~q  & (!\cpu|Registers|Mux7~4_combout  & !\cpu|isdu|State.AND~q )))

	.dataa(\cpu|isdu|State.STR2~q ),
	.datab(\cpu|isdu|State.NOT~q ),
	.datac(\cpu|Registers|Mux7~4_combout ),
	.datad(\cpu|isdu|State.AND~q ),
	.cin(gnd),
	.combout(\cpu|alu|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux7~8 .lut_mask = 16'h0004;
defparam \cpu|alu|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneiv_lcell_comb \cpu|ALUgate|Dout[8]~11 (
// Equation(s):
// \cpu|ALUgate|Dout[8]~11_combout  = ((\cpu|alu|Mux7~8_combout ) # ((\cpu|alu|Add0~16_combout  & \cpu|alu|Mux15~0_combout ))) # (!\cpu|isdu|WideOr26~combout )

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux7~8_combout ),
	.datac(\cpu|alu|Add0~16_combout ),
	.datad(\cpu|alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[8]~11 .lut_mask = 16'hFDDD;
defparam \cpu|ALUgate|Dout[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneiv_lcell_comb \cpu|PCgate|Dout[8]~54 (
// Equation(s):
// \cpu|PCgate|Dout[8]~54_combout  = ((\cpu|PCgate|Dout[8]~53_combout  & ((\cpu|ALUgate|Dout[8]~10_combout ) # (\cpu|ALUgate|Dout[8]~11_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|ALUgate|Dout[8]~10_combout ),
	.datab(\cpu|PCgate|Dout[0]~24_combout ),
	.datac(\cpu|PCgate|Dout[8]~53_combout ),
	.datad(\cpu|ALUgate|Dout[8]~11_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[8]~54 .lut_mask = 16'hF3B3;
defparam \cpu|PCgate|Dout[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneiv_lcell_comb \cpu|MAR|Dout[8]~feeder (
// Equation(s):
// \cpu|MAR|Dout[8]~feeder_combout  = \cpu|PCgate|Dout[8]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[8]~54_combout ),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|Dout[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneiv_lcell_comb \cpu|isdu|WideOr20 (
// Equation(s):
// \cpu|isdu|WideOr20~combout  = (\cpu|isdu|State.LDR1~q ) # ((\cpu|isdu|State.STR1~q ) # ((\cpu|isdu|State.LoadPC1~q ) # (\cpu|isdu|State.Fetch1~q )))

	.dataa(\cpu|isdu|State.LDR1~q ),
	.datab(\cpu|isdu|State.STR1~q ),
	.datac(\cpu|isdu|State.LoadPC1~q ),
	.datad(\cpu|isdu|State.Fetch1~q ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr20~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr20 .lut_mask = 16'hFFFE;
defparam \cpu|isdu|WideOr20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \cpu|MAR|Dout[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[8] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneiv_lcell_comb \cpu|MAR|Dout[9]~feeder (
// Equation(s):
// \cpu|MAR|Dout[9]~feeder_combout  = \cpu|PCgate|Dout[9]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[9]~57_combout ),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|Dout[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \cpu|MAR|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[9] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \cpu|MAR|Dout[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[10]~60_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[10] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneiv_lcell_comb \cpu|MAR|Dout[11]~feeder (
// Equation(s):
// \cpu|MAR|Dout[11]~feeder_combout  = \cpu|PCgate|Dout[11]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[11]~63_combout ),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|Dout[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \cpu|MAR|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[11] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneiv_lcell_comb \mem2io|Equal0~1 (
// Equation(s):
// \mem2io|Equal0~1_combout  = (\cpu|MAR|Dout [8] & (\cpu|MAR|Dout [9] & (\cpu|MAR|Dout [10] & \cpu|MAR|Dout [11])))

	.dataa(\cpu|MAR|Dout [8]),
	.datab(\cpu|MAR|Dout [9]),
	.datac(\cpu|MAR|Dout [10]),
	.datad(\cpu|MAR|Dout [11]),
	.cin(gnd),
	.combout(\mem2io|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Equal0~1 .lut_mask = 16'h8000;
defparam \mem2io|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneiv_lcell_comb \cpu|MAR|Dout[1]~feeder (
// Equation(s):
// \cpu|MAR|Dout[1]~feeder_combout  = \cpu|PCgate|Dout[1]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[1]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|MAR|Dout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \cpu|MAR|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[1] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneiv_lcell_comb \cpu|MAR|Dout[0]~feeder (
// Equation(s):
// \cpu|MAR|Dout[0]~feeder_combout  = \cpu|PCgate|Dout[0]~90_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[0]~90_combout ),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|Dout[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \cpu|MAR|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[0] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \cpu|MAR|Dout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[3]~36_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[3] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \cpu|MAR|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[2]~30_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[2] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneiv_lcell_comb \mem2io|Equal0~3 (
// Equation(s):
// \mem2io|Equal0~3_combout  = (\cpu|MAR|Dout [1] & (\cpu|MAR|Dout [0] & (\cpu|MAR|Dout [3] & \cpu|MAR|Dout [2])))

	.dataa(\cpu|MAR|Dout [1]),
	.datab(\cpu|MAR|Dout [0]),
	.datac(\cpu|MAR|Dout [3]),
	.datad(\cpu|MAR|Dout [2]),
	.cin(gnd),
	.combout(\mem2io|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Equal0~3 .lut_mask = 16'h8000;
defparam \mem2io|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneiv_lcell_comb \cpu|MAR|Dout[4]~feeder (
// Equation(s):
// \cpu|MAR|Dout[4]~feeder_combout  = \cpu|PCgate|Dout[4]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|Dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \cpu|MAR|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[4] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneiv_lcell_comb \cpu|MAR|Dout[7]~feeder (
// Equation(s):
// \cpu|MAR|Dout[7]~feeder_combout  = \cpu|PCgate|Dout[7]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[7]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[7]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|MAR|Dout[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \cpu|MAR|Dout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[7] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \cpu|MAR|Dout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[6] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneiv_lcell_comb \cpu|MAR|Dout[5]~feeder (
// Equation(s):
// \cpu|MAR|Dout[5]~feeder_combout  = \cpu|PCgate|Dout[5]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[5]~45_combout ),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|Dout[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \cpu|MAR|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[5] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneiv_lcell_comb \mem2io|Equal0~2 (
// Equation(s):
// \mem2io|Equal0~2_combout  = (\cpu|MAR|Dout [4] & (\cpu|MAR|Dout [7] & (\cpu|MAR|Dout [6] & \cpu|MAR|Dout [5])))

	.dataa(\cpu|MAR|Dout [4]),
	.datab(\cpu|MAR|Dout [7]),
	.datac(\cpu|MAR|Dout [6]),
	.datad(\cpu|MAR|Dout [5]),
	.cin(gnd),
	.combout(\mem2io|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Equal0~2 .lut_mask = 16'h8000;
defparam \mem2io|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneiv_lcell_comb \cpu|MAR|Dout[13]~feeder (
// Equation(s):
// \cpu|MAR|Dout[13]~feeder_combout  = \cpu|PCgate|Dout[13]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[13]~69_combout ),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|Dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \cpu|MAR|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[13] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneiv_lcell_comb \cpu|MAR|Dout[15]~feeder (
// Equation(s):
// \cpu|MAR|Dout[15]~feeder_combout  = \cpu|PCgate|Dout[15]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[15]~76_combout ),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|Dout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \cpu|MAR|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[15] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \cpu|MAR|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[14] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneiv_lcell_comb \cpu|MAR|Dout[12]~feeder (
// Equation(s):
// \cpu|MAR|Dout[12]~feeder_combout  = \cpu|PCgate|Dout[12]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[12]~66_combout ),
	.cin(gnd),
	.combout(\cpu|MAR|Dout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|MAR|Dout[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|MAR|Dout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \cpu|MAR|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|MAR|Dout[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|WideOr20~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MAR|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MAR|Dout[12] .is_wysiwyg = "true";
defparam \cpu|MAR|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneiv_lcell_comb \mem2io|Equal0~0 (
// Equation(s):
// \mem2io|Equal0~0_combout  = (\cpu|MAR|Dout [13] & (\cpu|MAR|Dout [15] & (\cpu|MAR|Dout [14] & \cpu|MAR|Dout [12])))

	.dataa(\cpu|MAR|Dout [13]),
	.datab(\cpu|MAR|Dout [15]),
	.datac(\cpu|MAR|Dout [14]),
	.datad(\cpu|MAR|Dout [12]),
	.cin(gnd),
	.combout(\mem2io|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Equal0~0 .lut_mask = 16'h8000;
defparam \mem2io|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneiv_lcell_comb \mem2io|Equal0~4 (
// Equation(s):
// \mem2io|Equal0~4_combout  = (\mem2io|Equal0~1_combout  & (\mem2io|Equal0~3_combout  & (\mem2io|Equal0~2_combout  & \mem2io|Equal0~0_combout )))

	.dataa(\mem2io|Equal0~1_combout ),
	.datab(\mem2io|Equal0~3_combout ),
	.datac(\mem2io|Equal0~2_combout ),
	.datad(\mem2io|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mem2io|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Equal0~4 .lut_mask = 16'h8000;
defparam \mem2io|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[1]~1 (
// Equation(s):
// \mem2io|Data_CPU_signal[1]~1_combout  = ((\mem2io|Equal0~4_combout  & (\S[1]~input_o )) # (!\mem2io|Equal0~4_combout  & ((\Data[1]~input_o )))) # (!\mem2io|always0~0_combout )

	.dataa(\S[1]~input_o ),
	.datab(\mem2io|always0~0_combout ),
	.datac(\Data[1]~input_o ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[1]~1 .lut_mask = 16'hBBF3;
defparam \mem2io|Data_CPU_signal[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \cpu|MDR|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[1] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneiv_lcell_comb \cpu|PCgate|Dout[1]~25 (
// Equation(s):
// \cpu|PCgate|Dout[1]~25_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [1] & ((\cpu|MDR|Dout [1]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [1]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [1]),
	.datac(\cpu|MDR|Dout [1]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[1]~25 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneiv_lcell_comb \cpu|PCgate|Dout[1]~26 (
// Equation(s):
// \cpu|PCgate|Dout[1]~26_combout  = (\mem2io|Data_CPU_signal[1]~1_combout  & (\cpu|PCgate|Dout[1]~25_combout  & ((\cpu|Add2~2_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\mem2io|Data_CPU_signal[1]~1_combout ),
	.datab(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datac(\cpu|PCgate|Dout[1]~25_combout ),
	.datad(\cpu|Add2~2_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[1]~26 .lut_mask = 16'hA020;
defparam \cpu|PCgate|Dout[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneiv_lcell_comb \cpu|ALUgate|Dout[1]~0 (
// Equation(s):
// \cpu|ALUgate|Dout[1]~0_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux14~4_combout  & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[1]~3_combout ))))

	.dataa(\cpu|isdu|ALUK [1]),
	.datab(\cpu|isdu|ALUK [0]),
	.datac(\cpu|Registers|Mux14~4_combout ),
	.datad(\cpu|SR2mux|Dout[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[1]~0 .lut_mask = 16'hC080;
defparam \cpu|ALUgate|Dout[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneiv_lcell_comb \cpu|alu|Mux14~8 (
// Equation(s):
// \cpu|alu|Mux14~8_combout  = (!\cpu|isdu|State.STR2~q  & (!\cpu|Registers|Mux14~4_combout  & (!\cpu|isdu|State.AND~q  & \cpu|isdu|State.NOT~q )))

	.dataa(\cpu|isdu|State.STR2~q ),
	.datab(\cpu|Registers|Mux14~4_combout ),
	.datac(\cpu|isdu|State.AND~q ),
	.datad(\cpu|isdu|State.NOT~q ),
	.cin(gnd),
	.combout(\cpu|alu|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux14~8 .lut_mask = 16'h0100;
defparam \cpu|alu|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneiv_lcell_comb \cpu|ALUgate|Dout[1]~1 (
// Equation(s):
// \cpu|ALUgate|Dout[1]~1_combout  = (\cpu|alu|Mux14~8_combout ) # (((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~2_combout )) # (!\cpu|isdu|WideOr26~combout ))

	.dataa(\cpu|alu|Mux14~8_combout ),
	.datab(\cpu|isdu|WideOr26~combout ),
	.datac(\cpu|alu|Mux15~0_combout ),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[1]~1 .lut_mask = 16'hFBBB;
defparam \cpu|ALUgate|Dout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneiv_lcell_comb \cpu|PCgate|Dout[1]~27 (
// Equation(s):
// \cpu|PCgate|Dout[1]~27_combout  = ((\cpu|PCgate|Dout[1]~26_combout  & ((\cpu|ALUgate|Dout[1]~0_combout ) # (\cpu|ALUgate|Dout[1]~1_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|PCgate|Dout[1]~26_combout ),
	.datab(\cpu|ALUgate|Dout[1]~0_combout ),
	.datac(\cpu|PCgate|Dout[0]~24_combout ),
	.datad(\cpu|ALUgate|Dout[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[1]~27 .lut_mask = 16'hAF8F;
defparam \cpu|PCgate|Dout[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \cpu|IR|Dout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[1] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneiv_lcell_comb \cpu|regAddrMux|Selector2~0 (
// Equation(s):
// \cpu|regAddrMux|Selector2~0_combout  = (\cpu|IR|Dout [12] & (!\cpu|IR|Dout [15] & !\cpu|IR|Dout [13]))

	.dataa(\cpu|IR|Dout [12]),
	.datab(\cpu|IR|Dout [15]),
	.datac(gnd),
	.datad(\cpu|IR|Dout [13]),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector2~0 .lut_mask = 16'h0022;
defparam \cpu|regAddrMux|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneiv_lcell_comb \cpu|regAddrMux|Selector0~0 (
// Equation(s):
// \cpu|regAddrMux|Selector0~0_combout  = (\cpu|IR|Dout [14] & ((\cpu|IR|Dout [15] & (!\cpu|IR|Dout [12] & !\cpu|IR|Dout [13])) # (!\cpu|IR|Dout [15] & ((\cpu|IR|Dout [13])))))

	.dataa(\cpu|IR|Dout [12]),
	.datab(\cpu|IR|Dout [15]),
	.datac(\cpu|IR|Dout [14]),
	.datad(\cpu|IR|Dout [13]),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector0~0 .lut_mask = 16'h3040;
defparam \cpu|regAddrMux|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneiv_lcell_comb \cpu|regAddrMux|Selector1~0 (
// Equation(s):
// \cpu|regAddrMux|Selector1~0_combout  = (\cpu|IR|Dout [1] & ((\cpu|regAddrMux|Selector2~0_combout ) # ((\cpu|IR|Dout [7] & \cpu|regAddrMux|Selector0~0_combout )))) # (!\cpu|IR|Dout [1] & (((\cpu|IR|Dout [7] & \cpu|regAddrMux|Selector0~0_combout ))))

	.dataa(\cpu|IR|Dout [1]),
	.datab(\cpu|regAddrMux|Selector2~0_combout ),
	.datac(\cpu|IR|Dout [7]),
	.datad(\cpu|regAddrMux|Selector0~0_combout ),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector1~0 .lut_mask = 16'hF888;
defparam \cpu|regAddrMux|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneiv_lcell_comb \cpu|Registers|Mux31~2 (
// Equation(s):
// \cpu|Registers|Mux31~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [0])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [0])))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R1|Dout [0]),
	.datac(\cpu|Registers|R0|Dout [0]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux31~2 .lut_mask = 16'hEE50;
defparam \cpu|Registers|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneiv_lcell_comb \cpu|Registers|Mux31~3 (
// Equation(s):
// \cpu|Registers|Mux31~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux31~2_combout  & (\cpu|Registers|R3|Dout [0])) # (!\cpu|Registers|Mux31~2_combout  & ((\cpu|Registers|R2|Dout [0]))))) # (!\cpu|regAddrMux|Selector1~0_combout  & 
// (((\cpu|Registers|Mux31~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [0]),
	.datac(\cpu|Registers|R2|Dout [0]),
	.datad(\cpu|Registers|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux31~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneiv_lcell_comb \cpu|SR2mux|Dout[0]~0 (
// Equation(s):
// \cpu|SR2mux|Dout[0]~0_combout  = (\cpu|isdu|SR2MUX~0_combout  & ((\cpu|IR|Dout [0]))) # (!\cpu|isdu|SR2MUX~0_combout  & (!\cpu|regAddrMux|Selector0~1_combout ))

	.dataa(\cpu|isdu|SR2MUX~0_combout ),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(gnd),
	.datad(\cpu|IR|Dout [0]),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[0]~0 .lut_mask = 16'hBB11;
defparam \cpu|SR2mux|Dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneiv_lcell_comb \cpu|SR2mux|Dout[0]~1 (
// Equation(s):
// \cpu|SR2mux|Dout[0]~1_combout  = (\cpu|isdu|SR2MUX~0_combout  & (((\cpu|SR2mux|Dout[0]~0_combout )))) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|SR2mux|Dout[0]~0_combout  & (\cpu|Registers|Mux31~3_combout )) # (!\cpu|SR2mux|Dout[0]~0_combout  & 
// ((\cpu|Registers|Mux31~1_combout )))))

	.dataa(\cpu|isdu|SR2MUX~0_combout ),
	.datab(\cpu|Registers|Mux31~3_combout ),
	.datac(\cpu|Registers|Mux31~1_combout ),
	.datad(\cpu|SR2mux|Dout[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[0]~1 .lut_mask = 16'hEE50;
defparam \cpu|SR2mux|Dout[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneiv_lcell_comb \cpu|PCgate|Dout[0]~20 (
// Equation(s):
// \cpu|PCgate|Dout[0]~20_combout  = (\cpu|isdu|WideOr26~combout  & ((!\cpu|alu|Add0~0_combout ) # (!\cpu|alu|Mux15~0_combout )))

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(gnd),
	.datad(\cpu|alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[0]~20 .lut_mask = 16'h22AA;
defparam \cpu|PCgate|Dout[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N1
cycloneiv_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y18_N8
cycloneiv_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[0]~0 (
// Equation(s):
// \mem2io|Data_CPU_signal[0]~0_combout  = ((\mem2io|Equal0~4_combout  & (\S[0]~input_o )) # (!\mem2io|Equal0~4_combout  & ((\Data[0]~input_o )))) # (!\mem2io|always0~0_combout )

	.dataa(\S[0]~input_o ),
	.datab(\Data[0]~input_o ),
	.datac(\mem2io|always0~0_combout ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[0]~0 .lut_mask = 16'hAFCF;
defparam \mem2io|Data_CPU_signal[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \cpu|MDR|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[0] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneiv_lcell_comb \cpu|PCgate|Dout[0]~18 (
// Equation(s):
// \cpu|PCgate|Dout[0]~18_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [0] & ((\cpu|MDR|Dout [0]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [0]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [0]),
	.datac(\cpu|MDR|Dout [0]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[0]~18 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneiv_lcell_comb \cpu|PCgate|Dout[0]~19 (
// Equation(s):
// \cpu|PCgate|Dout[0]~19_combout  = (\mem2io|Data_CPU_signal[0]~0_combout  & (\cpu|PCgate|Dout[0]~18_combout  & ((\cpu|Add2~0_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\mem2io|Data_CPU_signal[0]~0_combout ),
	.datab(\cpu|PCgate|Dout[0]~18_combout ),
	.datac(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datad(\cpu|Add2~0_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[0]~19 .lut_mask = 16'h8808;
defparam \cpu|PCgate|Dout[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneiv_lcell_comb \cpu|PCgate|Dout[0]~90 (
// Equation(s):
// \cpu|PCgate|Dout[0]~90_combout  = ((\cpu|PCgate|Dout[0]~19_combout  & ((\cpu|PCgate|Dout[0]~21_combout ) # (!\cpu|PCgate|Dout[0]~20_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|PCgate|Dout[0]~24_combout ),
	.datab(\cpu|PCgate|Dout[0]~21_combout ),
	.datac(\cpu|PCgate|Dout[0]~20_combout ),
	.datad(\cpu|PCgate|Dout[0]~19_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[0]~90 .lut_mask = 16'hDF55;
defparam \cpu|PCgate|Dout[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \cpu|IR|Dout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[0] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneiv_lcell_comb \cpu|regAddrMux|Selector2~1 (
// Equation(s):
// \cpu|regAddrMux|Selector2~1_combout  = (\cpu|IR|Dout [0] & ((\cpu|regAddrMux|Selector2~0_combout ) # ((\cpu|regAddrMux|Selector0~0_combout  & \cpu|IR|Dout [6])))) # (!\cpu|IR|Dout [0] & (\cpu|regAddrMux|Selector0~0_combout  & (\cpu|IR|Dout [6])))

	.dataa(\cpu|IR|Dout [0]),
	.datab(\cpu|regAddrMux|Selector0~0_combout ),
	.datac(\cpu|IR|Dout [6]),
	.datad(\cpu|regAddrMux|Selector2~0_combout ),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector2~1 .lut_mask = 16'hEAC0;
defparam \cpu|regAddrMux|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneiv_lcell_comb \cpu|Registers|Mux22~0 (
// Equation(s):
// \cpu|Registers|Mux22~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (\cpu|regAddrMux|Selector1~0_combout )) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [9]))) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R4|Dout [9]))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|regAddrMux|Selector1~0_combout ),
	.datac(\cpu|Registers|R4|Dout [9]),
	.datad(\cpu|Registers|R6|Dout [9]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux22~0 .lut_mask = 16'hDC98;
defparam \cpu|Registers|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneiv_lcell_comb \cpu|Registers|Mux22~1 (
// Equation(s):
// \cpu|Registers|Mux22~1_combout  = (\cpu|Registers|Mux22~0_combout  & (((\cpu|Registers|R7|Dout [9]) # (!\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|Registers|Mux22~0_combout  & (\cpu|Registers|R5|Dout [9] & ((\cpu|regAddrMux|Selector2~1_combout ))))

	.dataa(\cpu|Registers|Mux22~0_combout ),
	.datab(\cpu|Registers|R5|Dout [9]),
	.datac(\cpu|Registers|R7|Dout [9]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux22~1 .lut_mask = 16'hE4AA;
defparam \cpu|Registers|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneiv_lcell_comb \cpu|Registers|Mux22~2 (
// Equation(s):
// \cpu|Registers|Mux22~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [9])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [9])))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R1|Dout [9]),
	.datac(\cpu|Registers|R0|Dout [9]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux22~2 .lut_mask = 16'hEE50;
defparam \cpu|Registers|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneiv_lcell_comb \cpu|Registers|Mux22~3 (
// Equation(s):
// \cpu|Registers|Mux22~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux22~2_combout  & (\cpu|Registers|R3|Dout [9])) # (!\cpu|Registers|Mux22~2_combout  & ((\cpu|Registers|R2|Dout [9]))))) # (!\cpu|regAddrMux|Selector1~0_combout  & 
// (((\cpu|Registers|Mux22~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [9]),
	.datac(\cpu|Registers|R2|Dout [9]),
	.datad(\cpu|Registers|Mux22~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux22~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneiv_lcell_comb \cpu|Registers|Mux22~4 (
// Equation(s):
// \cpu|Registers|Mux22~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux22~1_combout )) # (!\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux22~3_combout )))

	.dataa(gnd),
	.datab(\cpu|Registers|Mux22~1_combout ),
	.datac(\cpu|Registers|Mux22~3_combout ),
	.datad(\cpu|regAddrMux|Selector0~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux22~4 .lut_mask = 16'hCCF0;
defparam \cpu|Registers|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneiv_lcell_comb \cpu|SR2mux|Dout[9]~12 (
// Equation(s):
// \cpu|SR2mux|Dout[9]~12_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux22~4_combout )))

	.dataa(\cpu|IR|Dout [4]),
	.datab(gnd),
	.datac(\cpu|isdu|SR2MUX~0_combout ),
	.datad(\cpu|Registers|Mux22~4_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[9]~12 .lut_mask = 16'hAFA0;
defparam \cpu|SR2mux|Dout[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneiv_lcell_comb \cpu|ALUgate|Dout[9]~12 (
// Equation(s):
// \cpu|ALUgate|Dout[9]~12_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux6~4_combout  & ((\cpu|SR2mux|Dout[9]~12_combout ) # (\cpu|isdu|ALUK [1]))))

	.dataa(\cpu|SR2mux|Dout[9]~12_combout ),
	.datab(\cpu|isdu|ALUK [0]),
	.datac(\cpu|Registers|Mux6~4_combout ),
	.datad(\cpu|isdu|ALUK [1]),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[9]~12 .lut_mask = 16'hC080;
defparam \cpu|ALUgate|Dout[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N8
cycloneiv_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N8
cycloneiv_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[9]~9 (
// Equation(s):
// \mem2io|Data_CPU_signal[9]~9_combout  = ((\mem2io|Equal0~4_combout  & (\S[9]~input_o )) # (!\mem2io|Equal0~4_combout  & ((\Data[9]~input_o )))) # (!\mem2io|always0~0_combout )

	.dataa(\S[9]~input_o ),
	.datab(\mem2io|always0~0_combout ),
	.datac(\Data[9]~input_o ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[9]~9 .lut_mask = 16'hBBF3;
defparam \mem2io|Data_CPU_signal[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \cpu|MDR|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[9] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneiv_lcell_comb \cpu|PCgate|Dout[9]~55 (
// Equation(s):
// \cpu|PCgate|Dout[9]~55_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [9] & ((\cpu|MDR|Dout [9]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [9]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [9]),
	.datac(\cpu|MDR|Dout [9]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[9]~55 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneiv_lcell_comb \cpu|PCgate|Dout[9]~56 (
// Equation(s):
// \cpu|PCgate|Dout[9]~56_combout  = (\mem2io|Data_CPU_signal[9]~9_combout  & (\cpu|PCgate|Dout[9]~55_combout  & ((\cpu|Add2~18_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\mem2io|Data_CPU_signal[9]~9_combout ),
	.datab(\cpu|PCgate|Dout[9]~55_combout ),
	.datac(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datad(\cpu|Add2~18_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[9]~56 .lut_mask = 16'h8808;
defparam \cpu|PCgate|Dout[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneiv_lcell_comb \cpu|alu|Mux6~8 (
// Equation(s):
// \cpu|alu|Mux6~8_combout  = (\cpu|isdu|State.NOT~q  & (!\cpu|isdu|State.AND~q  & (!\cpu|Registers|Mux6~4_combout  & !\cpu|isdu|State.STR2~q )))

	.dataa(\cpu|isdu|State.NOT~q ),
	.datab(\cpu|isdu|State.AND~q ),
	.datac(\cpu|Registers|Mux6~4_combout ),
	.datad(\cpu|isdu|State.STR2~q ),
	.cin(gnd),
	.combout(\cpu|alu|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux6~8 .lut_mask = 16'h0002;
defparam \cpu|alu|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneiv_lcell_comb \cpu|ALUgate|Dout[9]~13 (
// Equation(s):
// \cpu|ALUgate|Dout[9]~13_combout  = ((\cpu|alu|Mux6~8_combout ) # ((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~18_combout ))) # (!\cpu|isdu|WideOr26~combout )

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(\cpu|alu|Mux6~8_combout ),
	.datad(\cpu|alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[9]~13 .lut_mask = 16'hFDF5;
defparam \cpu|ALUgate|Dout[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneiv_lcell_comb \cpu|PCgate|Dout[9]~57 (
// Equation(s):
// \cpu|PCgate|Dout[9]~57_combout  = ((\cpu|PCgate|Dout[9]~56_combout  & ((\cpu|ALUgate|Dout[9]~12_combout ) # (\cpu|ALUgate|Dout[9]~13_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|ALUgate|Dout[9]~12_combout ),
	.datab(\cpu|PCgate|Dout[9]~56_combout ),
	.datac(\cpu|PCgate|Dout[0]~24_combout ),
	.datad(\cpu|ALUgate|Dout[9]~13_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[9]~57 .lut_mask = 16'hCF8F;
defparam \cpu|PCgate|Dout[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \cpu|IR|Dout[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[9]~57_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[9] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneiv_lcell_comb \cpu|regAddrMux|Selector5~0 (
// Equation(s):
// \cpu|regAddrMux|Selector5~0_combout  = (\cpu|regAddrMux|Selector3~1_combout  & (!\cpu|IR|Dout [13] & ((\cpu|regAddrMux|Selector3~0_combout )))) # (!\cpu|regAddrMux|Selector3~1_combout  & (((\cpu|IR|Dout [9]))))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [9]),
	.datac(\cpu|regAddrMux|Selector3~0_combout ),
	.datad(\cpu|regAddrMux|Selector3~1_combout ),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector5~0 .lut_mask = 16'h50CC;
defparam \cpu|regAddrMux|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneiv_lcell_comb \cpu|Registers|Ld2~0 (
// Equation(s):
// \cpu|Registers|Ld2~0_combout  = (!\cpu|regAddrMux|Selector5~0_combout  & (\cpu|Registers|Ld3~0_combout  & \cpu|regAddrMux|Selector4~0_combout ))

	.dataa(\cpu|regAddrMux|Selector5~0_combout ),
	.datab(\cpu|Registers|Ld3~0_combout ),
	.datac(gnd),
	.datad(\cpu|regAddrMux|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Ld2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Ld2~0 .lut_mask = 16'h4400;
defparam \cpu|Registers|Ld2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \cpu|Registers|R2|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[2]~30_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[2] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneiv_lcell_comb \cpu|Registers|Mux29~2 (
// Equation(s):
// \cpu|Registers|Mux29~2_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R1|Dout [2]) # ((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|Registers|R0|Dout [2] & 
// !\cpu|regAddrMux|Selector1~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|Registers|R1|Dout [2]),
	.datac(\cpu|Registers|R0|Dout [2]),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux29~2 .lut_mask = 16'hAAD8;
defparam \cpu|Registers|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneiv_lcell_comb \cpu|Registers|Mux29~3 (
// Equation(s):
// \cpu|Registers|Mux29~3_combout  = (\cpu|Registers|Mux29~2_combout  & (((\cpu|Registers|R3|Dout [2]) # (!\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|Registers|Mux29~2_combout  & (\cpu|Registers|R2|Dout [2] & ((\cpu|regAddrMux|Selector1~0_combout ))))

	.dataa(\cpu|Registers|R2|Dout [2]),
	.datab(\cpu|Registers|R3|Dout [2]),
	.datac(\cpu|Registers|Mux29~2_combout ),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux29~3 .lut_mask = 16'hCAF0;
defparam \cpu|Registers|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneiv_lcell_comb \cpu|SR2mux|Dout[2]~5 (
// Equation(s):
// \cpu|SR2mux|Dout[2]~5_combout  = (\cpu|SR2mux|Dout[2]~4_combout  & (((\cpu|isdu|SR2MUX~0_combout ) # (\cpu|Registers|Mux29~1_combout )))) # (!\cpu|SR2mux|Dout[2]~4_combout  & (\cpu|Registers|Mux29~3_combout  & (!\cpu|isdu|SR2MUX~0_combout )))

	.dataa(\cpu|SR2mux|Dout[2]~4_combout ),
	.datab(\cpu|Registers|Mux29~3_combout ),
	.datac(\cpu|isdu|SR2MUX~0_combout ),
	.datad(\cpu|Registers|Mux29~1_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[2]~5 .lut_mask = 16'hAEA4;
defparam \cpu|SR2mux|Dout[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneiv_lcell_comb \cpu|ALUgate|Dout[2]~2 (
// Equation(s):
// \cpu|ALUgate|Dout[2]~2_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux13~4_combout  & ((\cpu|SR2mux|Dout[2]~5_combout ) # (\cpu|isdu|ALUK [1]))))

	.dataa(\cpu|SR2mux|Dout[2]~5_combout ),
	.datab(\cpu|isdu|ALUK [0]),
	.datac(\cpu|Registers|Mux13~4_combout ),
	.datad(\cpu|isdu|ALUK [1]),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[2]~2 .lut_mask = 16'hC080;
defparam \cpu|ALUgate|Dout[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N22
cycloneiv_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N1
cycloneiv_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[2]~2 (
// Equation(s):
// \mem2io|Data_CPU_signal[2]~2_combout  = ((\mem2io|Equal0~4_combout  & (\S[2]~input_o )) # (!\mem2io|Equal0~4_combout  & ((\Data[2]~input_o )))) # (!\mem2io|always0~0_combout )

	.dataa(\S[2]~input_o ),
	.datab(\Data[2]~input_o ),
	.datac(\mem2io|always0~0_combout ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[2]~2 .lut_mask = 16'hAFCF;
defparam \mem2io|Data_CPU_signal[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \cpu|MDR|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[2]~30_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[2] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneiv_lcell_comb \cpu|PCgate|Dout[2]~28 (
// Equation(s):
// \cpu|PCgate|Dout[2]~28_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [2] & ((\cpu|MDR|Dout [2]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [2]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [2]),
	.datac(\cpu|MDR|Dout [2]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[2]~28 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneiv_lcell_comb \cpu|PCgate|Dout[2]~29 (
// Equation(s):
// \cpu|PCgate|Dout[2]~29_combout  = (\mem2io|Data_CPU_signal[2]~2_combout  & (\cpu|PCgate|Dout[2]~28_combout  & ((\cpu|Add2~4_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\mem2io|Data_CPU_signal[2]~2_combout ),
	.datab(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datac(\cpu|Add2~4_combout ),
	.datad(\cpu|PCgate|Dout[2]~28_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[2]~29 .lut_mask = 16'hA200;
defparam \cpu|PCgate|Dout[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneiv_lcell_comb \cpu|alu|Mux13~8 (
// Equation(s):
// \cpu|alu|Mux13~8_combout  = (!\cpu|isdu|State.STR2~q  & (!\cpu|Registers|Mux13~4_combout  & (!\cpu|isdu|State.AND~q  & \cpu|isdu|State.NOT~q )))

	.dataa(\cpu|isdu|State.STR2~q ),
	.datab(\cpu|Registers|Mux13~4_combout ),
	.datac(\cpu|isdu|State.AND~q ),
	.datad(\cpu|isdu|State.NOT~q ),
	.cin(gnd),
	.combout(\cpu|alu|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux13~8 .lut_mask = 16'h0100;
defparam \cpu|alu|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneiv_lcell_comb \cpu|ALUgate|Dout[2]~3 (
// Equation(s):
// \cpu|ALUgate|Dout[2]~3_combout  = ((\cpu|alu|Mux13~8_combout ) # ((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~4_combout ))) # (!\cpu|isdu|WideOr26~combout )

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(\cpu|alu|Mux13~8_combout ),
	.datad(\cpu|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[2]~3 .lut_mask = 16'hFDF5;
defparam \cpu|ALUgate|Dout[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneiv_lcell_comb \cpu|PCgate|Dout[2]~30 (
// Equation(s):
// \cpu|PCgate|Dout[2]~30_combout  = ((\cpu|PCgate|Dout[2]~29_combout  & ((\cpu|ALUgate|Dout[2]~2_combout ) # (\cpu|ALUgate|Dout[2]~3_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|ALUgate|Dout[2]~2_combout ),
	.datab(\cpu|PCgate|Dout[0]~24_combout ),
	.datac(\cpu|PCgate|Dout[2]~29_combout ),
	.datad(\cpu|ALUgate|Dout[2]~3_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[2]~30 .lut_mask = 16'hF3B3;
defparam \cpu|PCgate|Dout[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \cpu|IR|Dout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[2]~30_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[2] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneiv_lcell_comb \cpu|regAddrMux|Selector0~1 (
// Equation(s):
// \cpu|regAddrMux|Selector0~1_combout  = (\cpu|IR|Dout [2] & ((\cpu|regAddrMux|Selector2~0_combout ) # ((\cpu|regAddrMux|Selector0~0_combout  & \cpu|IR|Dout [8])))) # (!\cpu|IR|Dout [2] & (\cpu|regAddrMux|Selector0~0_combout  & (\cpu|IR|Dout [8])))

	.dataa(\cpu|IR|Dout [2]),
	.datab(\cpu|regAddrMux|Selector0~0_combout ),
	.datac(\cpu|IR|Dout [8]),
	.datad(\cpu|regAddrMux|Selector2~0_combout ),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector0~1 .lut_mask = 16'hEAC0;
defparam \cpu|regAddrMux|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneiv_lcell_comb \cpu|Registers|Mux26~2 (
// Equation(s):
// \cpu|Registers|Mux26~2_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R1|Dout [5]) # ((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|Registers|R0|Dout [5] & 
// !\cpu|regAddrMux|Selector1~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|Registers|R1|Dout [5]),
	.datac(\cpu|Registers|R0|Dout [5]),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux26~2 .lut_mask = 16'hAAD8;
defparam \cpu|Registers|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneiv_lcell_comb \cpu|Registers|Mux26~3 (
// Equation(s):
// \cpu|Registers|Mux26~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux26~2_combout  & (\cpu|Registers|R3|Dout [5])) # (!\cpu|Registers|Mux26~2_combout  & ((\cpu|Registers|R2|Dout [5]))))) # (!\cpu|regAddrMux|Selector1~0_combout  & 
// (((\cpu|Registers|Mux26~2_combout ))))

	.dataa(\cpu|Registers|R3|Dout [5]),
	.datab(\cpu|regAddrMux|Selector1~0_combout ),
	.datac(\cpu|Registers|R2|Dout [5]),
	.datad(\cpu|Registers|Mux26~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux26~3 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneiv_lcell_comb \cpu|Registers|Mux26~0 (
// Equation(s):
// \cpu|Registers|Mux26~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R6|Dout [5])) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R4|Dout [5])))))

	.dataa(\cpu|Registers|R6|Dout [5]),
	.datab(\cpu|Registers|R4|Dout [5]),
	.datac(\cpu|regAddrMux|Selector2~1_combout ),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux26~0 .lut_mask = 16'hFA0C;
defparam \cpu|Registers|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneiv_lcell_comb \cpu|Registers|Mux26~1 (
// Equation(s):
// \cpu|Registers|Mux26~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux26~0_combout  & (\cpu|Registers|R7|Dout [5])) # (!\cpu|Registers|Mux26~0_combout  & ((\cpu|Registers|R5|Dout [5]))))) # (!\cpu|regAddrMux|Selector2~1_combout  & 
// (((\cpu|Registers|Mux26~0_combout ))))

	.dataa(\cpu|Registers|R7|Dout [5]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R5|Dout [5]),
	.datad(\cpu|Registers|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux26~1 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneiv_lcell_comb \cpu|Registers|Mux26~4 (
// Equation(s):
// \cpu|Registers|Mux26~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux26~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux26~3_combout ))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(\cpu|Registers|Mux26~3_combout ),
	.datad(\cpu|Registers|Mux26~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux26~4 .lut_mask = 16'hFC30;
defparam \cpu|Registers|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneiv_lcell_comb \cpu|SR2mux|Dout[5]~8 (
// Equation(s):
// \cpu|SR2mux|Dout[5]~8_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux26~4_combout )))

	.dataa(\cpu|IR|Dout [4]),
	.datab(\cpu|isdu|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\cpu|Registers|Mux26~4_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[5]~8 .lut_mask = 16'hBB88;
defparam \cpu|SR2mux|Dout[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneiv_lcell_comb \cpu|PCgate|Dout[5]~43 (
// Equation(s):
// \cpu|PCgate|Dout[5]~43_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux10~4_combout  & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[5]~8_combout )))) # (!\cpu|isdu|ALUK [0] & (\cpu|isdu|ALUK [1] & ((!\cpu|Registers|Mux10~4_combout ))))

	.dataa(\cpu|isdu|ALUK [0]),
	.datab(\cpu|isdu|ALUK [1]),
	.datac(\cpu|SR2mux|Dout[5]~8_combout ),
	.datad(\cpu|Registers|Mux10~4_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[5]~43 .lut_mask = 16'hA844;
defparam \cpu|PCgate|Dout[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N1
cycloneiv_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N8
cycloneiv_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[5]~5 (
// Equation(s):
// \mem2io|Data_CPU_signal[5]~5_combout  = ((\mem2io|Equal0~4_combout  & ((\S[5]~input_o ))) # (!\mem2io|Equal0~4_combout  & (\Data[5]~input_o ))) # (!\mem2io|always0~0_combout )

	.dataa(\Data[5]~input_o ),
	.datab(\mem2io|always0~0_combout ),
	.datac(\S[5]~input_o ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[5]~5 .lut_mask = 16'hF3BB;
defparam \mem2io|Data_CPU_signal[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \cpu|MDR|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[5]~45_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[5] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneiv_lcell_comb \cpu|PCgate|Dout[5]~40 (
// Equation(s):
// \cpu|PCgate|Dout[5]~40_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [5] & ((\cpu|MDR|Dout [5]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [5]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [5]),
	.datac(\cpu|MDR|Dout [5]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[5]~40 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneiv_lcell_comb \cpu|PCgate|Dout[5]~41 (
// Equation(s):
// \cpu|PCgate|Dout[5]~41_combout  = (\cpu|PCgate|Dout[5]~40_combout  & ((\cpu|Add2~10_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datac(\cpu|Add2~10_combout ),
	.datad(\cpu|PCgate|Dout[5]~40_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[5]~41 .lut_mask = 16'hF300;
defparam \cpu|PCgate|Dout[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneiv_lcell_comb \cpu|PCgate|Dout[5]~42 (
// Equation(s):
// \cpu|PCgate|Dout[5]~42_combout  = (\cpu|isdu|WideOr26~combout  & ((!\cpu|alu|Add0~10_combout ) # (!\cpu|alu|Mux15~0_combout )))

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(gnd),
	.datad(\cpu|alu|Add0~10_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[5]~42 .lut_mask = 16'h22AA;
defparam \cpu|PCgate|Dout[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneiv_lcell_comb \cpu|PCgate|Dout[5]~44 (
// Equation(s):
// \cpu|PCgate|Dout[5]~44_combout  = (\mem2io|Data_CPU_signal[5]~5_combout  & (\cpu|PCgate|Dout[5]~41_combout  & ((\cpu|PCgate|Dout[5]~43_combout ) # (!\cpu|PCgate|Dout[5]~42_combout ))))

	.dataa(\cpu|PCgate|Dout[5]~43_combout ),
	.datab(\mem2io|Data_CPU_signal[5]~5_combout ),
	.datac(\cpu|PCgate|Dout[5]~41_combout ),
	.datad(\cpu|PCgate|Dout[5]~42_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[5]~44 .lut_mask = 16'h80C0;
defparam \cpu|PCgate|Dout[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneiv_lcell_comb \cpu|PCgate|Dout[5]~45 (
// Equation(s):
// \cpu|PCgate|Dout[5]~45_combout  = (\cpu|PCgate|Dout[5]~44_combout ) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(gnd),
	.datab(\cpu|PCgate|Dout[0]~24_combout ),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[5]~44_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[5]~45 .lut_mask = 16'hFF33;
defparam \cpu|PCgate|Dout[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \cpu|IR|Dout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[5]~45_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[5] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneiv_lcell_comb \cpu|isdu|SR2MUX~0 (
// Equation(s):
// \cpu|isdu|SR2MUX~0_combout  = (\cpu|IR|Dout [5] & ((\cpu|isdu|State.ADD~q ) # (\cpu|isdu|State.AND~q )))

	.dataa(\cpu|isdu|State.ADD~q ),
	.datab(\cpu|isdu|State.AND~q ),
	.datac(gnd),
	.datad(\cpu|IR|Dout [5]),
	.cin(gnd),
	.combout(\cpu|isdu|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|SR2MUX~0 .lut_mask = 16'hEE00;
defparam \cpu|isdu|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \cpu|Registers|R7|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[11] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N5
dffeas \cpu|Registers|R5|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[11] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \cpu|Registers|R6|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[11] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \cpu|Registers|R4|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[11] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneiv_lcell_comb \cpu|Registers|Mux20~0 (
// Equation(s):
// \cpu|Registers|Mux20~0_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [11]) # ((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|Registers|R4|Dout [11] & 
// !\cpu|regAddrMux|Selector2~1_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R6|Dout [11]),
	.datac(\cpu|Registers|R4|Dout [11]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux20~0 .lut_mask = 16'hAAD8;
defparam \cpu|Registers|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneiv_lcell_comb \cpu|Registers|Mux20~1 (
// Equation(s):
// \cpu|Registers|Mux20~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux20~0_combout  & (\cpu|Registers|R7|Dout [11])) # (!\cpu|Registers|Mux20~0_combout  & ((\cpu|Registers|R5|Dout [11]))))) # (!\cpu|regAddrMux|Selector2~1_combout  
// & (((\cpu|Registers|Mux20~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|Registers|R7|Dout [11]),
	.datac(\cpu|Registers|R5|Dout [11]),
	.datad(\cpu|Registers|Mux20~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux20~1 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \cpu|Registers|R3|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[11] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \cpu|Registers|R2|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[11] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \cpu|Registers|R1|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[11] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \cpu|Registers|R0|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[11] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneiv_lcell_comb \cpu|Registers|Mux20~2 (
// Equation(s):
// \cpu|Registers|Mux20~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [11])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [11])))))

	.dataa(\cpu|Registers|R1|Dout [11]),
	.datab(\cpu|regAddrMux|Selector1~0_combout ),
	.datac(\cpu|Registers|R0|Dout [11]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux20~2 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneiv_lcell_comb \cpu|Registers|Mux20~3 (
// Equation(s):
// \cpu|Registers|Mux20~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux20~2_combout  & (\cpu|Registers|R3|Dout [11])) # (!\cpu|Registers|Mux20~2_combout  & ((\cpu|Registers|R2|Dout [11]))))) # (!\cpu|regAddrMux|Selector1~0_combout  
// & (((\cpu|Registers|Mux20~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [11]),
	.datac(\cpu|Registers|R2|Dout [11]),
	.datad(\cpu|Registers|Mux20~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux20~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneiv_lcell_comb \cpu|Registers|Mux20~4 (
// Equation(s):
// \cpu|Registers|Mux20~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux20~1_combout )) # (!\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux20~3_combout )))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(\cpu|Registers|Mux20~1_combout ),
	.datad(\cpu|Registers|Mux20~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux20~4 .lut_mask = 16'hF3C0;
defparam \cpu|Registers|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneiv_lcell_comb \cpu|SR2mux|Dout[11]~14 (
// Equation(s):
// \cpu|SR2mux|Dout[11]~14_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux20~4_combout )))

	.dataa(\cpu|IR|Dout [4]),
	.datab(gnd),
	.datac(\cpu|isdu|SR2MUX~0_combout ),
	.datad(\cpu|Registers|Mux20~4_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[11]~14 .lut_mask = 16'hAFA0;
defparam \cpu|SR2mux|Dout[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneiv_lcell_comb \cpu|Registers|Mux4~0 (
// Equation(s):
// \cpu|Registers|Mux4~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [11]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [11]))))

	.dataa(\cpu|Registers|R4|Dout [11]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R6|Dout [11]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux4~0 .lut_mask = 16'hFC22;
defparam \cpu|Registers|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneiv_lcell_comb \cpu|Registers|Mux4~1 (
// Equation(s):
// \cpu|Registers|Mux4~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux4~0_combout  & ((\cpu|Registers|R7|Dout [11]))) # (!\cpu|Registers|Mux4~0_combout  & (\cpu|Registers|R5|Dout [11])))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux4~0_combout ))))

	.dataa(\cpu|Registers|R5|Dout [11]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R7|Dout [11]),
	.datad(\cpu|Registers|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux4~1 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneiv_lcell_comb \cpu|Registers|Mux4~2 (
// Equation(s):
// \cpu|Registers|Mux4~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|Registers|R1|Dout [11]) # (\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R0|Dout [11] & 
// ((!\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R0|Dout [11]),
	.datac(\cpu|Registers|R1|Dout [11]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux4~2 .lut_mask = 16'hAAE4;
defparam \cpu|Registers|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneiv_lcell_comb \cpu|Registers|Mux4~3 (
// Equation(s):
// \cpu|Registers|Mux4~3_combout  = (\cpu|Registers|Mux4~2_combout  & (((\cpu|Registers|R3|Dout [11]) # (!\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|Registers|Mux4~2_combout  & (\cpu|Registers|R2|Dout [11] & ((\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|Registers|Mux4~2_combout ),
	.datab(\cpu|Registers|R2|Dout [11]),
	.datac(\cpu|Registers|R3|Dout [11]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux4~3 .lut_mask = 16'hE4AA;
defparam \cpu|Registers|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneiv_lcell_comb \cpu|Registers|Mux4~4 (
// Equation(s):
// \cpu|Registers|Mux4~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux4~1_combout )) # (!\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux4~3_combout )))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector6~1_combout ),
	.datac(\cpu|Registers|Mux4~1_combout ),
	.datad(\cpu|Registers|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux4~4 .lut_mask = 16'hF3C0;
defparam \cpu|Registers|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneiv_lcell_comb \cpu|ALUgate|Dout[11]~16 (
// Equation(s):
// \cpu|ALUgate|Dout[11]~16_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux4~4_combout  & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[11]~14_combout ))))

	.dataa(\cpu|isdu|ALUK [0]),
	.datab(\cpu|isdu|ALUK [1]),
	.datac(\cpu|SR2mux|Dout[11]~14_combout ),
	.datad(\cpu|Registers|Mux4~4_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[11]~16 .lut_mask = 16'hA800;
defparam \cpu|ALUgate|Dout[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N1
cycloneiv_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
cycloneiv_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[11]~11 (
// Equation(s):
// \mem2io|Data_CPU_signal[11]~11_combout  = ((\mem2io|Equal0~4_combout  & (\S[11]~input_o )) # (!\mem2io|Equal0~4_combout  & ((\Data[11]~input_o )))) # (!\mem2io|always0~0_combout )

	.dataa(\mem2io|Equal0~4_combout ),
	.datab(\S[11]~input_o ),
	.datac(\Data[11]~input_o ),
	.datad(\mem2io|always0~0_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[11]~11 .lut_mask = 16'hD8FF;
defparam \mem2io|Data_CPU_signal[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneiv_lcell_comb \cpu|Add1~16 (
// Equation(s):
// \cpu|Add1~16_combout  = (\cpu|Add1~13_combout ) # ((\cpu|PC|Dout [11] & \cpu|isdu|WideOr24~0_combout ))

	.dataa(\cpu|PC|Dout [11]),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(\cpu|Add1~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~16 .lut_mask = 16'hF8F8;
defparam \cpu|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneiv_lcell_comb \cpu|Add1~15 (
// Equation(s):
// \cpu|Add1~15_combout  = (\cpu|PC|Dout [11] & ((\cpu|isdu|State.BR~q ) # ((\cpu|isdu|State.JSR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|PC|Dout [11]),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~15 .lut_mask = 16'hAAA8;
defparam \cpu|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneiv_lcell_comb \cpu|PC|Dout[11]~38 (
// Equation(s):
// \cpu|PC|Dout[11]~38_combout  = (\cpu|Add1~16_combout  & ((\cpu|Add1~15_combout  & (\cpu|PC|Dout[10]~37  & VCC)) # (!\cpu|Add1~15_combout  & (!\cpu|PC|Dout[10]~37 )))) # (!\cpu|Add1~16_combout  & ((\cpu|Add1~15_combout  & (!\cpu|PC|Dout[10]~37 )) # 
// (!\cpu|Add1~15_combout  & ((\cpu|PC|Dout[10]~37 ) # (GND)))))
// \cpu|PC|Dout[11]~39  = CARRY((\cpu|Add1~16_combout  & (!\cpu|Add1~15_combout  & !\cpu|PC|Dout[10]~37 )) # (!\cpu|Add1~16_combout  & ((!\cpu|PC|Dout[10]~37 ) # (!\cpu|Add1~15_combout ))))

	.dataa(\cpu|Add1~16_combout ),
	.datab(\cpu|Add1~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[10]~37 ),
	.combout(\cpu|PC|Dout[11]~38_combout ),
	.cout(\cpu|PC|Dout[11]~39 ));
// synopsys translate_off
defparam \cpu|PC|Dout[11]~38 .lut_mask = 16'h9617;
defparam \cpu|PC|Dout[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneiv_lcell_comb \cpu|PC|Dout[11]~feeder (
// Equation(s):
// \cpu|PC|Dout[11]~feeder_combout  = \cpu|PC|Dout[11]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[11]~38_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneiv_lcell_comb \cpu|PCmux|Mux4~0 (
// Equation(s):
// \cpu|PCmux|Mux4~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux20~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[11]~63_combout )))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux20~4_combout ),
	.datad(\cpu|PCgate|Dout[11]~63_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux4~0 .lut_mask = 16'hF5A0;
defparam \cpu|PCmux|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \cpu|PC|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[11]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux4~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[11] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \cpu|MDR|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[11] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneiv_lcell_comb \cpu|PCgate|Dout[11]~61 (
// Equation(s):
// \cpu|PCgate|Dout[11]~61_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [11] & ((\cpu|MDR|Dout [11]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [11]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [11]),
	.datac(\cpu|MDR|Dout [11]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[11]~61 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneiv_lcell_comb \cpu|Add2~22 (
// Equation(s):
// \cpu|Add2~22_combout  = (\cpu|IR|Dout [5] & ((\cpu|Registers|Mux20~4_combout  & (\cpu|Add2~21  & VCC)) # (!\cpu|Registers|Mux20~4_combout  & (!\cpu|Add2~21 )))) # (!\cpu|IR|Dout [5] & ((\cpu|Registers|Mux20~4_combout  & (!\cpu|Add2~21 )) # 
// (!\cpu|Registers|Mux20~4_combout  & ((\cpu|Add2~21 ) # (GND)))))
// \cpu|Add2~23  = CARRY((\cpu|IR|Dout [5] & (!\cpu|Registers|Mux20~4_combout  & !\cpu|Add2~21 )) # (!\cpu|IR|Dout [5] & ((!\cpu|Add2~21 ) # (!\cpu|Registers|Mux20~4_combout ))))

	.dataa(\cpu|IR|Dout [5]),
	.datab(\cpu|Registers|Mux20~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~21 ),
	.combout(\cpu|Add2~22_combout ),
	.cout(\cpu|Add2~23 ));
// synopsys translate_off
defparam \cpu|Add2~22 .lut_mask = 16'h9617;
defparam \cpu|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneiv_lcell_comb \cpu|PCgate|Dout[11]~62 (
// Equation(s):
// \cpu|PCgate|Dout[11]~62_combout  = (\mem2io|Data_CPU_signal[11]~11_combout  & (\cpu|PCgate|Dout[11]~61_combout  & ((\cpu|Add2~22_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\mem2io|Data_CPU_signal[11]~11_combout ),
	.datab(\cpu|PCgate|Dout[11]~61_combout ),
	.datac(\cpu|Add2~22_combout ),
	.datad(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[11]~62 .lut_mask = 16'h8088;
defparam \cpu|PCgate|Dout[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneiv_lcell_comb \cpu|alu|Mux4~8 (
// Equation(s):
// \cpu|alu|Mux4~8_combout  = (!\cpu|isdu|State.STR2~q  & (!\cpu|isdu|State.AND~q  & (\cpu|isdu|State.NOT~q  & !\cpu|Registers|Mux4~4_combout )))

	.dataa(\cpu|isdu|State.STR2~q ),
	.datab(\cpu|isdu|State.AND~q ),
	.datac(\cpu|isdu|State.NOT~q ),
	.datad(\cpu|Registers|Mux4~4_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux4~8 .lut_mask = 16'h0010;
defparam \cpu|alu|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneiv_lcell_comb \cpu|alu|Add0~22 (
// Equation(s):
// \cpu|alu|Add0~22_combout  = (\cpu|SR2mux|Dout[11]~14_combout  & ((\cpu|Registers|Mux4~4_combout  & (\cpu|alu|Add0~21  & VCC)) # (!\cpu|Registers|Mux4~4_combout  & (!\cpu|alu|Add0~21 )))) # (!\cpu|SR2mux|Dout[11]~14_combout  & 
// ((\cpu|Registers|Mux4~4_combout  & (!\cpu|alu|Add0~21 )) # (!\cpu|Registers|Mux4~4_combout  & ((\cpu|alu|Add0~21 ) # (GND)))))
// \cpu|alu|Add0~23  = CARRY((\cpu|SR2mux|Dout[11]~14_combout  & (!\cpu|Registers|Mux4~4_combout  & !\cpu|alu|Add0~21 )) # (!\cpu|SR2mux|Dout[11]~14_combout  & ((!\cpu|alu|Add0~21 ) # (!\cpu|Registers|Mux4~4_combout ))))

	.dataa(\cpu|SR2mux|Dout[11]~14_combout ),
	.datab(\cpu|Registers|Mux4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~21 ),
	.combout(\cpu|alu|Add0~22_combout ),
	.cout(\cpu|alu|Add0~23 ));
// synopsys translate_off
defparam \cpu|alu|Add0~22 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneiv_lcell_comb \cpu|ALUgate|Dout[11]~17 (
// Equation(s):
// \cpu|ALUgate|Dout[11]~17_combout  = (\cpu|alu|Mux4~8_combout ) # (((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~22_combout )) # (!\cpu|isdu|WideOr26~combout ))

	.dataa(\cpu|alu|Mux4~8_combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(\cpu|isdu|WideOr26~combout ),
	.datad(\cpu|alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[11]~17 .lut_mask = 16'hEFAF;
defparam \cpu|ALUgate|Dout[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneiv_lcell_comb \cpu|PCgate|Dout[11]~63 (
// Equation(s):
// \cpu|PCgate|Dout[11]~63_combout  = ((\cpu|PCgate|Dout[11]~62_combout  & ((\cpu|ALUgate|Dout[11]~16_combout ) # (\cpu|ALUgate|Dout[11]~17_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|PCgate|Dout[0]~24_combout ),
	.datab(\cpu|ALUgate|Dout[11]~16_combout ),
	.datac(\cpu|PCgate|Dout[11]~62_combout ),
	.datad(\cpu|ALUgate|Dout[11]~17_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[11]~63 .lut_mask = 16'hF5D5;
defparam \cpu|PCgate|Dout[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \cpu|IR|Dout[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[11] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneiv_lcell_comb \cpu|regAddrMux|Selector6~1 (
// Equation(s):
// \cpu|regAddrMux|Selector6~1_combout  = (\cpu|regAddrMux|Selector8~0_combout  & ((\cpu|regAddrMux|Selector6~0_combout  & (\cpu|IR|Dout [11])) # (!\cpu|regAddrMux|Selector6~0_combout  & ((\cpu|IR|Dout [8])))))

	.dataa(\cpu|regAddrMux|Selector6~0_combout ),
	.datab(\cpu|IR|Dout [11]),
	.datac(\cpu|IR|Dout [8]),
	.datad(\cpu|regAddrMux|Selector8~0_combout ),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector6~1 .lut_mask = 16'hD800;
defparam \cpu|regAddrMux|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneiv_lcell_comb \cpu|Registers|Mux11~0 (
// Equation(s):
// \cpu|Registers|Mux11~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [4]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [4]))))

	.dataa(\cpu|Registers|R4|Dout [4]),
	.datab(\cpu|Registers|R6|Dout [4]),
	.datac(\cpu|regAddrMux|Selector8~1_combout ),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux11~0 .lut_mask = 16'hFC0A;
defparam \cpu|Registers|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneiv_lcell_comb \cpu|Registers|Mux11~1 (
// Equation(s):
// \cpu|Registers|Mux11~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux11~0_combout  & (\cpu|Registers|R7|Dout [4])) # (!\cpu|Registers|Mux11~0_combout  & ((\cpu|Registers|R5|Dout [4]))))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux11~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R7|Dout [4]),
	.datac(\cpu|Registers|R5|Dout [4]),
	.datad(\cpu|Registers|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux11~1 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneiv_lcell_comb \cpu|Registers|Mux11~2 (
// Equation(s):
// \cpu|Registers|Mux11~2_combout  = (\cpu|regAddrMux|Selector7~0_combout  & (((\cpu|regAddrMux|Selector8~1_combout )))) # (!\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|R1|Dout [4]))) # 
// (!\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R0|Dout [4]))))

	.dataa(\cpu|Registers|R0|Dout [4]),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R1|Dout [4]),
	.datad(\cpu|regAddrMux|Selector8~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux11~2 .lut_mask = 16'hFC22;
defparam \cpu|Registers|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneiv_lcell_comb \cpu|Registers|Mux11~3 (
// Equation(s):
// \cpu|Registers|Mux11~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux11~2_combout  & ((\cpu|Registers|R3|Dout [4]))) # (!\cpu|Registers|Mux11~2_combout  & (\cpu|Registers|R2|Dout [4])))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux11~2_combout ))))

	.dataa(\cpu|Registers|R2|Dout [4]),
	.datab(\cpu|Registers|R3|Dout [4]),
	.datac(\cpu|regAddrMux|Selector7~0_combout ),
	.datad(\cpu|Registers|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux11~3 .lut_mask = 16'hCFA0;
defparam \cpu|Registers|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneiv_lcell_comb \cpu|Registers|Mux11~4 (
// Equation(s):
// \cpu|Registers|Mux11~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux11~1_combout )) # (!\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux11~3_combout )))

	.dataa(\cpu|regAddrMux|Selector6~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux11~1_combout ),
	.datad(\cpu|Registers|Mux11~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux11~4 .lut_mask = 16'hF5A0;
defparam \cpu|Registers|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneiv_lcell_comb \cpu|ALUgate|Dout[4]~4 (
// Equation(s):
// \cpu|ALUgate|Dout[4]~4_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux11~4_combout  & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[4]~7_combout ))))

	.dataa(\cpu|isdu|ALUK [0]),
	.datab(\cpu|Registers|Mux11~4_combout ),
	.datac(\cpu|isdu|ALUK [1]),
	.datad(\cpu|SR2mux|Dout[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[4]~4 .lut_mask = 16'h8880;
defparam \cpu|ALUgate|Dout[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \cpu|MDR|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[4]~39_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[4] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneiv_lcell_comb \cpu|PCgate|Dout[4]~37 (
// Equation(s):
// \cpu|PCgate|Dout[4]~37_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [4] & ((\cpu|MDR|Dout [4]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [4]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [4]),
	.datac(\cpu|MDR|Dout [4]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[4]~37 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiv_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N8
cycloneiv_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[4]~4 (
// Equation(s):
// \mem2io|Data_CPU_signal[4]~4_combout  = ((\mem2io|Equal0~4_combout  & (\S[4]~input_o )) # (!\mem2io|Equal0~4_combout  & ((\Data[4]~input_o )))) # (!\mem2io|always0~0_combout )

	.dataa(\S[4]~input_o ),
	.datab(\mem2io|always0~0_combout ),
	.datac(\Data[4]~input_o ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[4]~4 .lut_mask = 16'hBBF3;
defparam \mem2io|Data_CPU_signal[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneiv_lcell_comb \cpu|PCgate|Dout[4]~38 (
// Equation(s):
// \cpu|PCgate|Dout[4]~38_combout  = (\cpu|PCgate|Dout[4]~37_combout  & (\mem2io|Data_CPU_signal[4]~4_combout  & ((\cpu|Add2~8_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\cpu|PCgate|Dout[4]~37_combout ),
	.datab(\mem2io|Data_CPU_signal[4]~4_combout ),
	.datac(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datad(\cpu|Add2~8_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[4]~38 .lut_mask = 16'h8808;
defparam \cpu|PCgate|Dout[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneiv_lcell_comb \cpu|alu|Mux11~8 (
// Equation(s):
// \cpu|alu|Mux11~8_combout  = (!\cpu|isdu|State.AND~q  & (!\cpu|isdu|State.STR2~q  & (!\cpu|Registers|Mux11~4_combout  & \cpu|isdu|State.NOT~q )))

	.dataa(\cpu|isdu|State.AND~q ),
	.datab(\cpu|isdu|State.STR2~q ),
	.datac(\cpu|Registers|Mux11~4_combout ),
	.datad(\cpu|isdu|State.NOT~q ),
	.cin(gnd),
	.combout(\cpu|alu|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux11~8 .lut_mask = 16'h0100;
defparam \cpu|alu|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneiv_lcell_comb \cpu|ALUgate|Dout[4]~5 (
// Equation(s):
// \cpu|ALUgate|Dout[4]~5_combout  = ((\cpu|alu|Mux11~8_combout ) # ((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~8_combout ))) # (!\cpu|isdu|WideOr26~combout )

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(\cpu|alu|Mux11~8_combout ),
	.datad(\cpu|alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[4]~5 .lut_mask = 16'hFDF5;
defparam \cpu|ALUgate|Dout[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneiv_lcell_comb \cpu|PCgate|Dout[4]~39 (
// Equation(s):
// \cpu|PCgate|Dout[4]~39_combout  = ((\cpu|PCgate|Dout[4]~38_combout  & ((\cpu|ALUgate|Dout[4]~4_combout ) # (\cpu|ALUgate|Dout[4]~5_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|ALUgate|Dout[4]~4_combout ),
	.datab(\cpu|PCgate|Dout[0]~24_combout ),
	.datac(\cpu|PCgate|Dout[4]~38_combout ),
	.datad(\cpu|ALUgate|Dout[4]~5_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[4]~39 .lut_mask = 16'hF3B3;
defparam \cpu|PCgate|Dout[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneiv_lcell_comb \cpu|IR|Dout[4]~feeder (
// Equation(s):
// \cpu|IR|Dout[4]~feeder_combout  = \cpu|PCgate|Dout[4]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[4]~39_combout ),
	.cin(gnd),
	.combout(\cpu|IR|Dout[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|IR|Dout[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|IR|Dout[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \cpu|IR|Dout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|IR|Dout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[4] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \cpu|Registers|R3|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[14]~72_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[14] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \cpu|Registers|R2|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[14] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \cpu|Registers|R1|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[14] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \cpu|Registers|R0|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[14] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneiv_lcell_comb \cpu|Registers|Mux17~2 (
// Equation(s):
// \cpu|Registers|Mux17~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [14])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [14])))))

	.dataa(\cpu|Registers|R1|Dout [14]),
	.datab(\cpu|regAddrMux|Selector1~0_combout ),
	.datac(\cpu|Registers|R0|Dout [14]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux17~2 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneiv_lcell_comb \cpu|Registers|Mux17~3 (
// Equation(s):
// \cpu|Registers|Mux17~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux17~2_combout  & (\cpu|Registers|R3|Dout [14])) # (!\cpu|Registers|Mux17~2_combout  & ((\cpu|Registers|R2|Dout [14]))))) # (!\cpu|regAddrMux|Selector1~0_combout  
// & (((\cpu|Registers|Mux17~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [14]),
	.datac(\cpu|Registers|R2|Dout [14]),
	.datad(\cpu|Registers|Mux17~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux17~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N7
dffeas \cpu|Registers|R5|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[14] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \cpu|Registers|R7|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[14] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneiv_lcell_comb \cpu|Registers|R6|Dout[14]~feeder (
// Equation(s):
// \cpu|Registers|R6|Dout[14]~feeder_combout  = \cpu|PCgate|Dout[14]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PCgate|Dout[14]~72_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|R6|Dout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|Registers|R6|Dout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \cpu|Registers|R6|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R6|Dout[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[14] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \cpu|Registers|R4|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[14] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneiv_lcell_comb \cpu|Registers|Mux17~0 (
// Equation(s):
// \cpu|Registers|Mux17~0_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [14]) # ((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|Registers|R4|Dout [14] & 
// !\cpu|regAddrMux|Selector2~1_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R6|Dout [14]),
	.datac(\cpu|Registers|R4|Dout [14]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux17~0 .lut_mask = 16'hAAD8;
defparam \cpu|Registers|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneiv_lcell_comb \cpu|Registers|Mux17~1 (
// Equation(s):
// \cpu|Registers|Mux17~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux17~0_combout  & ((\cpu|Registers|R7|Dout [14]))) # (!\cpu|Registers|Mux17~0_combout  & (\cpu|Registers|R5|Dout [14])))) # (!\cpu|regAddrMux|Selector2~1_combout  
// & (((\cpu|Registers|Mux17~0_combout ))))

	.dataa(\cpu|Registers|R5|Dout [14]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R7|Dout [14]),
	.datad(\cpu|Registers|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux17~1 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneiv_lcell_comb \cpu|Registers|Mux17~4 (
// Equation(s):
// \cpu|Registers|Mux17~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux17~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux17~3_combout ))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(\cpu|Registers|Mux17~3_combout ),
	.datad(\cpu|Registers|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux17~4 .lut_mask = 16'hFC30;
defparam \cpu|Registers|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneiv_lcell_comb \cpu|SR2mux|Dout[14]~17 (
// Equation(s):
// \cpu|SR2mux|Dout[14]~17_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux17~4_combout )))

	.dataa(gnd),
	.datab(\cpu|IR|Dout [4]),
	.datac(\cpu|Registers|Mux17~4_combout ),
	.datad(\cpu|isdu|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[14]~17 .lut_mask = 16'hCCF0;
defparam \cpu|SR2mux|Dout[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneiv_lcell_comb \cpu|Registers|Mux1~0 (
// Equation(s):
// \cpu|Registers|Mux1~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R6|Dout [14])) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R4|Dout [14])))))

	.dataa(\cpu|Registers|R6|Dout [14]),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R4|Dout [14]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux1~0 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneiv_lcell_comb \cpu|Registers|Mux1~1 (
// Equation(s):
// \cpu|Registers|Mux1~1_combout  = (\cpu|Registers|Mux1~0_combout  & (((\cpu|Registers|R7|Dout [14]) # (!\cpu|regAddrMux|Selector8~1_combout )))) # (!\cpu|Registers|Mux1~0_combout  & (\cpu|Registers|R5|Dout [14] & ((\cpu|regAddrMux|Selector8~1_combout ))))

	.dataa(\cpu|Registers|R5|Dout [14]),
	.datab(\cpu|Registers|R7|Dout [14]),
	.datac(\cpu|Registers|Mux1~0_combout ),
	.datad(\cpu|regAddrMux|Selector8~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux1~1 .lut_mask = 16'hCAF0;
defparam \cpu|Registers|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneiv_lcell_comb \cpu|Registers|Mux1~2 (
// Equation(s):
// \cpu|Registers|Mux1~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout ) # ((\cpu|Registers|R1|Dout [14])))) # (!\cpu|regAddrMux|Selector8~1_combout  & (!\cpu|regAddrMux|Selector7~0_combout  & 
// ((\cpu|Registers|R0|Dout [14]))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R1|Dout [14]),
	.datad(\cpu|Registers|R0|Dout [14]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux1~2 .lut_mask = 16'hB9A8;
defparam \cpu|Registers|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneiv_lcell_comb \cpu|Registers|Mux1~3 (
// Equation(s):
// \cpu|Registers|Mux1~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux1~2_combout  & (\cpu|Registers|R3|Dout [14])) # (!\cpu|Registers|Mux1~2_combout  & ((\cpu|Registers|R2|Dout [14]))))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux1~2_combout ))))

	.dataa(\cpu|Registers|R3|Dout [14]),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R2|Dout [14]),
	.datad(\cpu|Registers|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux1~3 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneiv_lcell_comb \cpu|Registers|Mux1~4 (
// Equation(s):
// \cpu|Registers|Mux1~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux1~1_combout )) # (!\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux1~3_combout )))

	.dataa(\cpu|regAddrMux|Selector6~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux1~1_combout ),
	.datad(\cpu|Registers|Mux1~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux1~4 .lut_mask = 16'hF5A0;
defparam \cpu|Registers|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneiv_lcell_comb \cpu|ALUgate|Dout[14]~22 (
// Equation(s):
// \cpu|ALUgate|Dout[14]~22_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux1~4_combout  & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[14]~17_combout ))))

	.dataa(\cpu|isdu|ALUK [0]),
	.datab(\cpu|isdu|ALUK [1]),
	.datac(\cpu|SR2mux|Dout[14]~17_combout ),
	.datad(\cpu|Registers|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[14]~22 .lut_mask = 16'hA800;
defparam \cpu|ALUgate|Dout[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \cpu|MDR|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[14] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneiv_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_combout  = (\cpu|PC|Dout [14] & ((\cpu|isdu|State.JSR~q ) # ((\cpu|isdu|State.LoadPC4~q ) # (\cpu|isdu|State.BR~q ))))

	.dataa(\cpu|isdu|State.JSR~q ),
	.datab(\cpu|isdu|State.LoadPC4~q ),
	.datac(\cpu|PC|Dout [14]),
	.datad(\cpu|isdu|State.BR~q ),
	.cin(gnd),
	.combout(\cpu|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~21 .lut_mask = 16'hF0E0;
defparam \cpu|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneiv_lcell_comb \cpu|Add1~22 (
// Equation(s):
// \cpu|Add1~22_combout  = (\cpu|Add1~13_combout ) # ((\cpu|PC|Dout [14] & \cpu|isdu|WideOr24~0_combout ))

	.dataa(\cpu|PC|Dout [14]),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(gnd),
	.datad(\cpu|Add1~13_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~22 .lut_mask = 16'hFF88;
defparam \cpu|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneiv_lcell_comb \cpu|Add1~20 (
// Equation(s):
// \cpu|Add1~20_combout  = (\cpu|Add1~13_combout ) # ((\cpu|isdu|WideOr24~0_combout  & \cpu|PC|Dout [13]))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(\cpu|Add1~13_combout ),
	.datac(\cpu|PC|Dout [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~20 .lut_mask = 16'hECEC;
defparam \cpu|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneiv_lcell_comb \cpu|Add1~18 (
// Equation(s):
// \cpu|Add1~18_combout  = (\cpu|Add1~13_combout ) # ((\cpu|PC|Dout [12] & \cpu|isdu|WideOr24~0_combout ))

	.dataa(\cpu|PC|Dout [12]),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(\cpu|Add1~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~18 .lut_mask = 16'hF8F8;
defparam \cpu|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneiv_lcell_comb \cpu|PC|Dout[12]~40 (
// Equation(s):
// \cpu|PC|Dout[12]~40_combout  = ((\cpu|Add1~17_combout  $ (\cpu|Add1~18_combout  $ (!\cpu|PC|Dout[11]~39 )))) # (GND)
// \cpu|PC|Dout[12]~41  = CARRY((\cpu|Add1~17_combout  & ((\cpu|Add1~18_combout ) # (!\cpu|PC|Dout[11]~39 ))) # (!\cpu|Add1~17_combout  & (\cpu|Add1~18_combout  & !\cpu|PC|Dout[11]~39 )))

	.dataa(\cpu|Add1~17_combout ),
	.datab(\cpu|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[11]~39 ),
	.combout(\cpu|PC|Dout[12]~40_combout ),
	.cout(\cpu|PC|Dout[12]~41 ));
// synopsys translate_off
defparam \cpu|PC|Dout[12]~40 .lut_mask = 16'h698E;
defparam \cpu|PC|Dout[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneiv_lcell_comb \cpu|PC|Dout[12]~feeder (
// Equation(s):
// \cpu|PC|Dout[12]~feeder_combout  = \cpu|PC|Dout[12]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[12]~40_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \cpu|Registers|R3|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[12] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \cpu|Registers|R2|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[12] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \cpu|Registers|R1|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[12] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \cpu|Registers|R0|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[12] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneiv_lcell_comb \cpu|Registers|Mux19~2 (
// Equation(s):
// \cpu|Registers|Mux19~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [12])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [12])))))

	.dataa(\cpu|Registers|R1|Dout [12]),
	.datab(\cpu|regAddrMux|Selector1~0_combout ),
	.datac(\cpu|Registers|R0|Dout [12]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux19~2 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneiv_lcell_comb \cpu|Registers|Mux19~3 (
// Equation(s):
// \cpu|Registers|Mux19~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux19~2_combout  & (\cpu|Registers|R3|Dout [12])) # (!\cpu|Registers|Mux19~2_combout  & ((\cpu|Registers|R2|Dout [12]))))) # (!\cpu|regAddrMux|Selector1~0_combout  
// & (((\cpu|Registers|Mux19~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [12]),
	.datac(\cpu|Registers|R2|Dout [12]),
	.datad(\cpu|Registers|Mux19~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux19~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \cpu|Registers|R5|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[12] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \cpu|Registers|R7|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[12] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneiv_lcell_comb \cpu|Registers|R6|Dout[12]~feeder (
// Equation(s):
// \cpu|Registers|R6|Dout[12]~feeder_combout  = \cpu|PCgate|Dout[12]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[12]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R6|Dout[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[12]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R6|Dout[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \cpu|Registers|R6|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R6|Dout[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[12] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \cpu|Registers|R4|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[12] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneiv_lcell_comb \cpu|Registers|Mux19~0 (
// Equation(s):
// \cpu|Registers|Mux19~0_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [12]) # ((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|Registers|R4|Dout [12] & 
// !\cpu|regAddrMux|Selector2~1_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R6|Dout [12]),
	.datac(\cpu|Registers|R4|Dout [12]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux19~0 .lut_mask = 16'hAAD8;
defparam \cpu|Registers|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneiv_lcell_comb \cpu|Registers|Mux19~1 (
// Equation(s):
// \cpu|Registers|Mux19~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux19~0_combout  & ((\cpu|Registers|R7|Dout [12]))) # (!\cpu|Registers|Mux19~0_combout  & (\cpu|Registers|R5|Dout [12])))) # (!\cpu|regAddrMux|Selector2~1_combout  
// & (((\cpu|Registers|Mux19~0_combout ))))

	.dataa(\cpu|Registers|R5|Dout [12]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R7|Dout [12]),
	.datad(\cpu|Registers|Mux19~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux19~1 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneiv_lcell_comb \cpu|Registers|Mux19~4 (
// Equation(s):
// \cpu|Registers|Mux19~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux19~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux19~3_combout ))

	.dataa(gnd),
	.datab(\cpu|Registers|Mux19~3_combout ),
	.datac(\cpu|regAddrMux|Selector0~1_combout ),
	.datad(\cpu|Registers|Mux19~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux19~4 .lut_mask = 16'hFC0C;
defparam \cpu|Registers|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneiv_lcell_comb \cpu|PCmux|Mux3~0 (
// Equation(s):
// \cpu|PCmux|Mux3~0_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux19~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & ((\cpu|PCgate|Dout[12]~66_combout )))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux19~4_combout ),
	.datad(\cpu|PCgate|Dout[12]~66_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux3~0 .lut_mask = 16'hF5A0;
defparam \cpu|PCmux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \cpu|PC|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[12]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux3~0_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[12] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneiv_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_combout  = (\cpu|PC|Dout [12] & ((\cpu|isdu|State.BR~q ) # ((\cpu|isdu|State.JSR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|PC|Dout [12]),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|isdu|State.JSR~q ),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~17 .lut_mask = 16'hAAA8;
defparam \cpu|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneiv_lcell_comb \cpu|PC|Dout[13]~42 (
// Equation(s):
// \cpu|PC|Dout[13]~42_combout  = (\cpu|Add1~19_combout  & ((\cpu|Add1~20_combout  & (\cpu|PC|Dout[12]~41  & VCC)) # (!\cpu|Add1~20_combout  & (!\cpu|PC|Dout[12]~41 )))) # (!\cpu|Add1~19_combout  & ((\cpu|Add1~20_combout  & (!\cpu|PC|Dout[12]~41 )) # 
// (!\cpu|Add1~20_combout  & ((\cpu|PC|Dout[12]~41 ) # (GND)))))
// \cpu|PC|Dout[13]~43  = CARRY((\cpu|Add1~19_combout  & (!\cpu|Add1~20_combout  & !\cpu|PC|Dout[12]~41 )) # (!\cpu|Add1~19_combout  & ((!\cpu|PC|Dout[12]~41 ) # (!\cpu|Add1~20_combout ))))

	.dataa(\cpu|Add1~19_combout ),
	.datab(\cpu|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[12]~41 ),
	.combout(\cpu|PC|Dout[13]~42_combout ),
	.cout(\cpu|PC|Dout[13]~43 ));
// synopsys translate_off
defparam \cpu|PC|Dout[13]~42 .lut_mask = 16'h9617;
defparam \cpu|PC|Dout[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneiv_lcell_comb \cpu|PC|Dout[13]~feeder (
// Equation(s):
// \cpu|PC|Dout[13]~feeder_combout  = \cpu|PC|Dout[13]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[13]~42_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \cpu|Registers|R3|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[13]~69_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[13] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N15
dffeas \cpu|Registers|R2|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[13]~69_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[13] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \cpu|Registers|R1|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[13]~69_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[13] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \cpu|Registers|R0|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[13]~69_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[13] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneiv_lcell_comb \cpu|Registers|Mux18~2 (
// Equation(s):
// \cpu|Registers|Mux18~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [13])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [13])))))

	.dataa(\cpu|Registers|R1|Dout [13]),
	.datab(\cpu|regAddrMux|Selector1~0_combout ),
	.datac(\cpu|Registers|R0|Dout [13]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux18~2 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneiv_lcell_comb \cpu|Registers|Mux18~3 (
// Equation(s):
// \cpu|Registers|Mux18~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux18~2_combout  & (\cpu|Registers|R3|Dout [13])) # (!\cpu|Registers|Mux18~2_combout  & ((\cpu|Registers|R2|Dout [13]))))) # (!\cpu|regAddrMux|Selector1~0_combout  
// & (((\cpu|Registers|Mux18~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [13]),
	.datac(\cpu|Registers|R2|Dout [13]),
	.datad(\cpu|Registers|Mux18~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux18~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \cpu|Registers|R5|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[13]~69_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[13] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \cpu|Registers|R7|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[13]~69_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[13] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneiv_lcell_comb \cpu|Registers|R6|Dout[13]~feeder (
// Equation(s):
// \cpu|Registers|R6|Dout[13]~feeder_combout  = \cpu|PCgate|Dout[13]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[13]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R6|Dout[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[13]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R6|Dout[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N31
dffeas \cpu|Registers|R6|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R6|Dout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[13] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \cpu|Registers|R4|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[13]~69_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[13] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneiv_lcell_comb \cpu|Registers|Mux18~0 (
// Equation(s):
// \cpu|Registers|Mux18~0_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R6|Dout [13]) # ((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|Registers|R4|Dout [13] & 
// !\cpu|regAddrMux|Selector2~1_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R6|Dout [13]),
	.datac(\cpu|Registers|R4|Dout [13]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux18~0 .lut_mask = 16'hAAD8;
defparam \cpu|Registers|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneiv_lcell_comb \cpu|Registers|Mux18~1 (
// Equation(s):
// \cpu|Registers|Mux18~1_combout  = (\cpu|Registers|Mux18~0_combout  & (((\cpu|Registers|R7|Dout [13]) # (!\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|Registers|Mux18~0_combout  & (\cpu|Registers|R5|Dout [13] & ((\cpu|regAddrMux|Selector2~1_combout 
// ))))

	.dataa(\cpu|Registers|R5|Dout [13]),
	.datab(\cpu|Registers|R7|Dout [13]),
	.datac(\cpu|Registers|Mux18~0_combout ),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux18~1 .lut_mask = 16'hCAF0;
defparam \cpu|Registers|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneiv_lcell_comb \cpu|Registers|Mux18~4 (
// Equation(s):
// \cpu|Registers|Mux18~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux18~1_combout ))) # (!\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux18~3_combout ))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(\cpu|Registers|Mux18~3_combout ),
	.datad(\cpu|Registers|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux18~4 .lut_mask = 16'hFC30;
defparam \cpu|Registers|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \cpu|MDR|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[13]~69_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[13] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneiv_lcell_comb \cpu|PCgate|Dout[13]~67 (
// Equation(s):
// \cpu|PCgate|Dout[13]~67_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [13] & ((\cpu|MDR|Dout [13]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [13]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [13]),
	.datac(\cpu|MDR|Dout [13]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[13]~67 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N1
cycloneiv_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneiv_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[13]~13 (
// Equation(s):
// \mem2io|Data_CPU_signal[13]~13_combout  = ((\mem2io|Equal0~4_combout  & ((\S[13]~input_o ))) # (!\mem2io|Equal0~4_combout  & (\Data[13]~input_o ))) # (!\mem2io|always0~0_combout )

	.dataa(\Data[13]~input_o ),
	.datab(\mem2io|Equal0~4_combout ),
	.datac(\mem2io|always0~0_combout ),
	.datad(\S[13]~input_o ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[13]~13 .lut_mask = 16'hEF2F;
defparam \mem2io|Data_CPU_signal[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneiv_lcell_comb \cpu|Add2~24 (
// Equation(s):
// \cpu|Add2~24_combout  = ((\cpu|IR|Dout [5] $ (\cpu|Registers|Mux19~4_combout  $ (!\cpu|Add2~23 )))) # (GND)
// \cpu|Add2~25  = CARRY((\cpu|IR|Dout [5] & ((\cpu|Registers|Mux19~4_combout ) # (!\cpu|Add2~23 ))) # (!\cpu|IR|Dout [5] & (\cpu|Registers|Mux19~4_combout  & !\cpu|Add2~23 )))

	.dataa(\cpu|IR|Dout [5]),
	.datab(\cpu|Registers|Mux19~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~23 ),
	.combout(\cpu|Add2~24_combout ),
	.cout(\cpu|Add2~25 ));
// synopsys translate_off
defparam \cpu|Add2~24 .lut_mask = 16'h698E;
defparam \cpu|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneiv_lcell_comb \cpu|Add2~26 (
// Equation(s):
// \cpu|Add2~26_combout  = (\cpu|Registers|Mux18~4_combout  & ((\cpu|IR|Dout [5] & (\cpu|Add2~25  & VCC)) # (!\cpu|IR|Dout [5] & (!\cpu|Add2~25 )))) # (!\cpu|Registers|Mux18~4_combout  & ((\cpu|IR|Dout [5] & (!\cpu|Add2~25 )) # (!\cpu|IR|Dout [5] & 
// ((\cpu|Add2~25 ) # (GND)))))
// \cpu|Add2~27  = CARRY((\cpu|Registers|Mux18~4_combout  & (!\cpu|IR|Dout [5] & !\cpu|Add2~25 )) # (!\cpu|Registers|Mux18~4_combout  & ((!\cpu|Add2~25 ) # (!\cpu|IR|Dout [5]))))

	.dataa(\cpu|Registers|Mux18~4_combout ),
	.datab(\cpu|IR|Dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~25 ),
	.combout(\cpu|Add2~26_combout ),
	.cout(\cpu|Add2~27 ));
// synopsys translate_off
defparam \cpu|Add2~26 .lut_mask = 16'h9617;
defparam \cpu|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneiv_lcell_comb \cpu|PCgate|Dout[13]~68 (
// Equation(s):
// \cpu|PCgate|Dout[13]~68_combout  = (\cpu|PCgate|Dout[13]~67_combout  & (\mem2io|Data_CPU_signal[13]~13_combout  & ((\cpu|Add2~26_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\cpu|PCgate|Dout[13]~67_combout ),
	.datab(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datac(\mem2io|Data_CPU_signal[13]~13_combout ),
	.datad(\cpu|Add2~26_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[13]~68 .lut_mask = 16'hA020;
defparam \cpu|PCgate|Dout[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneiv_lcell_comb \cpu|Registers|Mux2~2 (
// Equation(s):
// \cpu|Registers|Mux2~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout ) # ((\cpu|Registers|R1|Dout [13])))) # (!\cpu|regAddrMux|Selector8~1_combout  & (!\cpu|regAddrMux|Selector7~0_combout  & 
// ((\cpu|Registers|R0|Dout [13]))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R1|Dout [13]),
	.datad(\cpu|Registers|R0|Dout [13]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux2~2 .lut_mask = 16'hB9A8;
defparam \cpu|Registers|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneiv_lcell_comb \cpu|Registers|Mux2~3 (
// Equation(s):
// \cpu|Registers|Mux2~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux2~2_combout  & ((\cpu|Registers|R3|Dout [13]))) # (!\cpu|Registers|Mux2~2_combout  & (\cpu|Registers|R2|Dout [13])))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux2~2_combout ))))

	.dataa(\cpu|Registers|R2|Dout [13]),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R3|Dout [13]),
	.datad(\cpu|Registers|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux2~3 .lut_mask = 16'hF388;
defparam \cpu|Registers|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneiv_lcell_comb \cpu|Registers|Mux2~0 (
// Equation(s):
// \cpu|Registers|Mux2~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R6|Dout [13])) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R4|Dout [13])))))

	.dataa(\cpu|Registers|R6|Dout [13]),
	.datab(\cpu|Registers|R4|Dout [13]),
	.datac(\cpu|regAddrMux|Selector8~1_combout ),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux2~0 .lut_mask = 16'hFA0C;
defparam \cpu|Registers|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneiv_lcell_comb \cpu|Registers|Mux2~1 (
// Equation(s):
// \cpu|Registers|Mux2~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux2~0_combout  & ((\cpu|Registers|R7|Dout [13]))) # (!\cpu|Registers|Mux2~0_combout  & (\cpu|Registers|R5|Dout [13])))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux2~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R5|Dout [13]),
	.datac(\cpu|Registers|R7|Dout [13]),
	.datad(\cpu|Registers|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux2~1 .lut_mask = 16'hF588;
defparam \cpu|Registers|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneiv_lcell_comb \cpu|Registers|Mux2~4 (
// Equation(s):
// \cpu|Registers|Mux2~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux2~1_combout ))) # (!\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux2~3_combout ))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector6~1_combout ),
	.datac(\cpu|Registers|Mux2~3_combout ),
	.datad(\cpu|Registers|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux2~4 .lut_mask = 16'hFC30;
defparam \cpu|Registers|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneiv_lcell_comb \cpu|SR2mux|Dout[13]~16 (
// Equation(s):
// \cpu|SR2mux|Dout[13]~16_combout  = (\cpu|isdu|SR2MUX~0_combout  & (\cpu|IR|Dout [4])) # (!\cpu|isdu|SR2MUX~0_combout  & ((\cpu|Registers|Mux18~4_combout )))

	.dataa(\cpu|IR|Dout [4]),
	.datab(gnd),
	.datac(\cpu|isdu|SR2MUX~0_combout ),
	.datad(\cpu|Registers|Mux18~4_combout ),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[13]~16 .lut_mask = 16'hAFA0;
defparam \cpu|SR2mux|Dout[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneiv_lcell_comb \cpu|ALUgate|Dout[13]~20 (
// Equation(s):
// \cpu|ALUgate|Dout[13]~20_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux2~4_combout  & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[13]~16_combout ))))

	.dataa(\cpu|isdu|ALUK [1]),
	.datab(\cpu|isdu|ALUK [0]),
	.datac(\cpu|Registers|Mux2~4_combout ),
	.datad(\cpu|SR2mux|Dout[13]~16_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[13]~20 .lut_mask = 16'hC080;
defparam \cpu|ALUgate|Dout[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneiv_lcell_comb \cpu|alu|Mux2~8 (
// Equation(s):
// \cpu|alu|Mux2~8_combout  = (!\cpu|isdu|State.AND~q  & (\cpu|isdu|State.NOT~q  & (!\cpu|isdu|State.STR2~q  & !\cpu|Registers|Mux2~4_combout )))

	.dataa(\cpu|isdu|State.AND~q ),
	.datab(\cpu|isdu|State.NOT~q ),
	.datac(\cpu|isdu|State.STR2~q ),
	.datad(\cpu|Registers|Mux2~4_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux2~8 .lut_mask = 16'h0004;
defparam \cpu|alu|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneiv_lcell_comb \cpu|Registers|Mux3~0 (
// Equation(s):
// \cpu|Registers|Mux3~0_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|regAddrMux|Selector8~1_combout ) # ((\cpu|Registers|R6|Dout [12])))) # (!\cpu|regAddrMux|Selector7~0_combout  & (!\cpu|regAddrMux|Selector8~1_combout  & 
// (\cpu|Registers|R4|Dout [12])))

	.dataa(\cpu|regAddrMux|Selector7~0_combout ),
	.datab(\cpu|regAddrMux|Selector8~1_combout ),
	.datac(\cpu|Registers|R4|Dout [12]),
	.datad(\cpu|Registers|R6|Dout [12]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux3~0 .lut_mask = 16'hBA98;
defparam \cpu|Registers|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneiv_lcell_comb \cpu|Registers|Mux3~1 (
// Equation(s):
// \cpu|Registers|Mux3~1_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|Registers|Mux3~0_combout  & (\cpu|Registers|R7|Dout [12])) # (!\cpu|Registers|Mux3~0_combout  & ((\cpu|Registers|R5|Dout [12]))))) # (!\cpu|regAddrMux|Selector8~1_combout  & 
// (((\cpu|Registers|Mux3~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R7|Dout [12]),
	.datac(\cpu|Registers|R5|Dout [12]),
	.datad(\cpu|Registers|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux3~1 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneiv_lcell_comb \cpu|Registers|Mux3~2 (
// Equation(s):
// \cpu|Registers|Mux3~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout ) # ((\cpu|Registers|R1|Dout [12])))) # (!\cpu|regAddrMux|Selector8~1_combout  & (!\cpu|regAddrMux|Selector7~0_combout  & 
// ((\cpu|Registers|R0|Dout [12]))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|regAddrMux|Selector7~0_combout ),
	.datac(\cpu|Registers|R1|Dout [12]),
	.datad(\cpu|Registers|R0|Dout [12]),
	.cin(gnd),
	.combout(\cpu|Registers|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux3~2 .lut_mask = 16'hB9A8;
defparam \cpu|Registers|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneiv_lcell_comb \cpu|Registers|Mux3~3 (
// Equation(s):
// \cpu|Registers|Mux3~3_combout  = (\cpu|Registers|Mux3~2_combout  & (((\cpu|Registers|R3|Dout [12]) # (!\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|Registers|Mux3~2_combout  & (\cpu|Registers|R2|Dout [12] & ((\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|Registers|R2|Dout [12]),
	.datab(\cpu|Registers|R3|Dout [12]),
	.datac(\cpu|Registers|Mux3~2_combout ),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux3~3 .lut_mask = 16'hCAF0;
defparam \cpu|Registers|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneiv_lcell_comb \cpu|Registers|Mux3~4 (
// Equation(s):
// \cpu|Registers|Mux3~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux3~1_combout )) # (!\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux3~3_combout )))

	.dataa(\cpu|regAddrMux|Selector6~1_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux3~1_combout ),
	.datad(\cpu|Registers|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux3~4 .lut_mask = 16'hF5A0;
defparam \cpu|Registers|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneiv_lcell_comb \cpu|SR2mux|Dout[12]~15 (
// Equation(s):
// \cpu|SR2mux|Dout[12]~15_combout  = (\cpu|isdu|SR2MUX~0_combout  & ((\cpu|IR|Dout [4]))) # (!\cpu|isdu|SR2MUX~0_combout  & (\cpu|Registers|Mux19~4_combout ))

	.dataa(\cpu|isdu|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\cpu|Registers|Mux19~4_combout ),
	.datad(\cpu|IR|Dout [4]),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[12]~15 .lut_mask = 16'hFA50;
defparam \cpu|SR2mux|Dout[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneiv_lcell_comb \cpu|alu|Add0~24 (
// Equation(s):
// \cpu|alu|Add0~24_combout  = ((\cpu|Registers|Mux3~4_combout  $ (\cpu|SR2mux|Dout[12]~15_combout  $ (!\cpu|alu|Add0~23 )))) # (GND)
// \cpu|alu|Add0~25  = CARRY((\cpu|Registers|Mux3~4_combout  & ((\cpu|SR2mux|Dout[12]~15_combout ) # (!\cpu|alu|Add0~23 ))) # (!\cpu|Registers|Mux3~4_combout  & (\cpu|SR2mux|Dout[12]~15_combout  & !\cpu|alu|Add0~23 )))

	.dataa(\cpu|Registers|Mux3~4_combout ),
	.datab(\cpu|SR2mux|Dout[12]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~23 ),
	.combout(\cpu|alu|Add0~24_combout ),
	.cout(\cpu|alu|Add0~25 ));
// synopsys translate_off
defparam \cpu|alu|Add0~24 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneiv_lcell_comb \cpu|alu|Add0~26 (
// Equation(s):
// \cpu|alu|Add0~26_combout  = (\cpu|SR2mux|Dout[13]~16_combout  & ((\cpu|Registers|Mux2~4_combout  & (\cpu|alu|Add0~25  & VCC)) # (!\cpu|Registers|Mux2~4_combout  & (!\cpu|alu|Add0~25 )))) # (!\cpu|SR2mux|Dout[13]~16_combout  & 
// ((\cpu|Registers|Mux2~4_combout  & (!\cpu|alu|Add0~25 )) # (!\cpu|Registers|Mux2~4_combout  & ((\cpu|alu|Add0~25 ) # (GND)))))
// \cpu|alu|Add0~27  = CARRY((\cpu|SR2mux|Dout[13]~16_combout  & (!\cpu|Registers|Mux2~4_combout  & !\cpu|alu|Add0~25 )) # (!\cpu|SR2mux|Dout[13]~16_combout  & ((!\cpu|alu|Add0~25 ) # (!\cpu|Registers|Mux2~4_combout ))))

	.dataa(\cpu|SR2mux|Dout[13]~16_combout ),
	.datab(\cpu|Registers|Mux2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~25 ),
	.combout(\cpu|alu|Add0~26_combout ),
	.cout(\cpu|alu|Add0~27 ));
// synopsys translate_off
defparam \cpu|alu|Add0~26 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneiv_lcell_comb \cpu|ALUgate|Dout[13]~21 (
// Equation(s):
// \cpu|ALUgate|Dout[13]~21_combout  = (\cpu|alu|Mux2~8_combout ) # (((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~26_combout )) # (!\cpu|isdu|WideOr26~combout ))

	.dataa(\cpu|alu|Mux2~8_combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(\cpu|isdu|WideOr26~combout ),
	.datad(\cpu|alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[13]~21 .lut_mask = 16'hEFAF;
defparam \cpu|ALUgate|Dout[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneiv_lcell_comb \cpu|PCmux|Mux2~0 (
// Equation(s):
// \cpu|PCmux|Mux2~0_combout  = (\cpu|PCgate|Dout[13]~68_combout  & ((\cpu|ALUgate|Dout[13]~20_combout ) # (\cpu|ALUgate|Dout[13]~21_combout )))

	.dataa(gnd),
	.datab(\cpu|PCgate|Dout[13]~68_combout ),
	.datac(\cpu|ALUgate|Dout[13]~20_combout ),
	.datad(\cpu|ALUgate|Dout[13]~21_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux2~0 .lut_mask = 16'hCCC0;
defparam \cpu|PCmux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneiv_lcell_comb \cpu|PCmux|Mux2~1 (
// Equation(s):
// \cpu|PCmux|Mux2~1_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux18~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & (((\cpu|PCmux|Mux2~0_combout ) # (!\cpu|PCgate|Dout[0]~24_combout ))))

	.dataa(\cpu|Registers|Mux18~4_combout ),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(\cpu|PCgate|Dout[0]~24_combout ),
	.datad(\cpu|PCmux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux2~1 .lut_mask = 16'hBB8B;
defparam \cpu|PCmux|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \cpu|PC|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[13]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux2~1_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[13] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneiv_lcell_comb \cpu|Add1~19 (
// Equation(s):
// \cpu|Add1~19_combout  = (\cpu|PC|Dout [13] & ((\cpu|isdu|State.JSR~q ) # ((\cpu|isdu|State.BR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|isdu|State.JSR~q ),
	.datab(\cpu|PC|Dout [13]),
	.datac(\cpu|isdu|State.BR~q ),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~19 .lut_mask = 16'hCCC8;
defparam \cpu|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneiv_lcell_comb \cpu|PC|Dout[14]~44 (
// Equation(s):
// \cpu|PC|Dout[14]~44_combout  = ((\cpu|Add1~21_combout  $ (\cpu|Add1~22_combout  $ (!\cpu|PC|Dout[13]~43 )))) # (GND)
// \cpu|PC|Dout[14]~45  = CARRY((\cpu|Add1~21_combout  & ((\cpu|Add1~22_combout ) # (!\cpu|PC|Dout[13]~43 ))) # (!\cpu|Add1~21_combout  & (\cpu|Add1~22_combout  & !\cpu|PC|Dout[13]~43 )))

	.dataa(\cpu|Add1~21_combout ),
	.datab(\cpu|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|PC|Dout[13]~43 ),
	.combout(\cpu|PC|Dout[14]~44_combout ),
	.cout(\cpu|PC|Dout[14]~45 ));
// synopsys translate_off
defparam \cpu|PC|Dout[14]~44 .lut_mask = 16'h698E;
defparam \cpu|PC|Dout[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneiv_lcell_comb \cpu|PC|Dout[14]~feeder (
// Equation(s):
// \cpu|PC|Dout[14]~feeder_combout  = \cpu|PC|Dout[14]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[14]~44_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneiv_lcell_comb \cpu|alu|Mux1~8 (
// Equation(s):
// \cpu|alu|Mux1~8_combout  = (!\cpu|isdu|State.STR2~q  & (\cpu|isdu|State.NOT~q  & (!\cpu|isdu|State.AND~q  & !\cpu|Registers|Mux1~4_combout )))

	.dataa(\cpu|isdu|State.STR2~q ),
	.datab(\cpu|isdu|State.NOT~q ),
	.datac(\cpu|isdu|State.AND~q ),
	.datad(\cpu|Registers|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux1~8 .lut_mask = 16'h0004;
defparam \cpu|alu|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneiv_lcell_comb \cpu|alu|Add0~28 (
// Equation(s):
// \cpu|alu|Add0~28_combout  = ((\cpu|Registers|Mux1~4_combout  $ (\cpu|SR2mux|Dout[14]~17_combout  $ (!\cpu|alu|Add0~27 )))) # (GND)
// \cpu|alu|Add0~29  = CARRY((\cpu|Registers|Mux1~4_combout  & ((\cpu|SR2mux|Dout[14]~17_combout ) # (!\cpu|alu|Add0~27 ))) # (!\cpu|Registers|Mux1~4_combout  & (\cpu|SR2mux|Dout[14]~17_combout  & !\cpu|alu|Add0~27 )))

	.dataa(\cpu|Registers|Mux1~4_combout ),
	.datab(\cpu|SR2mux|Dout[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~27 ),
	.combout(\cpu|alu|Add0~28_combout ),
	.cout(\cpu|alu|Add0~29 ));
// synopsys translate_off
defparam \cpu|alu|Add0~28 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneiv_lcell_comb \cpu|ALUgate|Dout[14]~23 (
// Equation(s):
// \cpu|ALUgate|Dout[14]~23_combout  = (\cpu|alu|Mux1~8_combout ) # (((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~28_combout )) # (!\cpu|isdu|WideOr26~combout ))

	.dataa(\cpu|alu|Mux1~8_combout ),
	.datab(\cpu|isdu|WideOr26~combout ),
	.datac(\cpu|alu|Mux15~0_combout ),
	.datad(\cpu|alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[14]~23 .lut_mask = 16'hFBBB;
defparam \cpu|ALUgate|Dout[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneiv_lcell_comb \cpu|PCmux|Mux1~0 (
// Equation(s):
// \cpu|PCmux|Mux1~0_combout  = (\cpu|PCgate|Dout[14]~71_combout  & ((\cpu|ALUgate|Dout[14]~22_combout ) # (\cpu|ALUgate|Dout[14]~23_combout )))

	.dataa(gnd),
	.datab(\cpu|ALUgate|Dout[14]~22_combout ),
	.datac(\cpu|PCgate|Dout[14]~71_combout ),
	.datad(\cpu|ALUgate|Dout[14]~23_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux1~0 .lut_mask = 16'hF0C0;
defparam \cpu|PCmux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneiv_lcell_comb \cpu|PCmux|Mux1~1 (
// Equation(s):
// \cpu|PCmux|Mux1~1_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux17~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & (((\cpu|PCmux|Mux1~0_combout ) # (!\cpu|PCgate|Dout[0]~24_combout ))))

	.dataa(\cpu|Registers|Mux17~4_combout ),
	.datab(\cpu|isdu|WideOr24~0_combout ),
	.datac(\cpu|PCgate|Dout[0]~24_combout ),
	.datad(\cpu|PCmux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux1~1 .lut_mask = 16'hBB8B;
defparam \cpu|PCmux|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \cpu|PC|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[14]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux1~1_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[14] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneiv_lcell_comb \cpu|PCgate|Dout[14]~70 (
// Equation(s):
// \cpu|PCgate|Dout[14]~70_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [14] & ((\cpu|MDR|Dout [14]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & ((\cpu|MDR|Dout [14]) # ((!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|MDR|Dout [14]),
	.datac(\cpu|PC|Dout [14]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[14]~70 .lut_mask = 16'hC4F5;
defparam \cpu|PCgate|Dout[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneiv_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y41_N8
cycloneiv_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[14]~14 (
// Equation(s):
// \mem2io|Data_CPU_signal[14]~14_combout  = ((\mem2io|Equal0~4_combout  & ((\S[14]~input_o ))) # (!\mem2io|Equal0~4_combout  & (\Data[14]~input_o ))) # (!\mem2io|always0~0_combout )

	.dataa(\Data[14]~input_o ),
	.datab(\mem2io|always0~0_combout ),
	.datac(\S[14]~input_o ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[14]~14 .lut_mask = 16'hF3BB;
defparam \mem2io|Data_CPU_signal[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneiv_lcell_comb \cpu|Add2~28 (
// Equation(s):
// \cpu|Add2~28_combout  = ((\cpu|IR|Dout [5] $ (\cpu|Registers|Mux17~4_combout  $ (!\cpu|Add2~27 )))) # (GND)
// \cpu|Add2~29  = CARRY((\cpu|IR|Dout [5] & ((\cpu|Registers|Mux17~4_combout ) # (!\cpu|Add2~27 ))) # (!\cpu|IR|Dout [5] & (\cpu|Registers|Mux17~4_combout  & !\cpu|Add2~27 )))

	.dataa(\cpu|IR|Dout [5]),
	.datab(\cpu|Registers|Mux17~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~27 ),
	.combout(\cpu|Add2~28_combout ),
	.cout(\cpu|Add2~29 ));
// synopsys translate_off
defparam \cpu|Add2~28 .lut_mask = 16'h698E;
defparam \cpu|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneiv_lcell_comb \cpu|PCgate|Dout[14]~71 (
// Equation(s):
// \cpu|PCgate|Dout[14]~71_combout  = (\cpu|PCgate|Dout[14]~70_combout  & (\mem2io|Data_CPU_signal[14]~14_combout  & ((\cpu|Add2~28_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datab(\cpu|PCgate|Dout[14]~70_combout ),
	.datac(\mem2io|Data_CPU_signal[14]~14_combout ),
	.datad(\cpu|Add2~28_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[14]~71 .lut_mask = 16'hC040;
defparam \cpu|PCgate|Dout[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneiv_lcell_comb \cpu|PCgate|Dout[14]~72 (
// Equation(s):
// \cpu|PCgate|Dout[14]~72_combout  = ((\cpu|PCgate|Dout[14]~71_combout  & ((\cpu|ALUgate|Dout[14]~22_combout ) # (\cpu|ALUgate|Dout[14]~23_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|PCgate|Dout[0]~24_combout ),
	.datab(\cpu|ALUgate|Dout[14]~22_combout ),
	.datac(\cpu|PCgate|Dout[14]~71_combout ),
	.datad(\cpu|ALUgate|Dout[14]~23_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[14]~72 .lut_mask = 16'hF5D5;
defparam \cpu|PCgate|Dout[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \cpu|IR|Dout[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[14] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneiv_lcell_comb \cpu|regAddrMux|Selector8~0 (
// Equation(s):
// \cpu|regAddrMux|Selector8~0_combout  = (\cpu|IR|Dout [12] & ((\cpu|IR|Dout [14] & ((!\cpu|IR|Dout [15]))) # (!\cpu|IR|Dout [14] & (!\cpu|IR|Dout [13]))))

	.dataa(\cpu|IR|Dout [14]),
	.datab(\cpu|IR|Dout [13]),
	.datac(\cpu|IR|Dout [15]),
	.datad(\cpu|IR|Dout [12]),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector8~0 .lut_mask = 16'h1B00;
defparam \cpu|regAddrMux|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneiv_lcell_comb \cpu|regAddrMux|Selector7~0 (
// Equation(s):
// \cpu|regAddrMux|Selector7~0_combout  = (\cpu|regAddrMux|Selector8~0_combout  & ((\cpu|regAddrMux|Selector6~0_combout  & ((\cpu|IR|Dout [10]))) # (!\cpu|regAddrMux|Selector6~0_combout  & (\cpu|IR|Dout [7]))))

	.dataa(\cpu|regAddrMux|Selector8~0_combout ),
	.datab(\cpu|IR|Dout [7]),
	.datac(\cpu|IR|Dout [10]),
	.datad(\cpu|regAddrMux|Selector6~0_combout ),
	.cin(gnd),
	.combout(\cpu|regAddrMux|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regAddrMux|Selector7~0 .lut_mask = 16'hA088;
defparam \cpu|regAddrMux|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \cpu|Registers|R2|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R2|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R2|Dout[15] .is_wysiwyg = "true";
defparam \cpu|Registers|R2|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneiv_lcell_comb \cpu|Registers|R3|Dout[15]~feeder (
// Equation(s):
// \cpu|Registers|R3|Dout[15]~feeder_combout  = \cpu|PCgate|Dout[15]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|PCgate|Dout[15]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|Registers|R3|Dout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[15]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|Registers|R3|Dout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \cpu|Registers|R3|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|Registers|R3|Dout[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Registers|Ld3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R3|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R3|Dout[15] .is_wysiwyg = "true";
defparam \cpu|Registers|R3|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \cpu|Registers|R0|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R0|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R0|Dout[15] .is_wysiwyg = "true";
defparam \cpu|Registers|R0|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \cpu|Registers|R1|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R1|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R1|Dout[15] .is_wysiwyg = "true";
defparam \cpu|Registers|R1|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneiv_lcell_comb \cpu|Registers|Mux0~2 (
// Equation(s):
// \cpu|Registers|Mux0~2_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|Registers|R1|Dout [15]) # (\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & (\cpu|Registers|R0|Dout [15] & 
// ((!\cpu|regAddrMux|Selector7~0_combout ))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R0|Dout [15]),
	.datac(\cpu|Registers|R1|Dout [15]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux0~2 .lut_mask = 16'hAAE4;
defparam \cpu|Registers|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneiv_lcell_comb \cpu|Registers|Mux0~3 (
// Equation(s):
// \cpu|Registers|Mux0~3_combout  = (\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|Mux0~2_combout  & ((\cpu|Registers|R3|Dout [15]))) # (!\cpu|Registers|Mux0~2_combout  & (\cpu|Registers|R2|Dout [15])))) # (!\cpu|regAddrMux|Selector7~0_combout  & 
// (((\cpu|Registers|Mux0~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector7~0_combout ),
	.datab(\cpu|Registers|R2|Dout [15]),
	.datac(\cpu|Registers|R3|Dout [15]),
	.datad(\cpu|Registers|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux0~3 .lut_mask = 16'hF588;
defparam \cpu|Registers|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \cpu|Registers|R4|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R4|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R4|Dout[15] .is_wysiwyg = "true";
defparam \cpu|Registers|R4|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \cpu|Registers|R6|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R6|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R6|Dout[15] .is_wysiwyg = "true";
defparam \cpu|Registers|R6|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneiv_lcell_comb \cpu|Registers|Mux0~0 (
// Equation(s):
// \cpu|Registers|Mux0~0_combout  = (\cpu|regAddrMux|Selector8~1_combout  & (((\cpu|regAddrMux|Selector7~0_combout )))) # (!\cpu|regAddrMux|Selector8~1_combout  & ((\cpu|regAddrMux|Selector7~0_combout  & ((\cpu|Registers|R6|Dout [15]))) # 
// (!\cpu|regAddrMux|Selector7~0_combout  & (\cpu|Registers|R4|Dout [15]))))

	.dataa(\cpu|regAddrMux|Selector8~1_combout ),
	.datab(\cpu|Registers|R4|Dout [15]),
	.datac(\cpu|Registers|R6|Dout [15]),
	.datad(\cpu|regAddrMux|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux0~0 .lut_mask = 16'hFA44;
defparam \cpu|Registers|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \cpu|Registers|R5|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R5|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R5|Dout[15] .is_wysiwyg = "true";
defparam \cpu|Registers|R5|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \cpu|Registers|R7|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Registers|Ld7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Registers|R7|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Registers|R7|Dout[15] .is_wysiwyg = "true";
defparam \cpu|Registers|R7|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneiv_lcell_comb \cpu|Registers|Mux0~1 (
// Equation(s):
// \cpu|Registers|Mux0~1_combout  = (\cpu|Registers|Mux0~0_combout  & (((\cpu|Registers|R7|Dout [15]) # (!\cpu|regAddrMux|Selector8~1_combout )))) # (!\cpu|Registers|Mux0~0_combout  & (\cpu|Registers|R5|Dout [15] & ((\cpu|regAddrMux|Selector8~1_combout ))))

	.dataa(\cpu|Registers|Mux0~0_combout ),
	.datab(\cpu|Registers|R5|Dout [15]),
	.datac(\cpu|Registers|R7|Dout [15]),
	.datad(\cpu|regAddrMux|Selector8~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux0~1 .lut_mask = 16'hE4AA;
defparam \cpu|Registers|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneiv_lcell_comb \cpu|Registers|Mux0~4 (
// Equation(s):
// \cpu|Registers|Mux0~4_combout  = (\cpu|regAddrMux|Selector6~1_combout  & ((\cpu|Registers|Mux0~1_combout ))) # (!\cpu|regAddrMux|Selector6~1_combout  & (\cpu|Registers|Mux0~3_combout ))

	.dataa(\cpu|Registers|Mux0~3_combout ),
	.datab(\cpu|regAddrMux|Selector6~1_combout ),
	.datac(gnd),
	.datad(\cpu|Registers|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux0~4 .lut_mask = 16'hEE22;
defparam \cpu|Registers|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneiv_lcell_comb \cpu|alu|Mux0~8 (
// Equation(s):
// \cpu|alu|Mux0~8_combout  = (!\cpu|isdu|State.STR2~q  & (\cpu|isdu|State.NOT~q  & (!\cpu|isdu|State.AND~q  & !\cpu|Registers|Mux0~4_combout )))

	.dataa(\cpu|isdu|State.STR2~q ),
	.datab(\cpu|isdu|State.NOT~q ),
	.datac(\cpu|isdu|State.AND~q ),
	.datad(\cpu|Registers|Mux0~4_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux0~8 .lut_mask = 16'h0004;
defparam \cpu|alu|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneiv_lcell_comb \cpu|Registers|Mux16~0 (
// Equation(s):
// \cpu|Registers|Mux16~0_combout  = (\cpu|regAddrMux|Selector2~1_combout  & (((\cpu|regAddrMux|Selector1~0_combout )))) # (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|regAddrMux|Selector1~0_combout  & (\cpu|Registers|R6|Dout [15])) # 
// (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|R4|Dout [15])))))

	.dataa(\cpu|regAddrMux|Selector2~1_combout ),
	.datab(\cpu|Registers|R6|Dout [15]),
	.datac(\cpu|Registers|R4|Dout [15]),
	.datad(\cpu|regAddrMux|Selector1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux16~0 .lut_mask = 16'hEE50;
defparam \cpu|Registers|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneiv_lcell_comb \cpu|Registers|Mux16~1 (
// Equation(s):
// \cpu|Registers|Mux16~1_combout  = (\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|Mux16~0_combout  & (\cpu|Registers|R7|Dout [15])) # (!\cpu|Registers|Mux16~0_combout  & ((\cpu|Registers|R5|Dout [15]))))) # (!\cpu|regAddrMux|Selector2~1_combout  
// & (((\cpu|Registers|Mux16~0_combout ))))

	.dataa(\cpu|Registers|R7|Dout [15]),
	.datab(\cpu|regAddrMux|Selector2~1_combout ),
	.datac(\cpu|Registers|R5|Dout [15]),
	.datad(\cpu|Registers|Mux16~0_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux16~1 .lut_mask = 16'hBBC0;
defparam \cpu|Registers|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneiv_lcell_comb \cpu|Registers|Mux16~2 (
// Equation(s):
// \cpu|Registers|Mux16~2_combout  = (\cpu|regAddrMux|Selector1~0_combout  & (((\cpu|regAddrMux|Selector2~1_combout )))) # (!\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|regAddrMux|Selector2~1_combout  & (\cpu|Registers|R1|Dout [15])) # 
// (!\cpu|regAddrMux|Selector2~1_combout  & ((\cpu|Registers|R0|Dout [15])))))

	.dataa(\cpu|Registers|R1|Dout [15]),
	.datab(\cpu|regAddrMux|Selector1~0_combout ),
	.datac(\cpu|Registers|R0|Dout [15]),
	.datad(\cpu|regAddrMux|Selector2~1_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux16~2 .lut_mask = 16'hEE30;
defparam \cpu|Registers|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneiv_lcell_comb \cpu|Registers|Mux16~3 (
// Equation(s):
// \cpu|Registers|Mux16~3_combout  = (\cpu|regAddrMux|Selector1~0_combout  & ((\cpu|Registers|Mux16~2_combout  & (\cpu|Registers|R3|Dout [15])) # (!\cpu|Registers|Mux16~2_combout  & ((\cpu|Registers|R2|Dout [15]))))) # (!\cpu|regAddrMux|Selector1~0_combout  
// & (((\cpu|Registers|Mux16~2_combout ))))

	.dataa(\cpu|regAddrMux|Selector1~0_combout ),
	.datab(\cpu|Registers|R3|Dout [15]),
	.datac(\cpu|Registers|R2|Dout [15]),
	.datad(\cpu|Registers|Mux16~2_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux16~3 .lut_mask = 16'hDDA0;
defparam \cpu|Registers|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneiv_lcell_comb \cpu|Registers|Mux16~4 (
// Equation(s):
// \cpu|Registers|Mux16~4_combout  = (\cpu|regAddrMux|Selector0~1_combout  & (\cpu|Registers|Mux16~1_combout )) # (!\cpu|regAddrMux|Selector0~1_combout  & ((\cpu|Registers|Mux16~3_combout )))

	.dataa(gnd),
	.datab(\cpu|regAddrMux|Selector0~1_combout ),
	.datac(\cpu|Registers|Mux16~1_combout ),
	.datad(\cpu|Registers|Mux16~3_combout ),
	.cin(gnd),
	.combout(\cpu|Registers|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Registers|Mux16~4 .lut_mask = 16'hF3C0;
defparam \cpu|Registers|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneiv_lcell_comb \cpu|SR2mux|Dout[15]~18 (
// Equation(s):
// \cpu|SR2mux|Dout[15]~18_combout  = (\cpu|isdu|SR2MUX~0_combout  & ((\cpu|IR|Dout [4]))) # (!\cpu|isdu|SR2MUX~0_combout  & (\cpu|Registers|Mux16~4_combout ))

	.dataa(gnd),
	.datab(\cpu|isdu|SR2MUX~0_combout ),
	.datac(\cpu|Registers|Mux16~4_combout ),
	.datad(\cpu|IR|Dout [4]),
	.cin(gnd),
	.combout(\cpu|SR2mux|Dout[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|SR2mux|Dout[15]~18 .lut_mask = 16'hFC30;
defparam \cpu|SR2mux|Dout[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneiv_lcell_comb \cpu|alu|Add0~30 (
// Equation(s):
// \cpu|alu|Add0~30_combout  = \cpu|Registers|Mux0~4_combout  $ (\cpu|alu|Add0~29  $ (\cpu|SR2mux|Dout[15]~18_combout ))

	.dataa(gnd),
	.datab(\cpu|Registers|Mux0~4_combout ),
	.datac(gnd),
	.datad(\cpu|SR2mux|Dout[15]~18_combout ),
	.cin(\cpu|alu|Add0~29 ),
	.combout(\cpu|alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~30 .lut_mask = 16'hC33C;
defparam \cpu|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneiv_lcell_comb \cpu|PCgate|Dout[15]~75 (
// Equation(s):
// \cpu|PCgate|Dout[15]~75_combout  = (\cpu|isdu|WideOr26~combout  & (!\cpu|alu|Mux0~8_combout  & ((!\cpu|alu|Add0~30_combout ) # (!\cpu|alu|Mux15~0_combout ))))

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux0~8_combout ),
	.datac(\cpu|alu|Mux15~0_combout ),
	.datad(\cpu|alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[15]~75 .lut_mask = 16'h0222;
defparam \cpu|PCgate|Dout[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneiv_lcell_comb \cpu|ALUgate|Dout[15]~24 (
// Equation(s):
// \cpu|ALUgate|Dout[15]~24_combout  = (\cpu|Registers|Mux0~4_combout  & (\cpu|isdu|ALUK [0] & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[15]~18_combout ))))

	.dataa(\cpu|isdu|ALUK [1]),
	.datab(\cpu|Registers|Mux0~4_combout ),
	.datac(\cpu|isdu|ALUK [0]),
	.datad(\cpu|SR2mux|Dout[15]~18_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[15]~24 .lut_mask = 16'hC080;
defparam \cpu|ALUgate|Dout[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \cpu|MDR|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[15] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneiv_lcell_comb \cpu|Add1~24 (
// Equation(s):
// \cpu|Add1~24_combout  = (\cpu|Add1~13_combout ) # ((\cpu|isdu|WideOr24~0_combout  & \cpu|PC|Dout [15]))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(gnd),
	.datac(\cpu|PC|Dout [15]),
	.datad(\cpu|Add1~13_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~24 .lut_mask = 16'hFFA0;
defparam \cpu|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneiv_lcell_comb \cpu|Add1~23 (
// Equation(s):
// \cpu|Add1~23_combout  = (\cpu|PC|Dout [15] & ((\cpu|isdu|State.JSR~q ) # ((\cpu|isdu|State.BR~q ) # (\cpu|isdu|State.LoadPC4~q ))))

	.dataa(\cpu|isdu|State.JSR~q ),
	.datab(\cpu|PC|Dout [15]),
	.datac(\cpu|isdu|State.BR~q ),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~23 .lut_mask = 16'hCCC8;
defparam \cpu|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneiv_lcell_comb \cpu|PC|Dout[15]~46 (
// Equation(s):
// \cpu|PC|Dout[15]~46_combout  = \cpu|Add1~24_combout  $ (\cpu|PC|Dout[14]~45  $ (\cpu|Add1~23_combout ))

	.dataa(\cpu|Add1~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Add1~23_combout ),
	.cin(\cpu|PC|Dout[14]~45 ),
	.combout(\cpu|PC|Dout[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[15]~46 .lut_mask = 16'hA55A;
defparam \cpu|PC|Dout[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneiv_lcell_comb \cpu|PC|Dout[15]~feeder (
// Equation(s):
// \cpu|PC|Dout[15]~feeder_combout  = \cpu|PC|Dout[15]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|PC|Dout[15]~46_combout ),
	.cin(gnd),
	.combout(\cpu|PC|Dout[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC|Dout[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|PC|Dout[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneiv_lcell_comb \cpu|ALUgate|Dout[15]~25 (
// Equation(s):
// \cpu|ALUgate|Dout[15]~25_combout  = (\cpu|alu|Mux0~8_combout ) # (((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~30_combout )) # (!\cpu|isdu|WideOr26~combout ))

	.dataa(\cpu|alu|Mux15~0_combout ),
	.datab(\cpu|alu|Mux0~8_combout ),
	.datac(\cpu|isdu|WideOr26~combout ),
	.datad(\cpu|alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[15]~25 .lut_mask = 16'hEFCF;
defparam \cpu|ALUgate|Dout[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneiv_lcell_comb \cpu|PCmux|Mux0~0 (
// Equation(s):
// \cpu|PCmux|Mux0~0_combout  = (\cpu|PCgate|Dout[15]~74_combout  & ((\cpu|ALUgate|Dout[15]~24_combout ) # (\cpu|ALUgate|Dout[15]~25_combout )))

	.dataa(gnd),
	.datab(\cpu|PCgate|Dout[15]~74_combout ),
	.datac(\cpu|ALUgate|Dout[15]~24_combout ),
	.datad(\cpu|ALUgate|Dout[15]~25_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux0~0 .lut_mask = 16'hCCC0;
defparam \cpu|PCmux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneiv_lcell_comb \cpu|PCmux|Mux0~1 (
// Equation(s):
// \cpu|PCmux|Mux0~1_combout  = (\cpu|isdu|WideOr24~0_combout  & (\cpu|Registers|Mux16~4_combout )) # (!\cpu|isdu|WideOr24~0_combout  & (((\cpu|PCmux|Mux0~0_combout ) # (!\cpu|PCgate|Dout[0]~24_combout ))))

	.dataa(\cpu|isdu|WideOr24~0_combout ),
	.datab(\cpu|Registers|Mux16~4_combout ),
	.datac(\cpu|PCgate|Dout[0]~24_combout ),
	.datad(\cpu|PCmux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|PCmux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCmux|Mux0~1 .lut_mask = 16'hDD8D;
defparam \cpu|PCmux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \cpu|PC|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PC|Dout[15]~feeder_combout ),
	.asdata(\cpu|PCmux|Mux0~1_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|isdu|PCMUX [1]),
	.ena(\cpu|isdu|WideOr25~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|PC|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|PC|Dout[15] .is_wysiwyg = "true";
defparam \cpu|PC|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneiv_lcell_comb \cpu|PCgate|Dout[15]~73 (
// Equation(s):
// \cpu|PCgate|Dout[15]~73_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [15] & ((\cpu|MDR|Dout [15]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [15])) # (!\cpu|isdu|WideOr23~combout )))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|isdu|WideOr23~combout ),
	.datac(\cpu|MDR|Dout [15]),
	.datad(\cpu|PC|Dout [15]),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[15]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[15]~73 .lut_mask = 16'hF351;
defparam \cpu|PCgate|Dout[15]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cycloneiv_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneiv_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[15]~15 (
// Equation(s):
// \mem2io|Data_CPU_signal[15]~15_combout  = ((\mem2io|Equal0~4_combout  & ((\S[15]~input_o ))) # (!\mem2io|Equal0~4_combout  & (\Data[15]~input_o ))) # (!\mem2io|always0~0_combout )

	.dataa(\mem2io|always0~0_combout ),
	.datab(\Data[15]~input_o ),
	.datac(\mem2io|Equal0~4_combout ),
	.datad(\S[15]~input_o ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[15]~15 .lut_mask = 16'hFD5D;
defparam \mem2io|Data_CPU_signal[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneiv_lcell_comb \cpu|Add2~30 (
// Equation(s):
// \cpu|Add2~30_combout  = \cpu|IR|Dout [5] $ (\cpu|Add2~29  $ (\cpu|Registers|Mux16~4_combout ))

	.dataa(\cpu|IR|Dout [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Registers|Mux16~4_combout ),
	.cin(\cpu|Add2~29 ),
	.combout(\cpu|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add2~30 .lut_mask = 16'hA55A;
defparam \cpu|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneiv_lcell_comb \cpu|PCgate|Dout[15]~74 (
// Equation(s):
// \cpu|PCgate|Dout[15]~74_combout  = (\cpu|PCgate|Dout[15]~73_combout  & (\mem2io|Data_CPU_signal[15]~15_combout  & ((\cpu|Add2~30_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\cpu|PCgate|Dout[15]~73_combout ),
	.datab(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datac(\mem2io|Data_CPU_signal[15]~15_combout ),
	.datad(\cpu|Add2~30_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[15]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[15]~74 .lut_mask = 16'hA020;
defparam \cpu|PCgate|Dout[15]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneiv_lcell_comb \cpu|PCgate|Dout[15]~76 (
// Equation(s):
// \cpu|PCgate|Dout[15]~76_combout  = ((\cpu|PCgate|Dout[15]~74_combout  & ((\cpu|ALUgate|Dout[15]~24_combout ) # (!\cpu|PCgate|Dout[15]~75_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|PCgate|Dout[15]~75_combout ),
	.datab(\cpu|PCgate|Dout[0]~24_combout ),
	.datac(\cpu|ALUgate|Dout[15]~24_combout ),
	.datad(\cpu|PCgate|Dout[15]~74_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[15]~76 .lut_mask = 16'hF733;
defparam \cpu|PCgate|Dout[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \cpu|IR|Dout[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[15] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneiv_lcell_comb \cpu|isdu|Decoder0~4 (
// Equation(s):
// \cpu|isdu|Decoder0~4_combout  = (!\cpu|IR|Dout [13] & (\cpu|IR|Dout [12] & (!\cpu|IR|Dout [15] & \cpu|IR|Dout [14])))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [12]),
	.datac(\cpu|IR|Dout [15]),
	.datad(\cpu|IR|Dout [14]),
	.cin(gnd),
	.combout(\cpu|isdu|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Decoder0~4 .lut_mask = 16'h0400;
defparam \cpu|isdu|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneiv_lcell_comb \cpu|isdu|Selector9~0 (
// Equation(s):
// \cpu|isdu|Selector9~0_combout  = (\cpu|isdu|State.Decode~q  & \cpu|isdu|Decoder0~4_combout )

	.dataa(\cpu|isdu|State.Decode~q ),
	.datab(gnd),
	.datac(\cpu|isdu|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|isdu|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector9~0 .lut_mask = 16'hA0A0;
defparam \cpu|isdu|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneiv_lcell_comb \cpu|isdu|State.AND~feeder (
// Equation(s):
// \cpu|isdu|State.AND~feeder_combout  = \cpu|isdu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|isdu|Selector9~0_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|State.AND~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|State.AND~feeder .lut_mask = 16'hFF00;
defparam \cpu|isdu|State.AND~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \cpu|isdu|State.AND (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|State.AND~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.AND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.AND .is_wysiwyg = "true";
defparam \cpu|isdu|State.AND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneiv_lcell_comb \cpu|isdu|ALUK[0] (
// Equation(s):
// \cpu|isdu|ALUK [0] = (\cpu|isdu|State.AND~q ) # (\cpu|isdu|State.STR2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|isdu|State.AND~q ),
	.datad(\cpu|isdu|State.STR2~q ),
	.cin(gnd),
	.combout(\cpu|isdu|ALUK [0]),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|ALUK[0] .lut_mask = 16'hFFF0;
defparam \cpu|isdu|ALUK[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneiv_lcell_comb \cpu|ALUgate|Dout[12]~18 (
// Equation(s):
// \cpu|ALUgate|Dout[12]~18_combout  = (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux3~4_combout  & ((\cpu|isdu|ALUK [1]) # (\cpu|SR2mux|Dout[12]~15_combout ))))

	.dataa(\cpu|isdu|ALUK [0]),
	.datab(\cpu|isdu|ALUK [1]),
	.datac(\cpu|SR2mux|Dout[12]~15_combout ),
	.datad(\cpu|Registers|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[12]~18 .lut_mask = 16'hA800;
defparam \cpu|ALUgate|Dout[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N8
cycloneiv_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N1
cycloneiv_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneiv_lcell_comb \mem2io|Data_CPU_signal[12]~12 (
// Equation(s):
// \mem2io|Data_CPU_signal[12]~12_combout  = ((\mem2io|Equal0~4_combout  & ((\S[12]~input_o ))) # (!\mem2io|Equal0~4_combout  & (\Data[12]~input_o ))) # (!\mem2io|always0~0_combout )

	.dataa(\Data[12]~input_o ),
	.datab(\S[12]~input_o ),
	.datac(\mem2io|always0~0_combout ),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|Data_CPU_signal[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|Data_CPU_signal[12]~12 .lut_mask = 16'hCFAF;
defparam \mem2io|Data_CPU_signal[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \cpu|MDR|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|MDR|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|MDR|Dout[12] .is_wysiwyg = "true";
defparam \cpu|MDR|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneiv_lcell_comb \cpu|PCgate|Dout[12]~64 (
// Equation(s):
// \cpu|PCgate|Dout[12]~64_combout  = (\cpu|isdu|GatePC~combout  & (\cpu|PC|Dout [12] & ((\cpu|MDR|Dout [12]) # (!\cpu|isdu|WideOr23~combout )))) # (!\cpu|isdu|GatePC~combout  & (((\cpu|MDR|Dout [12]) # (!\cpu|isdu|WideOr23~combout ))))

	.dataa(\cpu|isdu|GatePC~combout ),
	.datab(\cpu|PC|Dout [12]),
	.datac(\cpu|MDR|Dout [12]),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[12]~64 .lut_mask = 16'hD0DD;
defparam \cpu|PCgate|Dout[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneiv_lcell_comb \cpu|PCgate|Dout[12]~65 (
// Equation(s):
// \cpu|PCgate|Dout[12]~65_combout  = (\mem2io|Data_CPU_signal[12]~12_combout  & (\cpu|PCgate|Dout[12]~64_combout  & ((\cpu|Add2~24_combout ) # (!\cpu|MARMUXgate|Dout[0]~0_combout ))))

	.dataa(\cpu|MARMUXgate|Dout[0]~0_combout ),
	.datab(\mem2io|Data_CPU_signal[12]~12_combout ),
	.datac(\cpu|PCgate|Dout[12]~64_combout ),
	.datad(\cpu|Add2~24_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[12]~65 .lut_mask = 16'hC040;
defparam \cpu|PCgate|Dout[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneiv_lcell_comb \cpu|alu|Mux3~8 (
// Equation(s):
// \cpu|alu|Mux3~8_combout  = (!\cpu|isdu|State.STR2~q  & (!\cpu|isdu|State.AND~q  & (\cpu|isdu|State.NOT~q  & !\cpu|Registers|Mux3~4_combout )))

	.dataa(\cpu|isdu|State.STR2~q ),
	.datab(\cpu|isdu|State.AND~q ),
	.datac(\cpu|isdu|State.NOT~q ),
	.datad(\cpu|Registers|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Mux3~8 .lut_mask = 16'h0010;
defparam \cpu|alu|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneiv_lcell_comb \cpu|ALUgate|Dout[12]~19 (
// Equation(s):
// \cpu|ALUgate|Dout[12]~19_combout  = ((\cpu|alu|Mux3~8_combout ) # ((\cpu|alu|Mux15~0_combout  & \cpu|alu|Add0~24_combout ))) # (!\cpu|isdu|WideOr26~combout )

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Mux15~0_combout ),
	.datac(\cpu|alu|Mux3~8_combout ),
	.datad(\cpu|alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[12]~19 .lut_mask = 16'hFDF5;
defparam \cpu|ALUgate|Dout[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneiv_lcell_comb \cpu|PCgate|Dout[12]~66 (
// Equation(s):
// \cpu|PCgate|Dout[12]~66_combout  = ((\cpu|PCgate|Dout[12]~65_combout  & ((\cpu|ALUgate|Dout[12]~18_combout ) # (\cpu|ALUgate|Dout[12]~19_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|PCgate|Dout[0]~24_combout ),
	.datab(\cpu|ALUgate|Dout[12]~18_combout ),
	.datac(\cpu|PCgate|Dout[12]~65_combout ),
	.datad(\cpu|ALUgate|Dout[12]~19_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[12]~66 .lut_mask = 16'hF5D5;
defparam \cpu|PCgate|Dout[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \cpu|IR|Dout[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[12] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneiv_lcell_comb \cpu|isdu|Decoder0~2 (
// Equation(s):
// \cpu|isdu|Decoder0~2_combout  = (\cpu|IR|Dout [13] & (\cpu|IR|Dout [12] & (!\cpu|IR|Dout [15] & \cpu|IR|Dout [14])))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [12]),
	.datac(\cpu|IR|Dout [15]),
	.datad(\cpu|IR|Dout [14]),
	.cin(gnd),
	.combout(\cpu|isdu|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Decoder0~2 .lut_mask = 16'h0800;
defparam \cpu|isdu|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneiv_lcell_comb \cpu|isdu|Selector18~0 (
// Equation(s):
// \cpu|isdu|Selector18~0_combout  = (\cpu|isdu|Decoder0~2_combout  & \cpu|isdu|State.Decode~q )

	.dataa(gnd),
	.datab(\cpu|isdu|Decoder0~2_combout ),
	.datac(\cpu|isdu|State.Decode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|isdu|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector18~0 .lut_mask = 16'hC0C0;
defparam \cpu|isdu|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \cpu|isdu|State.STR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.STR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.STR1 .is_wysiwyg = "true";
defparam \cpu|isdu|State.STR1 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \cpu|isdu|State.STR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.STR1~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.STR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.STR2 .is_wysiwyg = "true";
defparam \cpu|isdu|State.STR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneiv_lcell_comb \cpu|isdu|WideOr26 (
// Equation(s):
// \cpu|isdu|WideOr26~combout  = (\cpu|isdu|State.STR2~q ) # ((\cpu|isdu|State.ADD~q ) # ((\cpu|isdu|State.AND~q ) # (\cpu|isdu|State.NOT~q )))

	.dataa(\cpu|isdu|State.STR2~q ),
	.datab(\cpu|isdu|State.ADD~q ),
	.datac(\cpu|isdu|State.AND~q ),
	.datad(\cpu|isdu|State.NOT~q ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr26~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr26 .lut_mask = 16'hFFFE;
defparam \cpu|isdu|WideOr26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneiv_lcell_comb \cpu|PCgate|Dout[0]~23 (
// Equation(s):
// \cpu|PCgate|Dout[0]~23_combout  = (\cpu|isdu|State.LoadPC1~q ) # ((\cpu|isdu|State.STR1~q ) # ((\cpu|isdu|GatePC~combout ) # (\cpu|isdu|State.LDR1~q )))

	.dataa(\cpu|isdu|State.LoadPC1~q ),
	.datab(\cpu|isdu|State.STR1~q ),
	.datac(\cpu|isdu|GatePC~combout ),
	.datad(\cpu|isdu|State.LDR1~q ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[0]~23 .lut_mask = 16'hFFFE;
defparam \cpu|PCgate|Dout[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneiv_lcell_comb \cpu|PCgate|Dout[0]~24 (
// Equation(s):
// \cpu|PCgate|Dout[0]~24_combout  = (\cpu|isdu|WideOr26~combout ) # ((\cpu|PCgate|Dout[0]~23_combout ) # ((\mem2io|always0~0_combout ) # (\cpu|isdu|WideOr23~combout )))

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|PCgate|Dout[0]~23_combout ),
	.datac(\mem2io|always0~0_combout ),
	.datad(\cpu|isdu|WideOr23~combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[0]~24 .lut_mask = 16'hFFFE;
defparam \cpu|PCgate|Dout[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneiv_lcell_comb \cpu|PCgate|Dout[13]~69 (
// Equation(s):
// \cpu|PCgate|Dout[13]~69_combout  = ((\cpu|PCgate|Dout[13]~68_combout  & ((\cpu|ALUgate|Dout[13]~20_combout ) # (\cpu|ALUgate|Dout[13]~21_combout )))) # (!\cpu|PCgate|Dout[0]~24_combout )

	.dataa(\cpu|PCgate|Dout[0]~24_combout ),
	.datab(\cpu|ALUgate|Dout[13]~20_combout ),
	.datac(\cpu|PCgate|Dout[13]~68_combout ),
	.datad(\cpu|ALUgate|Dout[13]~21_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[13]~69 .lut_mask = 16'hF5D5;
defparam \cpu|PCgate|Dout[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \cpu|IR|Dout[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[13]~69_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|isdu|State.Fetch4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IR|Dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IR|Dout[13] .is_wysiwyg = "true";
defparam \cpu|IR|Dout[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneiv_lcell_comb \cpu|isdu|Decoder0~1 (
// Equation(s):
// \cpu|isdu|Decoder0~1_combout  = (!\cpu|IR|Dout [13] & (!\cpu|IR|Dout [12] & (!\cpu|IR|Dout [15] & \cpu|IR|Dout [14])))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [12]),
	.datac(\cpu|IR|Dout [15]),
	.datad(\cpu|IR|Dout [14]),
	.cin(gnd),
	.combout(\cpu|isdu|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Decoder0~1 .lut_mask = 16'h0100;
defparam \cpu|isdu|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneiv_lcell_comb \cpu|isdu|Selector13~0 (
// Equation(s):
// \cpu|isdu|Selector13~0_combout  = (\cpu|isdu|Decoder0~1_combout  & \cpu|isdu|State.Decode~q )

	.dataa(gnd),
	.datab(\cpu|isdu|Decoder0~1_combout ),
	.datac(\cpu|isdu|State.Decode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|isdu|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector13~0 .lut_mask = 16'hC0C0;
defparam \cpu|isdu|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \cpu|isdu|State.JSR (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.JSR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.JSR .is_wysiwyg = "true";
defparam \cpu|isdu|State.JSR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneiv_lcell_comb \cpu|isdu|WideOr25~0 (
// Equation(s):
// \cpu|isdu|WideOr25~0_combout  = (!\cpu|isdu|State.JSR~q  & (!\cpu|isdu|State.BR~q  & (!\cpu|isdu|State.JMP~q  & !\cpu|isdu|State.LoadPC4~q )))

	.dataa(\cpu|isdu|State.JSR~q ),
	.datab(\cpu|isdu|State.BR~q ),
	.datac(\cpu|isdu|State.JMP~q ),
	.datad(\cpu|isdu|State.LoadPC4~q ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr25~0 .lut_mask = 16'h0001;
defparam \cpu|isdu|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneiv_lcell_comb \cpu|isdu|Selector3~0 (
// Equation(s):
// \cpu|isdu|Selector3~0_combout  = (!\cpu|IR|Dout [14] & (!\cpu|IR|Dout [12] & ((\cpu|IR|Dout [15]) # (!\cpu|isdu|WideOr0~combout ))))

	.dataa(\cpu|IR|Dout [14]),
	.datab(\cpu|IR|Dout [12]),
	.datac(\cpu|IR|Dout [15]),
	.datad(\cpu|isdu|WideOr0~combout ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector3~0 .lut_mask = 16'h1011;
defparam \cpu|isdu|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneiv_lcell_comb \cpu|isdu|Selector3~1 (
// Equation(s):
// \cpu|isdu|Selector3~1_combout  = (\cpu|isdu|State.Decode~q  & ((\cpu|isdu|Selector3~0_combout ) # ((!\cpu|regAddrMux|Selector3~0_combout  & \cpu|IR|Dout [13]))))

	.dataa(\cpu|isdu|State.Decode~q ),
	.datab(\cpu|regAddrMux|Selector3~0_combout ),
	.datac(\cpu|IR|Dout [13]),
	.datad(\cpu|isdu|Selector3~0_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector3~1 .lut_mask = 16'hAA20;
defparam \cpu|isdu|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneiv_lcell_comb \cpu|isdu|Decoder0~8 (
// Equation(s):
// \cpu|isdu|Decoder0~8_combout  = (!\cpu|IR|Dout [13] & (\cpu|IR|Dout [12] & (\cpu|IR|Dout [14] & \cpu|IR|Dout [15])))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [12]),
	.datac(\cpu|IR|Dout [14]),
	.datad(\cpu|IR|Dout [15]),
	.cin(gnd),
	.combout(\cpu|isdu|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Decoder0~8 .lut_mask = 16'h4000;
defparam \cpu|isdu|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneiv_lcell_comb \cpu|isdu|Selector22~0 (
// Equation(s):
// \cpu|isdu|Selector22~0_combout  = (\cpu|isdu|Decoder0~8_combout  & ((\cpu|isdu|State.Decode~q ) # ((\cpu|isdu|State.PAUSE1~q  & \Continue~input_o )))) # (!\cpu|isdu|Decoder0~8_combout  & (((\cpu|isdu|State.PAUSE1~q  & \Continue~input_o ))))

	.dataa(\cpu|isdu|Decoder0~8_combout ),
	.datab(\cpu|isdu|State.Decode~q ),
	.datac(\cpu|isdu|State.PAUSE1~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector22~0 .lut_mask = 16'hF888;
defparam \cpu|isdu|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \cpu|isdu|State.PAUSE1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.PAUSE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.PAUSE1 .is_wysiwyg = "true";
defparam \cpu|isdu|State.PAUSE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneiv_lcell_comb \cpu|isdu|Selector23~0 (
// Equation(s):
// \cpu|isdu|Selector23~0_combout  = (!\Continue~input_o  & ((\cpu|isdu|State.PAUSE1~q ) # (\cpu|isdu|State.PAUSE2~q )))

	.dataa(gnd),
	.datab(\cpu|isdu|State.PAUSE1~q ),
	.datac(\cpu|isdu|State.PAUSE2~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector23~0 .lut_mask = 16'h00FC;
defparam \cpu|isdu|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \cpu|isdu|State.PAUSE2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.PAUSE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.PAUSE2 .is_wysiwyg = "true";
defparam \cpu|isdu|State.PAUSE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneiv_lcell_comb \cpu|isdu|Selector3~2 (
// Equation(s):
// \cpu|isdu|Selector3~2_combout  = (\cpu|isdu|State.STR4~q ) # ((\cpu|isdu|State.PAUSE2~q  & \Continue~input_o ))

	.dataa(gnd),
	.datab(\cpu|isdu|State.PAUSE2~q ),
	.datac(\cpu|isdu|State.STR4~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector3~2 .lut_mask = 16'hFCF0;
defparam \cpu|isdu|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneiv_lcell_comb \cpu|isdu|Selector3~3 (
// Equation(s):
// \cpu|isdu|Selector3~3_combout  = ((\cpu|isdu|WideOr27~0_combout ) # ((\cpu|isdu|Selector3~1_combout ) # (\cpu|isdu|Selector3~2_combout ))) # (!\cpu|isdu|WideOr25~0_combout )

	.dataa(\cpu|isdu|WideOr25~0_combout ),
	.datab(\cpu|isdu|WideOr27~0_combout ),
	.datac(\cpu|isdu|Selector3~1_combout ),
	.datad(\cpu|isdu|Selector3~2_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector3~3 .lut_mask = 16'hFFFD;
defparam \cpu|isdu|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \cpu|isdu|State.Fetch1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.Fetch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.Fetch1 .is_wysiwyg = "true";
defparam \cpu|isdu|State.Fetch1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \cpu|isdu|State.Fetch2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.Fetch1~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.Fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.Fetch2 .is_wysiwyg = "true";
defparam \cpu|isdu|State.Fetch2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N31
dffeas \cpu|isdu|State.Fetch3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.Fetch2~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.Fetch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.Fetch3 .is_wysiwyg = "true";
defparam \cpu|isdu|State.Fetch3 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \cpu|isdu|State.Fetch4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.Fetch3~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.Fetch4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.Fetch4 .is_wysiwyg = "true";
defparam \cpu|isdu|State.Fetch4 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \cpu|isdu|State.Decode (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|isdu|State.Fetch4~q ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.Decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.Decode .is_wysiwyg = "true";
defparam \cpu|isdu|State.Decode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneiv_lcell_comb \cpu|isdu|Decoder0~5 (
// Equation(s):
// \cpu|isdu|Decoder0~5_combout  = (!\cpu|IR|Dout [13] & (\cpu|IR|Dout [12] & (\cpu|IR|Dout [15] & !\cpu|IR|Dout [14])))

	.dataa(\cpu|IR|Dout [13]),
	.datab(\cpu|IR|Dout [12]),
	.datac(\cpu|IR|Dout [15]),
	.datad(\cpu|IR|Dout [14]),
	.cin(gnd),
	.combout(\cpu|isdu|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Decoder0~5 .lut_mask = 16'h0040;
defparam \cpu|isdu|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneiv_lcell_comb \cpu|isdu|Selector10~0 (
// Equation(s):
// \cpu|isdu|Selector10~0_combout  = (\cpu|isdu|State.Decode~q  & \cpu|isdu|Decoder0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|isdu|State.Decode~q ),
	.datad(\cpu|isdu|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\cpu|isdu|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|Selector10~0 .lut_mask = 16'hF000;
defparam \cpu|isdu|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \cpu|isdu|State.NOT (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|isdu|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|isdu|State.NOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|isdu|State.NOT .is_wysiwyg = "true";
defparam \cpu|isdu|State.NOT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneiv_lcell_comb \cpu|isdu|ALUK[1] (
// Equation(s):
// \cpu|isdu|ALUK [1] = (\cpu|isdu|State.NOT~q ) # (\cpu|isdu|State.STR2~q )

	.dataa(\cpu|isdu|State.NOT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|isdu|State.STR2~q ),
	.cin(gnd),
	.combout(\cpu|isdu|ALUK [1]),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|ALUK[1] .lut_mask = 16'hFFAA;
defparam \cpu|isdu|ALUK[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneiv_lcell_comb \cpu|PCgate|Dout[0]~21 (
// Equation(s):
// \cpu|PCgate|Dout[0]~21_combout  = (\cpu|isdu|ALUK [1] & (\cpu|isdu|ALUK [0] $ ((!\cpu|Registers|Mux15~4_combout )))) # (!\cpu|isdu|ALUK [1] & (\cpu|isdu|ALUK [0] & (\cpu|Registers|Mux15~4_combout  & \cpu|SR2mux|Dout[0]~1_combout )))

	.dataa(\cpu|isdu|ALUK [1]),
	.datab(\cpu|isdu|ALUK [0]),
	.datac(\cpu|Registers|Mux15~4_combout ),
	.datad(\cpu|SR2mux|Dout[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[0]~21 .lut_mask = 16'hC282;
defparam \cpu|PCgate|Dout[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneiv_lcell_comb \cpu|PCgate|Dout[0]~22 (
// Equation(s):
// \cpu|PCgate|Dout[0]~22_combout  = (\cpu|PCgate|Dout[0]~19_combout  & ((\cpu|PCgate|Dout[0]~21_combout ) # (!\cpu|PCgate|Dout[0]~20_combout )))

	.dataa(gnd),
	.datab(\cpu|PCgate|Dout[0]~21_combout ),
	.datac(\cpu|PCgate|Dout[0]~20_combout ),
	.datad(\cpu|PCgate|Dout[0]~19_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[0]~22 .lut_mask = 16'hCF00;
defparam \cpu|PCgate|Dout[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiv_lcell_comb \cpu|PCgate|Dout[1]~77 (
// Equation(s):
// \cpu|PCgate|Dout[1]~77_combout  = (\cpu|PCgate|Dout[1]~26_combout  & ((\cpu|ALUgate|Dout[1]~1_combout ) # (\cpu|ALUgate|Dout[1]~0_combout )))

	.dataa(\cpu|PCgate|Dout[1]~26_combout ),
	.datab(\cpu|ALUgate|Dout[1]~1_combout ),
	.datac(gnd),
	.datad(\cpu|ALUgate|Dout[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[1]~77 .lut_mask = 16'hAA88;
defparam \cpu|PCgate|Dout[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneiv_lcell_comb \cpu|PCgate|Dout[2]~78 (
// Equation(s):
// \cpu|PCgate|Dout[2]~78_combout  = (\cpu|PCgate|Dout[2]~29_combout  & ((\cpu|ALUgate|Dout[2]~3_combout ) # (\cpu|ALUgate|Dout[2]~2_combout )))

	.dataa(\cpu|ALUgate|Dout[2]~3_combout ),
	.datab(\cpu|PCgate|Dout[2]~29_combout ),
	.datac(gnd),
	.datad(\cpu|ALUgate|Dout[2]~2_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[2]~78 .lut_mask = 16'hCC88;
defparam \cpu|PCgate|Dout[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneiv_lcell_comb \cpu|PCgate|Dout[4]~79 (
// Equation(s):
// \cpu|PCgate|Dout[4]~79_combout  = (\cpu|PCgate|Dout[4]~38_combout  & ((\cpu|ALUgate|Dout[4]~4_combout ) # (\cpu|ALUgate|Dout[4]~5_combout )))

	.dataa(\cpu|ALUgate|Dout[4]~4_combout ),
	.datab(gnd),
	.datac(\cpu|ALUgate|Dout[4]~5_combout ),
	.datad(\cpu|PCgate|Dout[4]~38_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[4]~79 .lut_mask = 16'hFA00;
defparam \cpu|PCgate|Dout[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneiv_lcell_comb \cpu|ALUgate|Dout[6]~26 (
// Equation(s):
// \cpu|ALUgate|Dout[6]~26_combout  = ((\cpu|alu|Add0~12_combout  & \cpu|alu|Mux15~0_combout )) # (!\cpu|isdu|WideOr26~combout )

	.dataa(\cpu|isdu|WideOr26~combout ),
	.datab(\cpu|alu|Add0~12_combout ),
	.datac(gnd),
	.datad(\cpu|alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|ALUgate|Dout[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ALUgate|Dout[6]~26 .lut_mask = 16'hDD55;
defparam \cpu|ALUgate|Dout[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneiv_lcell_comb \cpu|PCgate|Dout[6]~80 (
// Equation(s):
// \cpu|PCgate|Dout[6]~80_combout  = (\cpu|PCgate|Dout[6]~47_combout  & ((\cpu|alu|Mux9~8_combout ) # ((\cpu|ALUgate|Dout[6]~26_combout ) # (\cpu|ALUgate|Dout[6]~6_combout ))))

	.dataa(\cpu|alu|Mux9~8_combout ),
	.datab(\cpu|ALUgate|Dout[6]~26_combout ),
	.datac(\cpu|PCgate|Dout[6]~47_combout ),
	.datad(\cpu|ALUgate|Dout[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[6]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[6]~80 .lut_mask = 16'hF0E0;
defparam \cpu|PCgate|Dout[6]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneiv_lcell_comb \cpu|PCgate|Dout[7]~81 (
// Equation(s):
// \cpu|PCgate|Dout[7]~81_combout  = (\cpu|PCgate|Dout[7]~50_combout  & ((\cpu|ALUgate|Dout[7]~8_combout ) # (\cpu|ALUgate|Dout[7]~9_combout )))

	.dataa(\cpu|PCgate|Dout[7]~50_combout ),
	.datab(\cpu|ALUgate|Dout[7]~8_combout ),
	.datac(gnd),
	.datad(\cpu|ALUgate|Dout[7]~9_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[7]~81 .lut_mask = 16'hAA88;
defparam \cpu|PCgate|Dout[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneiv_lcell_comb \cpu|PCgate|Dout[8]~82 (
// Equation(s):
// \cpu|PCgate|Dout[8]~82_combout  = (\cpu|PCgate|Dout[8]~53_combout  & ((\cpu|ALUgate|Dout[8]~10_combout ) # (\cpu|ALUgate|Dout[8]~11_combout )))

	.dataa(gnd),
	.datab(\cpu|PCgate|Dout[8]~53_combout ),
	.datac(\cpu|ALUgate|Dout[8]~10_combout ),
	.datad(\cpu|ALUgate|Dout[8]~11_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[8]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[8]~82 .lut_mask = 16'hCCC0;
defparam \cpu|PCgate|Dout[8]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneiv_lcell_comb \cpu|PCgate|Dout[9]~83 (
// Equation(s):
// \cpu|PCgate|Dout[9]~83_combout  = (\cpu|PCgate|Dout[9]~56_combout  & ((\cpu|ALUgate|Dout[9]~13_combout ) # (\cpu|ALUgate|Dout[9]~12_combout )))

	.dataa(\cpu|ALUgate|Dout[9]~13_combout ),
	.datab(\cpu|PCgate|Dout[9]~56_combout ),
	.datac(gnd),
	.datad(\cpu|ALUgate|Dout[9]~12_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[9]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[9]~83 .lut_mask = 16'hCC88;
defparam \cpu|PCgate|Dout[9]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneiv_lcell_comb \cpu|PCgate|Dout[10]~84 (
// Equation(s):
// \cpu|PCgate|Dout[10]~84_combout  = (\cpu|PCgate|Dout[10]~59_combout  & ((\cpu|ALUgate|Dout[10]~14_combout ) # (\cpu|ALUgate|Dout[10]~15_combout )))

	.dataa(\cpu|ALUgate|Dout[10]~14_combout ),
	.datab(\cpu|PCgate|Dout[10]~59_combout ),
	.datac(gnd),
	.datad(\cpu|ALUgate|Dout[10]~15_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[10]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[10]~84 .lut_mask = 16'hCC88;
defparam \cpu|PCgate|Dout[10]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneiv_lcell_comb \cpu|PCgate|Dout[11]~85 (
// Equation(s):
// \cpu|PCgate|Dout[11]~85_combout  = (\cpu|PCgate|Dout[11]~62_combout  & ((\cpu|ALUgate|Dout[11]~16_combout ) # (\cpu|ALUgate|Dout[11]~17_combout )))

	.dataa(\cpu|PCgate|Dout[11]~62_combout ),
	.datab(\cpu|ALUgate|Dout[11]~16_combout ),
	.datac(gnd),
	.datad(\cpu|ALUgate|Dout[11]~17_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[11]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[11]~85 .lut_mask = 16'hAA88;
defparam \cpu|PCgate|Dout[11]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneiv_lcell_comb \cpu|PCgate|Dout[12]~86 (
// Equation(s):
// \cpu|PCgate|Dout[12]~86_combout  = (\cpu|PCgate|Dout[12]~65_combout  & ((\cpu|ALUgate|Dout[12]~18_combout ) # (\cpu|ALUgate|Dout[12]~19_combout )))

	.dataa(\cpu|PCgate|Dout[12]~65_combout ),
	.datab(\cpu|ALUgate|Dout[12]~18_combout ),
	.datac(gnd),
	.datad(\cpu|ALUgate|Dout[12]~19_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[12]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[12]~86 .lut_mask = 16'hAA88;
defparam \cpu|PCgate|Dout[12]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneiv_lcell_comb \cpu|PCgate|Dout[13]~87 (
// Equation(s):
// \cpu|PCgate|Dout[13]~87_combout  = (\cpu|PCgate|Dout[13]~68_combout  & ((\cpu|ALUgate|Dout[13]~20_combout ) # (\cpu|ALUgate|Dout[13]~21_combout )))

	.dataa(gnd),
	.datab(\cpu|PCgate|Dout[13]~68_combout ),
	.datac(\cpu|ALUgate|Dout[13]~20_combout ),
	.datad(\cpu|ALUgate|Dout[13]~21_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[13]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[13]~87 .lut_mask = 16'hCCC0;
defparam \cpu|PCgate|Dout[13]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneiv_lcell_comb \cpu|PCgate|Dout[14]~88 (
// Equation(s):
// \cpu|PCgate|Dout[14]~88_combout  = (\cpu|PCgate|Dout[14]~71_combout  & ((\cpu|ALUgate|Dout[14]~23_combout ) # (\cpu|ALUgate|Dout[14]~22_combout )))

	.dataa(\cpu|ALUgate|Dout[14]~23_combout ),
	.datab(\cpu|ALUgate|Dout[14]~22_combout ),
	.datac(\cpu|PCgate|Dout[14]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[14]~88 .lut_mask = 16'hE0E0;
defparam \cpu|PCgate|Dout[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneiv_lcell_comb \cpu|PCgate|Dout[15]~89 (
// Equation(s):
// \cpu|PCgate|Dout[15]~89_combout  = (\cpu|PCgate|Dout[15]~74_combout  & ((\cpu|ALUgate|Dout[15]~25_combout ) # (\cpu|ALUgate|Dout[15]~24_combout )))

	.dataa(gnd),
	.datab(\cpu|ALUgate|Dout[15]~25_combout ),
	.datac(\cpu|ALUgate|Dout[15]~24_combout ),
	.datad(\cpu|PCgate|Dout[15]~74_combout ),
	.cin(gnd),
	.combout(\cpu|PCgate|Dout[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCgate|Dout[15]~89 .lut_mask = 16'hFC00;
defparam \cpu|PCgate|Dout[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneiv_lcell_comb \cpu|isdu|WideOr21 (
// Equation(s):
// \cpu|isdu|WideOr21~combout  = (\cpu|isdu|WideOr21~0_combout ) # ((\cpu|isdu|State.Fetch2~q ) # (\cpu|isdu|State.LDR2~q ))

	.dataa(\cpu|isdu|WideOr21~0_combout ),
	.datab(\cpu|isdu|State.Fetch2~q ),
	.datac(gnd),
	.datad(\cpu|isdu|State.LDR2~q ),
	.cin(gnd),
	.combout(\cpu|isdu|WideOr21~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|isdu|WideOr21 .lut_mask = 16'hFFEE;
defparam \cpu|isdu|WideOr21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneiv_lcell_comb \mem2io|always1~2 (
// Equation(s):
// \mem2io|always1~2_combout  = (\mem2io|Equal0~4_combout  & ((\cpu|isdu|State.STR4~q ) # (\cpu|isdu|State.STR3~q )))

	.dataa(\cpu|isdu|State.STR4~q ),
	.datab(\cpu|isdu|State.STR3~q ),
	.datac(gnd),
	.datad(\mem2io|Equal0~4_combout ),
	.cin(gnd),
	.combout(\mem2io|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem2io|always1~2 .lut_mask = 16'hEE00;
defparam \mem2io|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \mem2io|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[12]~66_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[12] .is_wysiwyg = "true";
defparam \mem2io|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \mem2io|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[14]~72_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[14] .is_wysiwyg = "true";
defparam \mem2io|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \mem2io|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[15]~76_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[15] .is_wysiwyg = "true";
defparam \mem2io|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \mem2io|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[13]~69_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[13] .is_wysiwyg = "true";
defparam \mem2io|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneiv_lcell_comb \H3|WideOr6~0 (
// Equation(s):
// \H3|WideOr6~0_combout  = (\mem2io|hex_data [14] & (!\mem2io|hex_data [13] & (\mem2io|hex_data [12] $ (!\mem2io|hex_data [15])))) # (!\mem2io|hex_data [14] & (\mem2io|hex_data [12] & (\mem2io|hex_data [15] $ (!\mem2io|hex_data [13]))))

	.dataa(\mem2io|hex_data [12]),
	.datab(\mem2io|hex_data [14]),
	.datac(\mem2io|hex_data [15]),
	.datad(\mem2io|hex_data [13]),
	.cin(gnd),
	.combout(\H3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr6~0 .lut_mask = 16'h2086;
defparam \H3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneiv_lcell_comb \H3|WideOr5~0 (
// Equation(s):
// \H3|WideOr5~0_combout  = (\mem2io|hex_data [15] & ((\mem2io|hex_data [12] & ((\mem2io|hex_data [13]))) # (!\mem2io|hex_data [12] & (\mem2io|hex_data [14])))) # (!\mem2io|hex_data [15] & (\mem2io|hex_data [14] & (\mem2io|hex_data [12] $ (\mem2io|hex_data 
// [13]))))

	.dataa(\mem2io|hex_data [12]),
	.datab(\mem2io|hex_data [14]),
	.datac(\mem2io|hex_data [15]),
	.datad(\mem2io|hex_data [13]),
	.cin(gnd),
	.combout(\H3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr5~0 .lut_mask = 16'hE448;
defparam \H3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneiv_lcell_comb \H3|WideOr4~0 (
// Equation(s):
// \H3|WideOr4~0_combout  = (\mem2io|hex_data [14] & (\mem2io|hex_data [15] & ((\mem2io|hex_data [13]) # (!\mem2io|hex_data [12])))) # (!\mem2io|hex_data [14] & (!\mem2io|hex_data [12] & (!\mem2io|hex_data [15] & \mem2io|hex_data [13])))

	.dataa(\mem2io|hex_data [12]),
	.datab(\mem2io|hex_data [14]),
	.datac(\mem2io|hex_data [15]),
	.datad(\mem2io|hex_data [13]),
	.cin(gnd),
	.combout(\H3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr4~0 .lut_mask = 16'hC140;
defparam \H3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneiv_lcell_comb \H3|WideOr3~0 (
// Equation(s):
// \H3|WideOr3~0_combout  = (\mem2io|hex_data [13] & ((\mem2io|hex_data [12] & (\mem2io|hex_data [14])) # (!\mem2io|hex_data [12] & (!\mem2io|hex_data [14] & \mem2io|hex_data [15])))) # (!\mem2io|hex_data [13] & (!\mem2io|hex_data [15] & (\mem2io|hex_data 
// [12] $ (\mem2io|hex_data [14]))))

	.dataa(\mem2io|hex_data [12]),
	.datab(\mem2io|hex_data [14]),
	.datac(\mem2io|hex_data [15]),
	.datad(\mem2io|hex_data [13]),
	.cin(gnd),
	.combout(\H3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr3~0 .lut_mask = 16'h9806;
defparam \H3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneiv_lcell_comb \H3|WideOr2~0 (
// Equation(s):
// \H3|WideOr2~0_combout  = (\mem2io|hex_data [13] & (!\mem2io|hex_data [15] & ((\mem2io|hex_data [12])))) # (!\mem2io|hex_data [13] & ((\mem2io|hex_data [14] & (!\mem2io|hex_data [15])) # (!\mem2io|hex_data [14] & ((\mem2io|hex_data [12])))))

	.dataa(\mem2io|hex_data [15]),
	.datab(\mem2io|hex_data [14]),
	.datac(\mem2io|hex_data [13]),
	.datad(\mem2io|hex_data [12]),
	.cin(gnd),
	.combout(\H3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr2~0 .lut_mask = 16'h5704;
defparam \H3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneiv_lcell_comb \H3|WideOr1~0 (
// Equation(s):
// \H3|WideOr1~0_combout  = (\mem2io|hex_data [13] & (!\mem2io|hex_data [15] & ((\mem2io|hex_data [12]) # (!\mem2io|hex_data [14])))) # (!\mem2io|hex_data [13] & (\mem2io|hex_data [12] & (\mem2io|hex_data [15] $ (!\mem2io|hex_data [14]))))

	.dataa(\mem2io|hex_data [15]),
	.datab(\mem2io|hex_data [13]),
	.datac(\mem2io|hex_data [12]),
	.datad(\mem2io|hex_data [14]),
	.cin(gnd),
	.combout(\H3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr1~0 .lut_mask = 16'h6054;
defparam \H3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneiv_lcell_comb \H3|WideOr0~0 (
// Equation(s):
// \H3|WideOr0~0_combout  = (\mem2io|hex_data [12] & ((\mem2io|hex_data [15]) # (\mem2io|hex_data [14] $ (\mem2io|hex_data [13])))) # (!\mem2io|hex_data [12] & ((\mem2io|hex_data [13]) # (\mem2io|hex_data [14] $ (\mem2io|hex_data [15]))))

	.dataa(\mem2io|hex_data [12]),
	.datab(\mem2io|hex_data [14]),
	.datac(\mem2io|hex_data [15]),
	.datad(\mem2io|hex_data [13]),
	.cin(gnd),
	.combout(\H3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H3|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \H3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N31
dffeas \mem2io|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[9]~57_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[9] .is_wysiwyg = "true";
defparam \mem2io|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \mem2io|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[8]~54_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[8] .is_wysiwyg = "true";
defparam \mem2io|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \mem2io|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[11]~63_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[11] .is_wysiwyg = "true";
defparam \mem2io|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N9
dffeas \mem2io|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\cpu|PCgate|Dout[10]~60_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[10] .is_wysiwyg = "true";
defparam \mem2io|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneiv_lcell_comb \H2|WideOr6~0 (
// Equation(s):
// \H2|WideOr6~0_combout  = (\mem2io|hex_data [11] & (\mem2io|hex_data [8] & (\mem2io|hex_data [9] $ (\mem2io|hex_data [10])))) # (!\mem2io|hex_data [11] & (!\mem2io|hex_data [9] & (\mem2io|hex_data [8] $ (\mem2io|hex_data [10]))))

	.dataa(\mem2io|hex_data [9]),
	.datab(\mem2io|hex_data [8]),
	.datac(\mem2io|hex_data [11]),
	.datad(\mem2io|hex_data [10]),
	.cin(gnd),
	.combout(\H2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|WideOr6~0 .lut_mask = 16'h4184;
defparam \H2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneiv_lcell_comb \H2|WideOr5~0 (
// Equation(s):
// \H2|WideOr5~0_combout  = (\mem2io|hex_data [9] & ((\mem2io|hex_data [8] & (\mem2io|hex_data [11])) # (!\mem2io|hex_data [8] & ((\mem2io|hex_data [10]))))) # (!\mem2io|hex_data [9] & (\mem2io|hex_data [10] & (\mem2io|hex_data [8] $ (\mem2io|hex_data 
// [11]))))

	.dataa(\mem2io|hex_data [9]),
	.datab(\mem2io|hex_data [8]),
	.datac(\mem2io|hex_data [11]),
	.datad(\mem2io|hex_data [10]),
	.cin(gnd),
	.combout(\H2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|WideOr5~0 .lut_mask = 16'hB680;
defparam \H2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneiv_lcell_comb \H2|WideOr4~0 (
// Equation(s):
// \H2|WideOr4~0_combout  = (\mem2io|hex_data [10] & (\mem2io|hex_data [11] & ((\mem2io|hex_data [9]) # (!\mem2io|hex_data [8])))) # (!\mem2io|hex_data [10] & (!\mem2io|hex_data [11] & (!\mem2io|hex_data [8] & \mem2io|hex_data [9])))

	.dataa(\mem2io|hex_data [10]),
	.datab(\mem2io|hex_data [11]),
	.datac(\mem2io|hex_data [8]),
	.datad(\mem2io|hex_data [9]),
	.cin(gnd),
	.combout(\H2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|WideOr4~0 .lut_mask = 16'h8908;
defparam \H2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneiv_lcell_comb \H2|WideOr3~0 (
// Equation(s):
// \H2|WideOr3~0_combout  = (\mem2io|hex_data [9] & ((\mem2io|hex_data [10] & (\mem2io|hex_data [8])) # (!\mem2io|hex_data [10] & (!\mem2io|hex_data [8] & \mem2io|hex_data [11])))) # (!\mem2io|hex_data [9] & (!\mem2io|hex_data [11] & (\mem2io|hex_data [10] $ 
// (\mem2io|hex_data [8]))))

	.dataa(\mem2io|hex_data [10]),
	.datab(\mem2io|hex_data [9]),
	.datac(\mem2io|hex_data [8]),
	.datad(\mem2io|hex_data [11]),
	.cin(gnd),
	.combout(\H2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|WideOr3~0 .lut_mask = 16'h8492;
defparam \H2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneiv_lcell_comb \H2|WideOr2~0 (
// Equation(s):
// \H2|WideOr2~0_combout  = (\mem2io|hex_data [9] & (\mem2io|hex_data [8] & (!\mem2io|hex_data [11]))) # (!\mem2io|hex_data [9] & ((\mem2io|hex_data [10] & ((!\mem2io|hex_data [11]))) # (!\mem2io|hex_data [10] & (\mem2io|hex_data [8]))))

	.dataa(\mem2io|hex_data [9]),
	.datab(\mem2io|hex_data [8]),
	.datac(\mem2io|hex_data [11]),
	.datad(\mem2io|hex_data [10]),
	.cin(gnd),
	.combout(\H2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \H2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneiv_lcell_comb \H2|WideOr1~0 (
// Equation(s):
// \H2|WideOr1~0_combout  = (\mem2io|hex_data [10] & (\mem2io|hex_data [8] & (\mem2io|hex_data [9] $ (\mem2io|hex_data [11])))) # (!\mem2io|hex_data [10] & (!\mem2io|hex_data [11] & ((\mem2io|hex_data [9]) # (\mem2io|hex_data [8]))))

	.dataa(\mem2io|hex_data [10]),
	.datab(\mem2io|hex_data [9]),
	.datac(\mem2io|hex_data [8]),
	.datad(\mem2io|hex_data [11]),
	.cin(gnd),
	.combout(\H2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|WideOr1~0 .lut_mask = 16'h20D4;
defparam \H2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneiv_lcell_comb \H2|WideOr0~0 (
// Equation(s):
// \H2|WideOr0~0_combout  = (\mem2io|hex_data [8] & ((\mem2io|hex_data [11]) # (\mem2io|hex_data [10] $ (\mem2io|hex_data [9])))) # (!\mem2io|hex_data [8] & ((\mem2io|hex_data [9]) # (\mem2io|hex_data [10] $ (\mem2io|hex_data [11]))))

	.dataa(\mem2io|hex_data [8]),
	.datab(\mem2io|hex_data [10]),
	.datac(\mem2io|hex_data [11]),
	.datad(\mem2io|hex_data [9]),
	.cin(gnd),
	.combout(\H2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H2|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \H2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \mem2io|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[7]~51_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[7] .is_wysiwyg = "true";
defparam \mem2io|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \mem2io|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[4]~39_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[4] .is_wysiwyg = "true";
defparam \mem2io|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \mem2io|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[5]~45_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[5] .is_wysiwyg = "true";
defparam \mem2io|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \mem2io|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[6]~48_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[6] .is_wysiwyg = "true";
defparam \mem2io|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneiv_lcell_comb \H1|WideOr6~0 (
// Equation(s):
// \H1|WideOr6~0_combout  = (\mem2io|hex_data [7] & (\mem2io|hex_data [4] & (\mem2io|hex_data [5] $ (\mem2io|hex_data [6])))) # (!\mem2io|hex_data [7] & (!\mem2io|hex_data [5] & (\mem2io|hex_data [4] $ (\mem2io|hex_data [6]))))

	.dataa(\mem2io|hex_data [7]),
	.datab(\mem2io|hex_data [4]),
	.datac(\mem2io|hex_data [5]),
	.datad(\mem2io|hex_data [6]),
	.cin(gnd),
	.combout(\H1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr6~0 .lut_mask = 16'h0984;
defparam \H1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneiv_lcell_comb \H1|WideOr5~0 (
// Equation(s):
// \H1|WideOr5~0_combout  = (\mem2io|hex_data [5] & ((\mem2io|hex_data [4] & ((\mem2io|hex_data [7]))) # (!\mem2io|hex_data [4] & (\mem2io|hex_data [6])))) # (!\mem2io|hex_data [5] & (\mem2io|hex_data [6] & (\mem2io|hex_data [4] $ (\mem2io|hex_data [7]))))

	.dataa(\mem2io|hex_data [5]),
	.datab(\mem2io|hex_data [6]),
	.datac(\mem2io|hex_data [4]),
	.datad(\mem2io|hex_data [7]),
	.cin(gnd),
	.combout(\H1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr5~0 .lut_mask = 16'hAC48;
defparam \H1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneiv_lcell_comb \H1|WideOr4~0 (
// Equation(s):
// \H1|WideOr4~0_combout  = (\mem2io|hex_data [6] & (\mem2io|hex_data [7] & ((\mem2io|hex_data [5]) # (!\mem2io|hex_data [4])))) # (!\mem2io|hex_data [6] & (\mem2io|hex_data [5] & (!\mem2io|hex_data [4] & !\mem2io|hex_data [7])))

	.dataa(\mem2io|hex_data [5]),
	.datab(\mem2io|hex_data [6]),
	.datac(\mem2io|hex_data [4]),
	.datad(\mem2io|hex_data [7]),
	.cin(gnd),
	.combout(\H1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr4~0 .lut_mask = 16'h8C02;
defparam \H1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneiv_lcell_comb \H1|WideOr3~0 (
// Equation(s):
// \H1|WideOr3~0_combout  = (\mem2io|hex_data [5] & ((\mem2io|hex_data [4] & ((\mem2io|hex_data [6]))) # (!\mem2io|hex_data [4] & (\mem2io|hex_data [7] & !\mem2io|hex_data [6])))) # (!\mem2io|hex_data [5] & (!\mem2io|hex_data [7] & (\mem2io|hex_data [4] $ 
// (\mem2io|hex_data [6]))))

	.dataa(\mem2io|hex_data [7]),
	.datab(\mem2io|hex_data [5]),
	.datac(\mem2io|hex_data [4]),
	.datad(\mem2io|hex_data [6]),
	.cin(gnd),
	.combout(\H1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr3~0 .lut_mask = 16'hC118;
defparam \H1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneiv_lcell_comb \H1|WideOr2~0 (
// Equation(s):
// \H1|WideOr2~0_combout  = (\mem2io|hex_data [5] & (!\mem2io|hex_data [7] & (\mem2io|hex_data [4]))) # (!\mem2io|hex_data [5] & ((\mem2io|hex_data [6] & (!\mem2io|hex_data [7])) # (!\mem2io|hex_data [6] & ((\mem2io|hex_data [4])))))

	.dataa(\mem2io|hex_data [5]),
	.datab(\mem2io|hex_data [7]),
	.datac(\mem2io|hex_data [4]),
	.datad(\mem2io|hex_data [6]),
	.cin(gnd),
	.combout(\H1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr2~0 .lut_mask = 16'h3170;
defparam \H1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneiv_lcell_comb \H1|WideOr1~0 (
// Equation(s):
// \H1|WideOr1~0_combout  = (\mem2io|hex_data [5] & (!\mem2io|hex_data [7] & ((\mem2io|hex_data [4]) # (!\mem2io|hex_data [6])))) # (!\mem2io|hex_data [5] & (\mem2io|hex_data [4] & (\mem2io|hex_data [6] $ (!\mem2io|hex_data [7]))))

	.dataa(\mem2io|hex_data [5]),
	.datab(\mem2io|hex_data [4]),
	.datac(\mem2io|hex_data [6]),
	.datad(\mem2io|hex_data [7]),
	.cin(gnd),
	.combout(\H1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr1~0 .lut_mask = 16'h408E;
defparam \H1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneiv_lcell_comb \H1|WideOr0~0 (
// Equation(s):
// \H1|WideOr0~0_combout  = (\mem2io|hex_data [4] & ((\mem2io|hex_data [7]) # (\mem2io|hex_data [5] $ (\mem2io|hex_data [6])))) # (!\mem2io|hex_data [4] & ((\mem2io|hex_data [5]) # (\mem2io|hex_data [7] $ (\mem2io|hex_data [6]))))

	.dataa(\mem2io|hex_data [5]),
	.datab(\mem2io|hex_data [4]),
	.datac(\mem2io|hex_data [7]),
	.datad(\mem2io|hex_data [6]),
	.cin(gnd),
	.combout(\H1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \H1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \mem2io|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[2]~30_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[2] .is_wysiwyg = "true";
defparam \mem2io|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \mem2io|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[3]~36_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[3] .is_wysiwyg = "true";
defparam \mem2io|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \mem2io|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[1]~27_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[1] .is_wysiwyg = "true";
defparam \mem2io|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \mem2io|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|PCgate|Dout[0]~90_combout ),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem2io|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem2io|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem2io|hex_data[0] .is_wysiwyg = "true";
defparam \mem2io|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneiv_lcell_comb \H0|WideOr6~0 (
// Equation(s):
// \H0|WideOr6~0_combout  = (\mem2io|hex_data [2] & (!\mem2io|hex_data [1] & (\mem2io|hex_data [3] $ (!\mem2io|hex_data [0])))) # (!\mem2io|hex_data [2] & (\mem2io|hex_data [0] & (\mem2io|hex_data [3] $ (!\mem2io|hex_data [1]))))

	.dataa(\mem2io|hex_data [2]),
	.datab(\mem2io|hex_data [3]),
	.datac(\mem2io|hex_data [1]),
	.datad(\mem2io|hex_data [0]),
	.cin(gnd),
	.combout(\H0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr6~0 .lut_mask = 16'h4902;
defparam \H0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneiv_lcell_comb \H0|WideOr5~0 (
// Equation(s):
// \H0|WideOr5~0_combout  = (\mem2io|hex_data [3] & ((\mem2io|hex_data [0] & ((\mem2io|hex_data [1]))) # (!\mem2io|hex_data [0] & (\mem2io|hex_data [2])))) # (!\mem2io|hex_data [3] & (\mem2io|hex_data [2] & (\mem2io|hex_data [1] $ (\mem2io|hex_data [0]))))

	.dataa(\mem2io|hex_data [2]),
	.datab(\mem2io|hex_data [3]),
	.datac(\mem2io|hex_data [1]),
	.datad(\mem2io|hex_data [0]),
	.cin(gnd),
	.combout(\H0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \H0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneiv_lcell_comb \H0|WideOr4~0 (
// Equation(s):
// \H0|WideOr4~0_combout  = (\mem2io|hex_data [2] & (\mem2io|hex_data [3] & ((\mem2io|hex_data [1]) # (!\mem2io|hex_data [0])))) # (!\mem2io|hex_data [2] & (!\mem2io|hex_data [3] & (\mem2io|hex_data [1] & !\mem2io|hex_data [0])))

	.dataa(\mem2io|hex_data [2]),
	.datab(\mem2io|hex_data [3]),
	.datac(\mem2io|hex_data [1]),
	.datad(\mem2io|hex_data [0]),
	.cin(gnd),
	.combout(\H0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr4~0 .lut_mask = 16'h8098;
defparam \H0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneiv_lcell_comb \H0|WideOr3~0 (
// Equation(s):
// \H0|WideOr3~0_combout  = (\mem2io|hex_data [1] & ((\mem2io|hex_data [2] & (\mem2io|hex_data [0])) # (!\mem2io|hex_data [2] & (!\mem2io|hex_data [0] & \mem2io|hex_data [3])))) # (!\mem2io|hex_data [1] & (!\mem2io|hex_data [3] & (\mem2io|hex_data [2] $ 
// (\mem2io|hex_data [0]))))

	.dataa(\mem2io|hex_data [2]),
	.datab(\mem2io|hex_data [1]),
	.datac(\mem2io|hex_data [0]),
	.datad(\mem2io|hex_data [3]),
	.cin(gnd),
	.combout(\H0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr3~0 .lut_mask = 16'h8492;
defparam \H0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneiv_lcell_comb \H0|WideOr2~0 (
// Equation(s):
// \H0|WideOr2~0_combout  = (\mem2io|hex_data [1] & (((!\mem2io|hex_data [3] & \mem2io|hex_data [0])))) # (!\mem2io|hex_data [1] & ((\mem2io|hex_data [2] & (!\mem2io|hex_data [3])) # (!\mem2io|hex_data [2] & ((\mem2io|hex_data [0])))))

	.dataa(\mem2io|hex_data [2]),
	.datab(\mem2io|hex_data [3]),
	.datac(\mem2io|hex_data [1]),
	.datad(\mem2io|hex_data [0]),
	.cin(gnd),
	.combout(\H0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr2~0 .lut_mask = 16'h3702;
defparam \H0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneiv_lcell_comb \H0|WideOr1~0 (
// Equation(s):
// \H0|WideOr1~0_combout  = (\mem2io|hex_data [1] & (!\mem2io|hex_data [3] & ((\mem2io|hex_data [0]) # (!\mem2io|hex_data [2])))) # (!\mem2io|hex_data [1] & (\mem2io|hex_data [0] & (\mem2io|hex_data [3] $ (!\mem2io|hex_data [2]))))

	.dataa(\mem2io|hex_data [3]),
	.datab(\mem2io|hex_data [1]),
	.datac(\mem2io|hex_data [2]),
	.datad(\mem2io|hex_data [0]),
	.cin(gnd),
	.combout(\H0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr1~0 .lut_mask = 16'h6504;
defparam \H0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneiv_lcell_comb \H0|WideOr0~0 (
// Equation(s):
// \H0|WideOr0~0_combout  = (\mem2io|hex_data [0] & ((\mem2io|hex_data [3]) # (\mem2io|hex_data [2] $ (\mem2io|hex_data [1])))) # (!\mem2io|hex_data [0] & ((\mem2io|hex_data [1]) # (\mem2io|hex_data [2] $ (\mem2io|hex_data [3]))))

	.dataa(\mem2io|hex_data [2]),
	.datab(\mem2io|hex_data [1]),
	.datac(\mem2io|hex_data [3]),
	.datad(\mem2io|hex_data [0]),
	.cin(gnd),
	.combout(\H0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \H0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneiv_io_ibuf \ContinueIR~input (
	.i(ContinueIR),
	.ibar(gnd),
	.o(\ContinueIR~input_o ));
// synopsys translate_off
defparam \ContinueIR~input .bus_hold = "false";
defparam \ContinueIR~input .simulate_z_as = "z";
// synopsys translate_on

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign A[0] = \A[0]~output_o ;

assign A[1] = \A[1]~output_o ;

assign A[2] = \A[2]~output_o ;

assign A[3] = \A[3]~output_o ;

assign A[4] = \A[4]~output_o ;

assign A[5] = \A[5]~output_o ;

assign A[6] = \A[6]~output_o ;

assign A[7] = \A[7]~output_o ;

assign A[8] = \A[8]~output_o ;

assign A[9] = \A[9]~output_o ;

assign A[10] = \A[10]~output_o ;

assign A[11] = \A[11]~output_o ;

assign A[12] = \A[12]~output_o ;

assign A[13] = \A[13]~output_o ;

assign A[14] = \A[14]~output_o ;

assign A[15] = \A[15]~output_o ;

assign A[16] = \A[16]~output_o ;

assign A[17] = \A[17]~output_o ;

assign A[18] = \A[18]~output_o ;

assign A[19] = \A[19]~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign DIS3[0] = \DIS3[0]~output_o ;

assign DIS3[1] = \DIS3[1]~output_o ;

assign DIS3[2] = \DIS3[2]~output_o ;

assign DIS3[3] = \DIS3[3]~output_o ;

assign DIS3[4] = \DIS3[4]~output_o ;

assign DIS3[5] = \DIS3[5]~output_o ;

assign DIS3[6] = \DIS3[6]~output_o ;

assign DIS2[0] = \DIS2[0]~output_o ;

assign DIS2[1] = \DIS2[1]~output_o ;

assign DIS2[2] = \DIS2[2]~output_o ;

assign DIS2[3] = \DIS2[3]~output_o ;

assign DIS2[4] = \DIS2[4]~output_o ;

assign DIS2[5] = \DIS2[5]~output_o ;

assign DIS2[6] = \DIS2[6]~output_o ;

assign DIS1[0] = \DIS1[0]~output_o ;

assign DIS1[1] = \DIS1[1]~output_o ;

assign DIS1[2] = \DIS1[2]~output_o ;

assign DIS1[3] = \DIS1[3]~output_o ;

assign DIS1[4] = \DIS1[4]~output_o ;

assign DIS1[5] = \DIS1[5]~output_o ;

assign DIS1[6] = \DIS1[6]~output_o ;

assign DIS0[0] = \DIS0[0]~output_o ;

assign DIS0[1] = \DIS0[1]~output_o ;

assign DIS0[2] = \DIS0[2]~output_o ;

assign DIS0[3] = \DIS0[3]~output_o ;

assign DIS0[4] = \DIS0[4]~output_o ;

assign DIS0[5] = \DIS0[5]~output_o ;

assign DIS0[6] = \DIS0[6]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule
