// Seed: 3713705428
module module_0 (
    output wand id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri  id_3
    , id_5
);
endmodule
program module_1 (
    output wire id_0,
    input  wand id_1,
    input  tri0 id_2,
    output wor  id_3,
    input  tri1 id_4,
    input  tri0 id_5
);
  generate
    assign id_3.id_5 = id_5;
    assign id_0 = 1 > id_1;
    id_7(
        1'b0, 1'b0
    );
    always if (1 & -1) if (1);
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2
  );
  assign modCall_1.id_0 = 0;
endprogram
