// Seed: 396421294
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7
    , id_21,
    output tri1 id_8,
    output tri id_9,
    output wand id_10,
    output supply0 id_11,
    output wand id_12,
    input wor id_13,
    output wire id_14,
    input wire id_15,
    input tri0 id_16,
    input uwire id_17,
    output uwire id_18,
    input uwire id_19
);
  assign id_11 = ~-1;
  assign module_1.id_4 = 0;
  assign id_14 = id_1;
  assign id_18 = id_7;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wire id_2,
    output wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10,
    output supply1 id_11,
    input supply1 id_12,
    output supply0 id_13
    , id_15
);
  localparam id_16 = 1;
  bit id_17, id_18, id_19, id_20, id_21;
  assign id_3 = id_6;
  parameter id_22 = 1;
  logic id_23;
  logic id_24;
  ;
  parameter id_25 = 1;
  always
    if (id_16) begin : LABEL_0
      id_15[-1] = (id_20);
      @(posedge id_7) begin : LABEL_1
        id_20 <= id_24;
      end
      id_18 <= id_7;
    end
  parameter id_26 = (id_25);
  id_27 :
  assert property (@(posedge $realtime > 1) 1)
  else;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_1,
      id_10,
      id_4,
      id_8,
      id_6,
      id_10,
      id_13,
      id_3,
      id_13,
      id_11,
      id_1,
      id_2,
      id_4,
      id_6,
      id_1,
      id_11,
      id_7
  );
  wire [-1 : -1 'd0] id_28;
  wire id_29;
  wire  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
  assign id_45 = id_29;
endmodule
