$date
	Fri Aug 16 10:35:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 4 $ read_address [3:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 & data_in [7:0] $end
$var wire 4 ' read_address [3:0] $end
$var wire 1 % rst $end
$var reg 8 ( data_out [7:0] $end
$var integer 32 ) write_address [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
bx (
bx '
bx &
1%
bx $
bx #
0"
bx !
$end
#1
b10 )
1"
#2
0"
#3
b11 )
1"
#4
0"
#5
1"
b1 $
b1 '
b100100 #
b100100 &
0%
#6
0"
#7
1"
#8
0"
#9
1"
#10
b100 )
0"
b10000001 #
b10000001 &
#11
1"
#12
0"
#13
1"
#14
0"
#15
b0 !
b0 (
b101 )
1"
b10 $
b10 '
b1001 #
b1001 &
#16
0"
#17
1"
#18
0"
#19
1"
#20
b100100 !
b100100 (
b110 )
0"
b11 $
b11 '
b1100011 #
b1100011 &
#21
1"
#22
0"
#23
1"
#24
0"
#25
b10000001 !
b10000001 (
b111 )
1"
b100 $
b100 '
b1101 #
b1101 &
#26
0"
#27
1"
#28
0"
#29
1"
#30
b1001 !
b1001 (
b1000 )
0"
b101 $
b101 '
b10001101 #
b10001101 &
#31
1"
#32
0"
#33
1"
#34
0"
#35
b1100011 !
b1100011 (
b1001 )
1"
b110 $
b110 '
b1100101 #
b1100101 &
#36
0"
#37
1"
#38
0"
#39
1"
#40
b1101 !
b1101 (
b1010 )
0"
b111 $
b111 '
b10010 #
b10010 &
#41
1"
#42
0"
#43
1"
#44
0"
#45
b1011 )
1"
b1 #
b1 &
#46
0"
#47
1"
#48
0"
#49
1"
#50
b10001101 !
b10001101 (
b1100 )
0"
b1000 $
b1000 '
b1101 #
b1101 &
#51
1"
#52
0"
#53
1"
#54
0"
#55
b1100101 !
b1100101 (
b1101 )
1"
b1001 $
b1001 '
b1110110 #
b1110110 &
#56
0"
#57
1"
#58
0"
#59
1"
#60
b10010 !
b10010 (
b1110 )
0"
b1010 $
b1010 '
b111101 #
b111101 &
