[13:42:05.149] <TB0>     INFO: *** Welcome to pxar ***
[13:42:05.149] <TB0>     INFO: *** Today: 2016/02/08
[13:42:05.156] <TB0>     INFO: *** Version: b2a7-dirty
[13:42:05.156] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C15.dat
[13:42:05.156] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:42:05.156] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//defaultMaskFile.dat
[13:42:05.156] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters_C15.dat
[13:42:05.230] <TB0>     INFO:         clk: 4
[13:42:05.230] <TB0>     INFO:         ctr: 4
[13:42:05.230] <TB0>     INFO:         sda: 19
[13:42:05.230] <TB0>     INFO:         tin: 9
[13:42:05.230] <TB0>     INFO:         level: 15
[13:42:05.230] <TB0>     INFO:         triggerdelay: 0
[13:42:05.230] <TB0>    QUIET: Instanciating API for pxar v2.6.1+43~g6e62df2
[13:42:05.230] <TB0>     INFO: Log level: DEBUG
[13:42:05.241] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:42:05.252] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:42:05.255] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:42:05.258] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:42:06.810] <TB0>     INFO: DUT info: 
[13:42:06.810] <TB0>     INFO: The DUT currently contains the following objects:
[13:42:06.810] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:42:06.810] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:42:06.810] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:42:06.810] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:42:06.810] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.810] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:42:06.811] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:42:06.812] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:42:06.813] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:42:06.820] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33411072
[13:42:06.820] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1b01f90
[13:42:06.820] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1a76770
[13:42:06.820] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f21a5d94010
[13:42:06.820] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f21abfff510
[13:42:06.820] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33476608 fPxarMemory = 0x7f21a5d94010
[13:42:06.821] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[13:42:06.822] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[13:42:06.822] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[13:42:06.822] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:42:07.222] <TB0>     INFO: enter 'restricted' command line mode
[13:42:07.223] <TB0>     INFO: enter test to run
[13:42:07.223] <TB0>     INFO:   test: FPIXTest no parameter change
[13:42:07.223] <TB0>     INFO:   running: fpixtest
[13:42:07.223] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:42:07.225] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:42:07.226] <TB0>     INFO: ######################################################################
[13:42:07.226] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:42:07.226] <TB0>     INFO: ######################################################################
[13:42:07.229] <TB0>     INFO: ######################################################################
[13:42:07.229] <TB0>     INFO: PixTestPretest::doTest()
[13:42:07.229] <TB0>     INFO: ######################################################################
[13:42:07.232] <TB0>     INFO:    ----------------------------------------------------------------------
[13:42:07.232] <TB0>     INFO:    PixTestPretest::programROC() 
[13:42:07.232] <TB0>     INFO:    ----------------------------------------------------------------------
[13:42:25.249] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:42:25.249] <TB0>     INFO: IA differences per ROC:  20.1 17.7 18.5 20.1 19.3 16.9 21.7 19.3 17.7 17.7 17.7 19.3 18.5 19.3 16.1 20.1
[13:42:25.315] <TB0>     INFO:    ----------------------------------------------------------------------
[13:42:25.315] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:42:25.315] <TB0>     INFO:    ----------------------------------------------------------------------
[13:42:25.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L283> offset current from other 15 ROCs is 67.7812 mA
[13:42:25.519] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 0 iter 0 Vana 78 Ia 24.6187 mA
[13:42:25.620] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  1 Vana  75 Ia 23.8187 mA
[13:42:25.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  2 Vana  76 Ia 23.8187 mA
[13:42:25.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[13:42:25.922] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[13:42:26.023] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  5 Vana  79 Ia 24.6187 mA
[13:42:26.124] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  6 Vana  76 Ia 23.8187 mA
[13:42:26.225] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[13:42:26.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  8 Vana  78 Ia 24.6187 mA
[13:42:26.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  9 Vana  75 Ia 23.8187 mA
[13:42:26.527] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 10 Vana  76 Ia 23.8187 mA
[13:42:26.628] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[13:42:26.729] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[13:42:26.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[13:42:26.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  2 Vana  86 Ia 24.6187 mA
[13:42:27.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  3 Vana  83 Ia 23.8187 mA
[13:42:27.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  4 Vana  84 Ia 23.8187 mA
[13:42:27.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  5 Vana  85 Ia 23.8187 mA
[13:42:27.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  6 Vana  86 Ia 24.6187 mA
[13:42:27.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  7 Vana  83 Ia 23.8187 mA
[13:42:27.534] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  8 Vana  84 Ia 23.8187 mA
[13:42:27.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  9 Vana  85 Ia 23.8187 mA
[13:42:27.736] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 10 Vana  86 Ia 23.8187 mA
[13:42:27.837] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter 11 Vana  87 Ia 24.6187 mA
[13:42:27.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[13:42:28.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[13:42:28.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[13:42:28.241] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[13:42:28.342] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  4 Vana  83 Ia 24.6187 mA
[13:42:28.443] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  5 Vana  80 Ia 23.8187 mA
[13:42:28.544] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[13:42:28.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  7 Vana  82 Ia 23.8187 mA
[13:42:28.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  8 Vana  83 Ia 24.6187 mA
[13:42:28.847] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[13:42:28.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 10 Vana  81 Ia 23.8187 mA
[13:42:29.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter 11 Vana  82 Ia 23.8187 mA
[13:42:29.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 3 iter 0 Vana 78 Ia 24.6187 mA
[13:42:29.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  1 Vana  75 Ia 23.8187 mA
[13:42:29.351] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  2 Vana  76 Ia 24.6187 mA
[13:42:29.452] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  3 Vana  73 Ia 23.8187 mA
[13:42:29.553] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  4 Vana  74 Ia 23.8187 mA
[13:42:29.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  5 Vana  75 Ia 23.8187 mA
[13:42:29.754] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  6 Vana  76 Ia 23.8187 mA
[13:42:29.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  7 Vana  77 Ia 24.6187 mA
[13:42:29.955] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  8 Vana  74 Ia 23.8187 mA
[13:42:30.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  9 Vana  75 Ia 23.8187 mA
[13:42:30.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 10 Vana  76 Ia 24.6187 mA
[13:42:30.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter 11 Vana  73 Ia 23.8187 mA
[13:42:30.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[13:42:30.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[13:42:30.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  2 Vana  80 Ia 24.6187 mA
[13:42:30.659] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[13:42:30.760] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[13:42:30.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[13:42:30.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  6 Vana  80 Ia 24.6187 mA
[13:42:31.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  7 Vana  77 Ia 23.8187 mA
[13:42:31.163] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  8 Vana  78 Ia 23.8187 mA
[13:42:31.264] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  9 Vana  79 Ia 23.8187 mA
[13:42:31.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 10 Vana  80 Ia 24.6187 mA
[13:42:31.466] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter 11 Vana  77 Ia 23.8187 mA
[13:42:31.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 5 iter 0 Vana 78 Ia 21.4188 mA
[13:42:31.668] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  1 Vana  94 Ia 24.6187 mA
[13:42:31.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  2 Vana  91 Ia 23.8187 mA
[13:42:31.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  3 Vana  92 Ia 23.8187 mA
[13:42:31.970] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  4 Vana  93 Ia 24.6187 mA
[13:42:32.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  5 Vana  90 Ia 23.8187 mA
[13:42:32.171] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  6 Vana  91 Ia 23.8187 mA
[13:42:32.272] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  7 Vana  92 Ia 23.8187 mA
[13:42:32.373] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  8 Vana  93 Ia 24.6187 mA
[13:42:32.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  9 Vana  90 Ia 23.8187 mA
[13:42:32.574] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 10 Vana  91 Ia 23.8187 mA
[13:42:32.675] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 11 Vana  92 Ia 23.8187 mA
[13:42:32.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 6 iter 0 Vana 78 Ia 25.4188 mA
[13:42:32.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  1 Vana  71 Ia 24.6187 mA
[13:42:32.978] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  2 Vana  68 Ia 23.8187 mA
[13:42:33.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  3 Vana  69 Ia 23.8187 mA
[13:42:33.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  4 Vana  70 Ia 24.6187 mA
[13:42:33.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  5 Vana  67 Ia 23.8187 mA
[13:42:33.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  6 Vana  68 Ia 23.8187 mA
[13:42:33.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  7 Vana  69 Ia 24.6187 mA
[13:42:33.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  8 Vana  66 Ia 23.8187 mA
[13:42:33.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  9 Vana  67 Ia 23.8187 mA
[13:42:33.784] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 10 Vana  68 Ia 23.8187 mA
[13:42:33.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter 11 Vana  69 Ia 23.8187 mA
[13:42:33.986] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[13:42:34.087] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[13:42:34.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[13:42:34.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[13:42:34.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[13:42:34.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[13:42:34.591] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[13:42:34.692] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[13:42:34.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[13:42:34.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  9 Vana  79 Ia 23.8187 mA
[13:42:34.995] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 10 Vana  80 Ia 24.6187 mA
[13:42:35.095] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[13:42:35.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 8 iter 0 Vana 78 Ia 22.2188 mA
[13:42:35.297] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  1 Vana  89 Ia 24.6187 mA
[13:42:35.399] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  2 Vana  86 Ia 24.6187 mA
[13:42:35.500] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  3 Vana  83 Ia 23.8187 mA
[13:42:35.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  4 Vana  84 Ia 24.6187 mA
[13:42:35.701] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  5 Vana  81 Ia 23.8187 mA
[13:42:35.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  6 Vana  82 Ia 23.8187 mA
[13:42:35.902] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  7 Vana  83 Ia 24.6187 mA
[13:42:35.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  8 Vana  80 Ia 23.8187 mA
[13:42:36.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  9 Vana  81 Ia 23.8187 mA
[13:42:36.204] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 10 Vana  82 Ia 23.8187 mA
[13:42:36.305] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter 11 Vana  83 Ia 23.8187 mA
[13:42:36.407] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 9 iter 0 Vana 78 Ia 22.2188 mA
[13:42:36.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  1 Vana  89 Ia 24.6187 mA
[13:42:36.608] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  2 Vana  86 Ia 23.8187 mA
[13:42:36.709] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  3 Vana  87 Ia 24.6187 mA
[13:42:36.809] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  4 Vana  84 Ia 23.8187 mA
[13:42:36.910] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  5 Vana  85 Ia 23.8187 mA
[13:42:37.011] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  6 Vana  86 Ia 24.6187 mA
[13:42:37.112] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  7 Vana  83 Ia 23.8187 mA
[13:42:37.213] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  8 Vana  84 Ia 23.8187 mA
[13:42:37.313] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  9 Vana  85 Ia 23.8187 mA
[13:42:37.414] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 10 Vana  86 Ia 24.6187 mA
[13:42:37.515] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter 11 Vana  83 Ia 23.8187 mA
[13:42:37.616] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[13:42:37.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  1 Vana  89 Ia 24.6187 mA
[13:42:37.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  2 Vana  86 Ia 24.6187 mA
[13:42:37.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  3 Vana  83 Ia 23.8187 mA
[13:42:38.019] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  4 Vana  84 Ia 23.8187 mA
[13:42:38.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  5 Vana  85 Ia 24.6187 mA
[13:42:38.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  6 Vana  82 Ia 23.8187 mA
[13:42:38.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  7 Vana  83 Ia 23.8187 mA
[13:42:38.421] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  8 Vana  84 Ia 23.8187 mA
[13:42:38.522] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  9 Vana  85 Ia 23.8187 mA
[13:42:38.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 10 Vana  86 Ia 24.6187 mA
[13:42:38.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter 11 Vana  83 Ia 23.8187 mA
[13:42:38.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[13:42:38.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[13:42:39.026] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  2 Vana  80 Ia 24.6187 mA
[13:42:39.127] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  3 Vana  77 Ia 23.0188 mA
[13:42:39.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  4 Vana  83 Ia 24.6187 mA
[13:42:39.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  5 Vana  80 Ia 23.8187 mA
[13:42:39.429] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  6 Vana  81 Ia 24.6187 mA
[13:42:39.530] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  7 Vana  78 Ia 23.8187 mA
[13:42:39.630] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  8 Vana  79 Ia 23.8187 mA
[13:42:39.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  9 Vana  80 Ia 23.8187 mA
[13:42:39.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 10 Vana  81 Ia 24.6187 mA
[13:42:39.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter 11 Vana  78 Ia 23.0188 mA
[13:42:40.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 12 iter 0 Vana 78 Ia 23.0188 mA
[13:42:40.135] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  1 Vana  84 Ia 24.6187 mA
[13:42:40.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  2 Vana  81 Ia 24.6187 mA
[13:42:40.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  3 Vana  78 Ia 23.8187 mA
[13:42:40.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  4 Vana  79 Ia 23.0188 mA
[13:42:40.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  5 Vana  85 Ia 24.6187 mA
[13:42:40.638] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  6 Vana  82 Ia 23.8187 mA
[13:42:40.739] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  7 Vana  83 Ia 24.6187 mA
[13:42:40.839] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  8 Vana  80 Ia 23.8187 mA
[13:42:40.940] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  9 Vana  81 Ia 23.8187 mA
[13:42:41.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 10 Vana  82 Ia 24.6187 mA
[13:42:41.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter 11 Vana  79 Ia 23.0188 mA
[13:42:41.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[13:42:41.344] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[13:42:41.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  2 Vana  80 Ia 24.6187 mA
[13:42:41.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[13:42:41.646] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[13:42:41.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[13:42:41.847] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  6 Vana  80 Ia 24.6187 mA
[13:42:41.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[13:42:42.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[13:42:42.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  9 Vana  79 Ia 24.6187 mA
[13:42:42.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[13:42:42.352] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[13:42:42.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 14 iter 0 Vana 78 Ia 20.6188 mA
[13:42:42.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  1 Vana  98 Ia 24.6187 mA
[13:42:42.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  2 Vana  95 Ia 24.6187 mA
[13:42:42.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  3 Vana  92 Ia 23.8187 mA
[13:42:42.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  4 Vana  93 Ia 23.8187 mA
[13:42:42.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  5 Vana  94 Ia 23.8187 mA
[13:42:43.059] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  6 Vana  95 Ia 24.6187 mA
[13:42:43.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  7 Vana  92 Ia 23.8187 mA
[13:42:43.260] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  8 Vana  93 Ia 23.8187 mA
[13:42:43.361] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  9 Vana  94 Ia 23.8187 mA
[13:42:43.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 10 Vana  95 Ia 24.6187 mA
[13:42:43.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter 11 Vana  92 Ia 23.8187 mA
[13:42:43.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[13:42:43.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[13:42:43.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[13:42:43.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  3 Vana  77 Ia 24.6187 mA
[13:42:44.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  4 Vana  74 Ia 23.8187 mA
[13:42:44.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  5 Vana  75 Ia 23.8187 mA
[13:42:44.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  6 Vana  76 Ia 23.8187 mA
[13:42:44.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  7 Vana  77 Ia 24.6187 mA
[13:42:44.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  8 Vana  74 Ia 23.8187 mA
[13:42:44.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  9 Vana  75 Ia 23.8187 mA
[13:42:44.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 10 Vana  76 Ia 23.8187 mA
[13:42:44.773] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter 11 Vana  77 Ia 24.6187 mA
[13:42:44.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  0 Vana  77
[13:42:44.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  1 Vana  87
[13:42:44.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  2 Vana  82
[13:42:44.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  3 Vana  73
[13:42:44.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  4 Vana  77
[13:42:44.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  5 Vana  92
[13:42:44.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  6 Vana  69
[13:42:44.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  7 Vana  77
[13:42:44.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  8 Vana  83
[13:42:44.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  9 Vana  83
[13:42:44.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 10 Vana  83
[13:42:44.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 11 Vana  78
[13:42:44.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 12 Vana  79
[13:42:44.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 13 Vana  77
[13:42:44.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 14 Vana  92
[13:42:44.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 15 Vana  77
[13:42:46.629] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:42:46.629] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  19.3  20.1  20.1  20.1  20.1  19.3  20.1  19.3  18.5  18.5  19.3  20.1
[13:42:46.660] <TB0>     INFO:    ----------------------------------------------------------------------
[13:42:46.660] <TB0>     INFO:    PixTestPretest::findTiming() 
[13:42:46.660] <TB0>     INFO:    ----------------------------------------------------------------------
[13:42:46.660] <TB0>     INFO: PixTestCmd::init()
[13:42:46.660] <TB0>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:42:47.256] <TB0>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:44:28.584] <TB0>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:44:28.616] <TB0>     INFO: TBM phases:  160MHz: 7, 400MHz: 5, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[13:44:28.616] <TB0>     INFO: (success/tries = 100/100), width = 5
[13:44:28.616] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xf4 to 0xf4
[13:44:28.616] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[13:44:28.616] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[13:44:28.616] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:44:28.616] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:44:28.619] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:28.619] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:44:28.619] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:28.754] <TB0>     INFO: Expecting 231680 events.
[13:44:36.025] <TB0>     INFO: 231680 events read in total (6556ms).
[13:44:36.030] <TB0>     INFO: Test took 7409ms.
[13:44:36.366] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C0 OK, with vthrComp = 79 and Delta(CalDel) = 60
[13:44:36.370] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C1 OK, with vthrComp = 101 and Delta(CalDel) = 62
[13:44:36.373] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C2 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:44:36.377] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 63
[13:44:36.380] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C4 OK, with vthrComp = 122 and Delta(CalDel) = 64
[13:44:36.384] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:44:36.387] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C6 OK, with vthrComp = 85 and Delta(CalDel) = 62
[13:44:36.391] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 63
[13:44:36.394] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C8 OK, with vthrComp = 104 and Delta(CalDel) = 64
[13:44:36.398] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C9 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:44:36.401] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C10 OK, with vthrComp = 105 and Delta(CalDel) = 61
[13:44:36.404] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:44:36.408] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C12 OK, with vthrComp = 75 and Delta(CalDel) = 62
[13:44:36.412] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:44:36.415] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C14 OK, with vthrComp = 72 and Delta(CalDel) = 63
[13:44:36.419] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 63
[13:44:36.459] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:44:36.496] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:36.496] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:44:36.496] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:36.632] <TB0>     INFO: Expecting 231680 events.
[13:44:44.792] <TB0>     INFO: 231680 events read in total (7445ms).
[13:44:44.797] <TB0>     INFO: Test took 8297ms.
[13:44:44.819] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 128 +/- 30
[13:44:45.134] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 140 +/- 31
[13:44:45.138] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 141 +/- 31.5
[13:44:45.141] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 138 +/- 31
[13:44:45.145] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 144 +/- 32
[13:44:45.149] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 130 +/- 29.5
[13:44:45.153] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 137 +/- 31
[13:44:45.157] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 140 +/- 31.5
[13:44:45.161] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 154 +/- 32
[13:44:45.167] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 140 +/- 31
[13:44:45.170] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 130 +/- 31
[13:44:45.174] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 119 +/- 29
[13:44:45.178] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 144 +/- 31
[13:44:45.181] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 117 +/- 29
[13:44:45.185] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 139 +/- 31
[13:44:45.189] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 150 +/- 31.5
[13:44:45.224] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:44:45.225] <TB0>     INFO: CalDel:      128   140   141   138   144   130   137   140   154   140   130   119   144   117   139   150
[13:44:45.225] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:44:45.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C0.dat
[13:44:45.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C1.dat
[13:44:45.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C2.dat
[13:44:45.229] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C3.dat
[13:44:45.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C4.dat
[13:44:45.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C5.dat
[13:44:45.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C6.dat
[13:44:45.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C7.dat
[13:44:45.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C8.dat
[13:44:45.230] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C9.dat
[13:44:45.231] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C10.dat
[13:44:45.231] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C11.dat
[13:44:45.231] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C12.dat
[13:44:45.231] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C13.dat
[13:44:45.231] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C14.dat
[13:44:45.231] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters_C15.dat
[13:44:45.232] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:44:45.232] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:44:45.232] <TB0>     INFO: PixTestPretest::doTest() done, duration: 158 seconds
[13:44:45.232] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:44:45.292] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:44:45.292] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:44:45.295] <TB0>     INFO: ######################################################################
[13:44:45.295] <TB0>     INFO: PixTestAlive::doTest()
[13:44:45.295] <TB0>     INFO: ######################################################################
[13:44:45.297] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:45.298] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:45.298] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:45.300] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:45.642] <TB0>     INFO: Expecting 41600 events.
[13:44:49.717] <TB0>     INFO: 41600 events read in total (3360ms).
[13:44:49.718] <TB0>     INFO: Test took 4418ms.
[13:44:49.726] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:49.726] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:44:49.726] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:44:50.104] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:44:50.104] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:50.104] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:50.107] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:50.107] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:50.107] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:50.109] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:50.454] <TB0>     INFO: Expecting 41600 events.
[13:44:53.434] <TB0>     INFO: 41600 events read in total (2266ms).
[13:44:53.434] <TB0>     INFO: Test took 3325ms.
[13:44:53.434] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:53.434] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:44:53.434] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:44:53.435] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:44:53.841] <TB0>     INFO: PixTestAlive::maskTest() done
[13:44:53.841] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:53.844] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:53.844] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:44:53.844] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:53.845] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:44:54.187] <TB0>     INFO: Expecting 41600 events.
[13:44:58.238] <TB0>     INFO: 41600 events read in total (3336ms).
[13:44:58.238] <TB0>     INFO: Test took 4393ms.
[13:44:58.246] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:58.246] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:44:58.246] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:44:58.621] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:44:58.621] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:44:58.622] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:44:58.622] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:44:58.629] <TB0>     INFO: ######################################################################
[13:44:58.629] <TB0>     INFO: PixTestTrim::doTest()
[13:44:58.629] <TB0>     INFO: ######################################################################
[13:44:58.632] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:58.632] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:44:58.632] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:58.708] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:44:58.708] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:44:58.759] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:58.759] <TB0>     INFO:     run 1 of 1
[13:44:58.759] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:59.102] <TB0>     INFO: Expecting 5025280 events.
[13:45:43.739] <TB0>     INFO: 1383240 events read in total (43923ms).
[13:46:27.369] <TB0>     INFO: 2752024 events read in total (87554ms).
[13:47:11.290] <TB0>     INFO: 4132224 events read in total (131475ms).
[13:47:38.745] <TB0>     INFO: 5025280 events read in total (158929ms).
[13:47:38.787] <TB0>     INFO: Test took 160028ms.
[13:47:38.846] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:38.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:40.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:41.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:43.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:44.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:46.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:47.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:48.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:50.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:51.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:53.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:54.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:56.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:57.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:58.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:00.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:01.535] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223502336
[13:48:01.538] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9773 minThrLimit = 88.9246 minThrNLimit = 113.383 -> result = 88.9773 -> 88
[13:48:01.540] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0668 minThrLimit = 92.0381 minThrNLimit = 118.568 -> result = 92.0668 -> 92
[13:48:01.541] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0603 minThrLimit = 94.0591 minThrNLimit = 118.483 -> result = 94.0603 -> 94
[13:48:01.542] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8288 minThrLimit = 90.809 minThrNLimit = 117.731 -> result = 90.8288 -> 90
[13:48:01.543] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.009 minThrLimit = 94.9532 minThrNLimit = 118.041 -> result = 95.009 -> 95
[13:48:01.544] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2896 minThrLimit = 96.28 minThrNLimit = 121.548 -> result = 96.2896 -> 96
[13:48:01.545] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2872 minThrLimit = 89.2801 minThrNLimit = 115.893 -> result = 89.2872 -> 89
[13:48:01.546] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.27 minThrLimit = 87.1567 minThrNLimit = 110.269 -> result = 87.27 -> 87
[13:48:01.547] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5822 minThrLimit = 96.5585 minThrNLimit = 118.105 -> result = 96.5822 -> 96
[13:48:01.548] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6116 minThrLimit = 97.6066 minThrNLimit = 119.602 -> result = 97.6116 -> 97
[13:48:01.549] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3707 minThrLimit = 87.3482 minThrNLimit = 110.043 -> result = 87.3707 -> 87
[13:48:01.550] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0554 minThrLimit = 98.0474 minThrNLimit = 120.092 -> result = 98.0554 -> 98
[13:48:01.551] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9594 minThrLimit = 85.9186 minThrNLimit = 108.62 -> result = 85.9594 -> 85
[13:48:01.551] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0866 minThrLimit = 96.083 minThrNLimit = 122.204 -> result = 96.0866 -> 96
[13:48:01.552] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4093 minThrLimit = 85.3823 minThrNLimit = 107.938 -> result = 85.4093 -> 85
[13:48:01.553] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1326 minThrLimit = 90.0478 minThrNLimit = 111.473 -> result = 90.1326 -> 90
[13:48:01.554] <TB0>     INFO: ROC 0 VthrComp = 88
[13:48:01.554] <TB0>     INFO: ROC 1 VthrComp = 92
[13:48:01.555] <TB0>     INFO: ROC 2 VthrComp = 94
[13:48:01.555] <TB0>     INFO: ROC 3 VthrComp = 90
[13:48:01.555] <TB0>     INFO: ROC 4 VthrComp = 95
[13:48:01.556] <TB0>     INFO: ROC 5 VthrComp = 96
[13:48:01.556] <TB0>     INFO: ROC 6 VthrComp = 89
[13:48:01.558] <TB0>     INFO: ROC 7 VthrComp = 87
[13:48:01.562] <TB0>     INFO: ROC 8 VthrComp = 96
[13:48:01.563] <TB0>     INFO: ROC 9 VthrComp = 97
[13:48:01.563] <TB0>     INFO: ROC 10 VthrComp = 87
[13:48:01.563] <TB0>     INFO: ROC 11 VthrComp = 98
[13:48:01.564] <TB0>     INFO: ROC 12 VthrComp = 85
[13:48:01.564] <TB0>     INFO: ROC 13 VthrComp = 96
[13:48:01.565] <TB0>     INFO: ROC 14 VthrComp = 85
[13:48:01.565] <TB0>     INFO: ROC 15 VthrComp = 90
[13:48:01.565] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:48:01.566] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:48:01.580] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:01.581] <TB0>     INFO:     run 1 of 1
[13:48:01.581] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:01.928] <TB0>     INFO: Expecting 5025280 events.
[13:48:37.545] <TB0>     INFO: 882968 events read in total (34902ms).
[13:49:12.624] <TB0>     INFO: 1765168 events read in total (69981ms).
[13:49:47.845] <TB0>     INFO: 2647104 events read in total (105202ms).
[13:50:22.761] <TB0>     INFO: 3520048 events read in total (140118ms).
[13:50:57.657] <TB0>     INFO: 4388712 events read in total (175014ms).
[13:51:22.633] <TB0>     INFO: 5025280 events read in total (199990ms).
[13:51:22.700] <TB0>     INFO: Test took 201119ms.
[13:51:22.874] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:23.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:24.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:26.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:27.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:29.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:31.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:32.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:34.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:35.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:37.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:39.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:41.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:43.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:44.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:46.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:48.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:49.931] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237752320
[13:51:49.935] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.2501 for pixel 23/11 mean/min/max = 45.4943/34.73/56.2587
[13:51:49.936] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.6038 for pixel 6/2 mean/min/max = 44.9119/33.0144/56.8094
[13:51:49.937] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.731 for pixel 0/1 mean/min/max = 44.2721/32.6995/55.8448
[13:51:49.939] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.8393 for pixel 0/31 mean/min/max = 45.5668/33.146/57.9876
[13:51:49.940] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.4188 for pixel 16/0 mean/min/max = 44.1688/31.9127/56.4249
[13:51:49.941] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.4401 for pixel 0/33 mean/min/max = 43.8991/32.3194/55.4788
[13:51:49.942] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.6971 for pixel 0/23 mean/min/max = 45.231/33.7322/56.7298
[13:51:49.942] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.4084 for pixel 0/3 mean/min/max = 43.7824/32.0162/55.5487
[13:51:49.943] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.6276 for pixel 0/17 mean/min/max = 45.8468/31.9313/59.7624
[13:51:49.944] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.3045 for pixel 17/2 mean/min/max = 45.2913/32.2379/58.3447
[13:51:49.945] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.2005 for pixel 0/7 mean/min/max = 43.8365/32.2157/55.4572
[13:51:49.946] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.5729 for pixel 6/51 mean/min/max = 44.197/31.7659/56.6281
[13:51:49.946] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.592 for pixel 0/79 mean/min/max = 44.3761/33.123/55.6292
[13:51:49.947] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.0558 for pixel 51/2 mean/min/max = 43.4139/31.6566/55.1712
[13:51:49.948] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2995 for pixel 23/7 mean/min/max = 43.8042/32.3048/55.3035
[13:51:49.949] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.8274 for pixel 48/4 mean/min/max = 45.1073/33.3005/56.9142
[13:51:49.949] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:51:50.081] <TB0>     INFO: Expecting 411648 events.
[13:51:58.058] <TB0>     INFO: 411648 events read in total (7262ms).
[13:51:58.067] <TB0>     INFO: Expecting 411648 events.
[13:52:05.674] <TB0>     INFO: 411648 events read in total (6947ms).
[13:52:05.684] <TB0>     INFO: Expecting 411648 events.
[13:52:13.296] <TB0>     INFO: 411648 events read in total (6952ms).
[13:52:13.308] <TB0>     INFO: Expecting 411648 events.
[13:52:20.962] <TB0>     INFO: 411648 events read in total (6993ms).
[13:52:20.977] <TB0>     INFO: Expecting 411648 events.
[13:52:28.592] <TB0>     INFO: 411648 events read in total (6958ms).
[13:52:28.609] <TB0>     INFO: Expecting 411648 events.
[13:52:36.239] <TB0>     INFO: 411648 events read in total (6974ms).
[13:52:36.258] <TB0>     INFO: Expecting 411648 events.
[13:52:43.880] <TB0>     INFO: 411648 events read in total (6968ms).
[13:52:43.902] <TB0>     INFO: Expecting 411648 events.
[13:52:51.489] <TB0>     INFO: 411648 events read in total (6941ms).
[13:52:51.513] <TB0>     INFO: Expecting 411648 events.
[13:52:59.116] <TB0>     INFO: 411648 events read in total (6953ms).
[13:52:59.143] <TB0>     INFO: Expecting 411648 events.
[13:53:06.785] <TB0>     INFO: 411648 events read in total (6995ms).
[13:53:06.813] <TB0>     INFO: Expecting 411648 events.
[13:53:14.393] <TB0>     INFO: 411648 events read in total (6936ms).
[13:53:14.425] <TB0>     INFO: Expecting 411648 events.
[13:53:22.035] <TB0>     INFO: 411648 events read in total (6962ms).
[13:53:22.070] <TB0>     INFO: Expecting 411648 events.
[13:53:29.603] <TB0>     INFO: 411648 events read in total (6892ms).
[13:53:29.644] <TB0>     INFO: Expecting 411648 events.
[13:53:37.256] <TB0>     INFO: 411648 events read in total (6975ms).
[13:53:37.296] <TB0>     INFO: Expecting 411648 events.
[13:53:44.969] <TB0>     INFO: 411648 events read in total (7042ms).
[13:53:45.013] <TB0>     INFO: Expecting 411648 events.
[13:53:52.723] <TB0>     INFO: 411648 events read in total (7082ms).
[13:53:52.767] <TB0>     INFO: Test took 122818ms.
[13:53:53.265] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3032 < 35 for itrim = 108; old thr = 34.2422 ... break
[13:53:53.304] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1127 < 35 for itrim = 103; old thr = 34.8223 ... break
[13:53:53.340] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4053 < 35 for itrim = 98; old thr = 34.0641 ... break
[13:53:53.386] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4859 < 35 for itrim = 105; old thr = 34.1857 ... break
[13:53:53.429] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7696 < 35 for itrim+1 = 95; old thr = 34.6729 ... break
[13:53:53.468] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6932 < 35 for itrim = 103; old thr = 34.2034 ... break
[13:53:53.507] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4926 < 35 for itrim = 106; old thr = 34.4639 ... break
[13:53:53.541] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0243 < 35 for itrim = 96; old thr = 34.813 ... break
[13:53:53.570] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35 < 35 for itrim = 108; old thr = 34.4698 ... break
[13:53:53.608] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0408 < 35 for itrim = 106; old thr = 34.386 ... break
[13:53:53.639] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4766 < 35 for itrim = 89; old thr = 34.1825 ... break
[13:53:53.672] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1261 < 35 for itrim = 101; old thr = 34.5758 ... break
[13:53:53.694] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1909 < 35 for itrim = 85; old thr = 34.0743 ... break
[13:53:53.738] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3092 < 35 for itrim+1 = 100; old thr = 34.9012 ... break
[13:53:53.777] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0894 < 35 for itrim = 97; old thr = 33.9679 ... break
[13:53:53.821] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1751 < 35 for itrim = 108; old thr = 32.9753 ... break
[13:53:53.896] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:53:53.907] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:53.907] <TB0>     INFO:     run 1 of 1
[13:53:53.907] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:54.258] <TB0>     INFO: Expecting 5025280 events.
[13:54:29.816] <TB0>     INFO: 869568 events read in total (34843ms).
[13:55:04.800] <TB0>     INFO: 1738176 events read in total (69827ms).
[13:55:39.779] <TB0>     INFO: 2606736 events read in total (104806ms).
[13:56:14.675] <TB0>     INFO: 3465632 events read in total (139702ms).
[13:56:49.633] <TB0>     INFO: 4320464 events read in total (174660ms).
[13:57:17.798] <TB0>     INFO: 5025280 events read in total (202825ms).
[13:57:17.876] <TB0>     INFO: Test took 203970ms.
[13:57:18.077] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:18.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:20.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:21.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:23.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:24.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:26.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:28.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:30.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:31.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:33.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:35.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:36.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:38.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:40.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:42.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:43.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:45.742] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279461888
[13:57:45.744] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 0.157185 .. 48.282694
[13:57:45.822] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 58 (-1/-1) hits flags = 528 (plus default)
[13:57:45.833] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:45.833] <TB0>     INFO:     run 1 of 1
[13:57:45.833] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:46.218] <TB0>     INFO: Expecting 1963520 events.
[13:58:27.748] <TB0>     INFO: 1180432 events read in total (40811ms).
[13:58:55.082] <TB0>     INFO: 1963520 events read in total (68145ms).
[13:58:55.100] <TB0>     INFO: Test took 69267ms.
[13:58:55.139] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:55.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:56.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:57.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:58.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:59.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:00.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:01.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:02.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:03.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:04.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:05.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:06.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:07.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:08.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:09.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:09.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:10.993] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233648128
[13:59:11.078] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.882889 .. 44.002750
[13:59:11.153] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:59:11.163] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:11.163] <TB0>     INFO:     run 1 of 1
[13:59:11.163] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:11.505] <TB0>     INFO: Expecting 1597440 events.
[13:59:52.668] <TB0>     INFO: 1162784 events read in total (40448ms).
[14:00:08.095] <TB0>     INFO: 1597440 events read in total (55875ms).
[14:00:08.108] <TB0>     INFO: Test took 56945ms.
[14:00:08.140] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:08.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:09.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:10.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:11.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:11.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:12.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:13.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:14.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:15.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:16.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:17.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:18.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:19.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:20.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:21.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:22.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:23.365] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258269184
[14:00:23.446] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.198435 .. 41.725558
[14:00:23.521] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:00:23.531] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:23.531] <TB0>     INFO:     run 1 of 1
[14:00:23.531] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:23.873] <TB0>     INFO: Expecting 1297920 events.
[14:01:04.053] <TB0>     INFO: 1146176 events read in total (39465ms).
[14:01:09.763] <TB0>     INFO: 1297920 events read in total (45175ms).
[14:01:09.778] <TB0>     INFO: Test took 46248ms.
[14:01:09.812] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:09.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:10.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:11.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:12.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:13.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:14.494] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:15.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:16.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:17.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:18.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:19.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:20.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:20.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:21.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:22.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:23.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:24.644] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243847168
[14:01:24.724] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.980818 .. 41.725558
[14:01:24.798] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:01:24.808] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:24.808] <TB0>     INFO:     run 1 of 1
[14:01:24.808] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:25.150] <TB0>     INFO: Expecting 1264640 events.
[14:02:06.262] <TB0>     INFO: 1140224 events read in total (40397ms).
[14:02:11.085] <TB0>     INFO: 1264640 events read in total (45220ms).
[14:02:11.095] <TB0>     INFO: Test took 46287ms.
[14:02:11.124] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:11.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:12.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:13.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:13.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:14.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:15.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:16.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:17.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:18.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:19.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:20.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:21.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:22.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:23.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:24.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:24.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:25.880] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 219082752
[14:02:25.968] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:02:25.968] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:02:25.979] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:25.979] <TB0>     INFO:     run 1 of 1
[14:02:25.979] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:26.326] <TB0>     INFO: Expecting 1364480 events.
[14:03:05.688] <TB0>     INFO: 1074136 events read in total (38647ms).
[14:03:16.771] <TB0>     INFO: 1364480 events read in total (49730ms).
[14:03:16.785] <TB0>     INFO: Test took 50806ms.
[14:03:16.825] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:16.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:17.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:18.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:19.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:20.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:21.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:22.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:23.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:24.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:25.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:26.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:27.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:28.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:29.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:30.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:31.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:32.337] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 215801856
[14:03:32.377] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C0.dat
[14:03:32.377] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C1.dat
[14:03:32.377] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C2.dat
[14:03:32.377] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C3.dat
[14:03:32.377] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C4.dat
[14:03:32.377] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C5.dat
[14:03:32.378] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C6.dat
[14:03:32.378] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C7.dat
[14:03:32.378] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C8.dat
[14:03:32.378] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C9.dat
[14:03:32.378] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C10.dat
[14:03:32.378] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C11.dat
[14:03:32.378] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C12.dat
[14:03:32.378] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C13.dat
[14:03:32.378] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C14.dat
[14:03:32.379] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C15.dat
[14:03:32.379] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C0.dat
[14:03:32.387] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C1.dat
[14:03:32.396] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C2.dat
[14:03:32.404] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C3.dat
[14:03:32.413] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C4.dat
[14:03:32.421] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C5.dat
[14:03:32.430] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C6.dat
[14:03:32.437] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C7.dat
[14:03:32.444] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C8.dat
[14:03:32.452] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C9.dat
[14:03:32.460] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C10.dat
[14:03:32.468] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C11.dat
[14:03:32.475] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C12.dat
[14:03:32.482] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C13.dat
[14:03:32.490] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C14.dat
[14:03:32.497] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//trimParameters35_C15.dat
[14:03:32.504] <TB0>     INFO: PixTestTrim::trimTest() done
[14:03:32.505] <TB0>     INFO: vtrim:     108 103  98 105  95 103 106  96 108 106  89 101  85 100  97 108 
[14:03:32.505] <TB0>     INFO: vthrcomp:   88  92  94  90  95  96  89  87  96  97  87  98  85  96  85  90 
[14:03:32.505] <TB0>     INFO: vcal mean:  34.97  34.91  34.94  34.92  34.94  34.94  34.93  34.92  34.94  34.90  34.96  34.93  34.96  34.91  34.90  34.95 
[14:03:32.505] <TB0>     INFO: vcal RMS:    0.77   0.75   0.79   0.75   0.81   0.83   0.77   0.82   0.85   0.84   0.79   0.85   0.80   0.81   0.83   0.82 
[14:03:32.505] <TB0>     INFO: bits mean:   9.24   9.54   9.40   9.04   9.97   9.98   9.07   9.75   9.45   9.65   9.67   9.96   9.48   9.66  10.16   9.53 
[14:03:32.505] <TB0>     INFO: bits RMS:    2.48   2.59   2.76   2.76   2.60   2.57   2.71   2.73   2.69   2.65   2.74   2.65   2.65   2.83   2.46   2.58 
[14:03:32.516] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:32.516] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[14:03:32.517] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:32.520] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:03:32.520] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:03:32.533] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:03:32.533] <TB0>     INFO:     run 1 of 1
[14:03:32.533] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:32.889] <TB0>     INFO: Expecting 8320000 events.
[14:04:09.370] <TB0>     INFO: 1119250 events read in total (35765ms).
[14:04:45.846] <TB0>     INFO: 2230140 events read in total (72241ms).
[14:05:21.862] <TB0>     INFO: 3338230 events read in total (108258ms).
[14:05:57.811] <TB0>     INFO: 4440830 events read in total (144206ms).
[14:06:34.332] <TB0>     INFO: 5535590 events read in total (180727ms).
[14:07:10.116] <TB0>     INFO: 6629090 events read in total (216511ms).
[14:07:45.279] <TB0>     INFO: 7722250 events read in total (251674ms).
[14:08:05.190] <TB0>     INFO: 8320000 events read in total (271585ms).
[14:08:05.249] <TB0>     INFO: Test took 272716ms.
[14:08:05.387] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:05.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:07.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:09.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:10.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:12.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:14.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:16.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:17.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:19.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:21.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:23.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:24.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:26.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:28.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:30.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:32.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:33.783] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310026240
[14:08:33.784] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:08:33.857] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:08:33.857] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:08:33.868] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:08:33.868] <TB0>     INFO:     run 1 of 1
[14:08:33.868] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:34.209] <TB0>     INFO: Expecting 6697600 events.
[14:09:12.831] <TB0>     INFO: 1202230 events read in total (37904ms).
[14:09:50.059] <TB0>     INFO: 2392070 events read in total (75132ms).
[14:10:27.768] <TB0>     INFO: 3572360 events read in total (112842ms).
[14:11:05.604] <TB0>     INFO: 4739430 events read in total (150677ms).
[14:11:43.591] <TB0>     INFO: 5904090 events read in total (188664ms).
[14:12:09.437] <TB0>     INFO: 6697600 events read in total (214510ms).
[14:12:09.490] <TB0>     INFO: Test took 215623ms.
[14:12:09.601] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:09.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:11.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:12.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:14.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:15.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:17.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:19.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:20.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:22.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:23.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:25.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:26.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:28.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:29.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:31.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:32.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:34.381] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285814784
[14:12:34.382] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:12:34.458] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:12:34.458] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:12:34.469] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:12:34.469] <TB0>     INFO:     run 1 of 1
[14:12:34.469] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:34.819] <TB0>     INFO: Expecting 6281600 events.
[14:13:14.316] <TB0>     INFO: 1248850 events read in total (38782ms).
[14:13:53.187] <TB0>     INFO: 2485330 events read in total (77653ms).
[14:14:31.396] <TB0>     INFO: 3705550 events read in total (115862ms).
[14:15:09.842] <TB0>     INFO: 4913600 events read in total (154308ms).
[14:15:48.403] <TB0>     INFO: 6123880 events read in total (192869ms).
[14:15:53.635] <TB0>     INFO: 6281600 events read in total (198101ms).
[14:15:53.673] <TB0>     INFO: Test took 199204ms.
[14:15:53.758] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:53.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:55.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:56.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:58.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:59.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:01.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:02.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:04.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:06.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:07.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:09.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:10.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:12.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:13.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:15.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:16.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:18.200] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280936448
[14:16:18.201] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:16:18.275] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:16:18.275] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:16:18.286] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:16:18.286] <TB0>     INFO:     run 1 of 1
[14:16:18.286] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:18.628] <TB0>     INFO: Expecting 6281600 events.
[14:16:58.108] <TB0>     INFO: 1248190 events read in total (38765ms).
[14:17:36.543] <TB0>     INFO: 2483290 events read in total (77200ms).
[14:18:14.828] <TB0>     INFO: 3703690 events read in total (115486ms).
[14:18:52.649] <TB0>     INFO: 4911650 events read in total (153306ms).
[14:19:30.818] <TB0>     INFO: 6120330 events read in total (191475ms).
[14:19:36.274] <TB0>     INFO: 6281600 events read in total (196931ms).
[14:19:36.317] <TB0>     INFO: Test took 198031ms.
[14:19:36.406] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:36.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:38.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:39.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:41.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:42.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:43.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:45.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:46.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:48.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:49.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:51.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:52.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:54.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:55.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:57.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:58.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:00.275] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292798464
[14:20:00.276] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:20:00.356] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:20:00.356] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:20:00.367] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:20:00.367] <TB0>     INFO:     run 1 of 1
[14:20:00.367] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:00.717] <TB0>     INFO: Expecting 6281600 events.
[14:20:40.128] <TB0>     INFO: 1248600 events read in total (38697ms).
[14:21:18.524] <TB0>     INFO: 2483620 events read in total (77093ms).
[14:21:56.684] <TB0>     INFO: 3702500 events read in total (115253ms).
[14:22:34.541] <TB0>     INFO: 4910130 events read in total (153110ms).
[14:23:12.546] <TB0>     INFO: 6119190 events read in total (191115ms).
[14:23:17.897] <TB0>     INFO: 6281600 events read in total (196466ms).
[14:23:17.932] <TB0>     INFO: Test took 197565ms.
[14:23:18.015] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:18.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:19.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:21.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:22.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:24.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:25.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:27.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:29.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:30.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:32.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:33.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:35.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:36.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:38.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:39.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:41.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:42.577] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288768000
[14:23:42.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.84092, thr difference RMS: 1.07079
[14:23:42.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.00142, thr difference RMS: 1.1322
[14:23:42.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.38101, thr difference RMS: 1.30967
[14:23:42.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.82058, thr difference RMS: 1.17732
[14:23:42.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.00077, thr difference RMS: 1.33695
[14:23:42.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.3984, thr difference RMS: 1.33338
[14:23:42.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.2669, thr difference RMS: 1.03296
[14:23:42.579] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.77029, thr difference RMS: 1.14368
[14:23:42.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.39369, thr difference RMS: 1.45527
[14:23:42.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.64783, thr difference RMS: 1.45152
[14:23:42.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.99229, thr difference RMS: 1.05727
[14:23:42.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.92727, thr difference RMS: 1.64321
[14:23:42.580] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.52968, thr difference RMS: 1.0865
[14:23:42.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.95805, thr difference RMS: 1.35259
[14:23:42.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.15346, thr difference RMS: 1.07697
[14:23:42.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.20397, thr difference RMS: 1.41508
[14:23:42.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.85401, thr difference RMS: 1.06738
[14:23:42.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.03493, thr difference RMS: 1.12783
[14:23:42.581] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.34538, thr difference RMS: 1.31898
[14:23:42.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.69738, thr difference RMS: 1.1746
[14:23:42.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.08168, thr difference RMS: 1.31759
[14:23:42.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.34865, thr difference RMS: 1.31992
[14:23:42.582] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.21173, thr difference RMS: 1.0083
[14:23:42.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.68665, thr difference RMS: 1.12674
[14:23:42.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.42855, thr difference RMS: 1.45337
[14:23:42.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.63432, thr difference RMS: 1.45092
[14:23:42.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.91675, thr difference RMS: 1.04719
[14:23:42.583] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.95837, thr difference RMS: 1.627
[14:23:42.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.56207, thr difference RMS: 1.07465
[14:23:42.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.88013, thr difference RMS: 1.35754
[14:23:42.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.06386, thr difference RMS: 1.06144
[14:23:42.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.05382, thr difference RMS: 1.39315
[14:23:42.584] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.97048, thr difference RMS: 1.05367
[14:23:42.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.11261, thr difference RMS: 1.11289
[14:23:42.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.44697, thr difference RMS: 1.30642
[14:23:42.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.82186, thr difference RMS: 1.15828
[14:23:42.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.20331, thr difference RMS: 1.3179
[14:23:42.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.43231, thr difference RMS: 1.3192
[14:23:42.585] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.25382, thr difference RMS: 1.02139
[14:23:42.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.76256, thr difference RMS: 1.11932
[14:23:42.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.50889, thr difference RMS: 1.44579
[14:23:42.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.68949, thr difference RMS: 1.43454
[14:23:42.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.03324, thr difference RMS: 1.05212
[14:23:42.586] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.1067, thr difference RMS: 1.64539
[14:23:42.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.72744, thr difference RMS: 1.05236
[14:23:42.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.9509, thr difference RMS: 1.34854
[14:23:42.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.09795, thr difference RMS: 1.06892
[14:23:42.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.14171, thr difference RMS: 1.37722
[14:23:42.587] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.05976, thr difference RMS: 1.0283
[14:23:42.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.20821, thr difference RMS: 1.12711
[14:23:42.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.47059, thr difference RMS: 1.31518
[14:23:42.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.94925, thr difference RMS: 1.15541
[14:23:42.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.25558, thr difference RMS: 1.30323
[14:23:42.588] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.47676, thr difference RMS: 1.31866
[14:23:42.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.18847, thr difference RMS: 1.01217
[14:23:42.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.68269, thr difference RMS: 1.12336
[14:23:42.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.5851, thr difference RMS: 1.43994
[14:23:42.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.79751, thr difference RMS: 1.43118
[14:23:42.589] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.05001, thr difference RMS: 1.05271
[14:23:42.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.10018, thr difference RMS: 1.65698
[14:23:42.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.83058, thr difference RMS: 1.05823
[14:23:42.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.93133, thr difference RMS: 1.36006
[14:23:42.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.10075, thr difference RMS: 1.04972
[14:23:42.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.05038, thr difference RMS: 1.36776
[14:23:42.691] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:23:42.695] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2324 seconds
[14:23:42.695] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:23:43.403] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:23:43.404] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:23:43.408] <TB0>     INFO: ######################################################################
[14:23:43.408] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:23:43.408] <TB0>     INFO: ######################################################################
[14:23:43.409] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:43.409] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:23:43.409] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:43.409] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:23:43.419] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:23:43.419] <TB0>     INFO:     run 1 of 1
[14:23:43.419] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:43.769] <TB0>     INFO: Expecting 59072000 events.
[14:24:12.646] <TB0>     INFO: 1072400 events read in total (28163ms).
[14:24:40.697] <TB0>     INFO: 2141000 events read in total (56214ms).
[14:25:09.111] <TB0>     INFO: 3210400 events read in total (84628ms).
[14:25:38.401] <TB0>     INFO: 4282600 events read in total (113918ms).
[14:26:06.743] <TB0>     INFO: 5350800 events read in total (142260ms).
[14:26:34.834] <TB0>     INFO: 6419400 events read in total (170351ms).
[14:27:02.919] <TB0>     INFO: 7491200 events read in total (198436ms).
[14:27:31.253] <TB0>     INFO: 8559800 events read in total (226770ms).
[14:27:59.573] <TB0>     INFO: 9628800 events read in total (255090ms).
[14:28:27.385] <TB0>     INFO: 10700600 events read in total (282902ms).
[14:28:55.827] <TB0>     INFO: 11768600 events read in total (311344ms).
[14:29:24.291] <TB0>     INFO: 12836600 events read in total (339808ms).
[14:29:52.838] <TB0>     INFO: 13909200 events read in total (368355ms).
[14:30:21.493] <TB0>     INFO: 14978000 events read in total (397010ms).
[14:30:49.168] <TB0>     INFO: 16047000 events read in total (424685ms).
[14:31:17.809] <TB0>     INFO: 17119000 events read in total (453326ms).
[14:31:46.153] <TB0>     INFO: 18187600 events read in total (481670ms).
[14:32:14.266] <TB0>     INFO: 19257400 events read in total (509783ms).
[14:32:42.318] <TB0>     INFO: 20328800 events read in total (537835ms).
[14:33:09.797] <TB0>     INFO: 21397600 events read in total (565314ms).
[14:33:37.995] <TB0>     INFO: 22467400 events read in total (593512ms).
[14:34:06.224] <TB0>     INFO: 23538200 events read in total (621741ms).
[14:34:34.511] <TB0>     INFO: 24606600 events read in total (650028ms).
[14:35:02.744] <TB0>     INFO: 25676200 events read in total (678261ms).
[14:35:30.000] <TB0>     INFO: 26746800 events read in total (706517ms).
[14:35:59.390] <TB0>     INFO: 27814800 events read in total (734907ms).
[14:36:27.686] <TB0>     INFO: 28883800 events read in total (763203ms).
[14:36:55.941] <TB0>     INFO: 29955400 events read in total (791458ms).
[14:37:24.163] <TB0>     INFO: 31023800 events read in total (819680ms).
[14:37:52.401] <TB0>     INFO: 32091800 events read in total (847918ms).
[14:38:20.740] <TB0>     INFO: 33164200 events read in total (876257ms).
[14:38:49.013] <TB0>     INFO: 34232600 events read in total (904530ms).
[14:39:17.114] <TB0>     INFO: 35301200 events read in total (932631ms).
[14:39:45.686] <TB0>     INFO: 36372800 events read in total (961203ms).
[14:40:14.006] <TB0>     INFO: 37441200 events read in total (989523ms).
[14:40:42.337] <TB0>     INFO: 38509000 events read in total (1017854ms).
[14:41:10.568] <TB0>     INFO: 39579600 events read in total (1046085ms).
[14:41:38.939] <TB0>     INFO: 40649200 events read in total (1074456ms).
[14:42:07.238] <TB0>     INFO: 41717200 events read in total (1102755ms).
[14:42:35.676] <TB0>     INFO: 42785000 events read in total (1131193ms).
[14:43:04.015] <TB0>     INFO: 43855800 events read in total (1159532ms).
[14:43:32.328] <TB0>     INFO: 44924400 events read in total (1187845ms).
[14:44:00.598] <TB0>     INFO: 45992200 events read in total (1216115ms).
[14:44:29.026] <TB0>     INFO: 47062000 events read in total (1244543ms).
[14:44:57.631] <TB0>     INFO: 48132000 events read in total (1273148ms).
[14:45:26.211] <TB0>     INFO: 49199600 events read in total (1301728ms).
[14:45:54.396] <TB0>     INFO: 50267200 events read in total (1329913ms).
[14:46:22.865] <TB0>     INFO: 51337200 events read in total (1358382ms).
[14:46:51.550] <TB0>     INFO: 52406600 events read in total (1387067ms).
[14:47:20.207] <TB0>     INFO: 53474200 events read in total (1415724ms).
[14:47:48.887] <TB0>     INFO: 54542000 events read in total (1444404ms).
[14:48:17.299] <TB0>     INFO: 55613200 events read in total (1472816ms).
[14:48:45.879] <TB0>     INFO: 56681400 events read in total (1501397ms).
[14:49:14.425] <TB0>     INFO: 57748600 events read in total (1529942ms).
[14:49:43.101] <TB0>     INFO: 58818000 events read in total (1558618ms).
[14:49:50.057] <TB0>     INFO: 59072000 events read in total (1565574ms).
[14:49:50.076] <TB0>     INFO: Test took 1566657ms.
[14:49:50.131] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:50.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:50.246] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:51.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:51.403] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:52.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:52.579] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:53.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:53.746] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:54.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:54.899] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:56.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:56.069] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:57.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:57.220] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:58.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:58.384] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:49:59.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:59.557] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:00.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:00.723] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:01.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:01.883] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:03.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:03.049] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:04.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:04.226] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:05.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:05.372] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:06.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:06.558] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:07.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:07.708] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:08.880] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 503934976
[14:50:08.914] <TB0>     INFO: PixTestScurves::scurves() done 
[14:50:08.915] <TB0>     INFO: Vcal mean:  35.09  35.03  35.04  35.09  35.08  35.05  35.08  35.04  35.09  35.04  35.09  34.98  35.08  35.03  35.09  35.14 
[14:50:08.915] <TB0>     INFO: Vcal RMS:    0.64   0.64   0.65   0.64   0.69   0.69   0.64   0.70   0.74   0.71   0.67   0.73   0.65   0.69   0.69   0.68 
[14:50:08.915] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:50:08.991] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:50:08.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:50:08.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:50:08.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:50:08.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:50:08.991] <TB0>     INFO: ######################################################################
[14:50:08.991] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:50:08.991] <TB0>     INFO: ######################################################################
[14:50:08.994] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:50:09.343] <TB0>     INFO: Expecting 41600 events.
[14:50:13.410] <TB0>     INFO: 41600 events read in total (3345ms).
[14:50:13.411] <TB0>     INFO: Test took 4417ms.
[14:50:13.419] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:13.419] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:50:13.420] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:50:13.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:50:13.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:50:13.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:50:13.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:50:13.769] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:50:14.111] <TB0>     INFO: Expecting 41600 events.
[14:50:18.237] <TB0>     INFO: 41600 events read in total (3411ms).
[14:50:18.238] <TB0>     INFO: Test took 4469ms.
[14:50:18.245] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:18.245] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:50:18.245] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:50:18.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.919
[14:50:18.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[14:50:18.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.701
[14:50:18.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 193
[14:50:18.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.997
[14:50:18.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[14:50:18.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.06
[14:50:18.250] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 176
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.252
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 167
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.137
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 185
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.153
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.028
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.51
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.795
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 192
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.54
[14:50:18.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.01
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.333
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.053
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 177
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.795
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.241
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:50:18.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:50:18.342] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:50:18.684] <TB0>     INFO: Expecting 41600 events.
[14:50:22.853] <TB0>     INFO: 41600 events read in total (3454ms).
[14:50:22.854] <TB0>     INFO: Test took 4512ms.
[14:50:22.862] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:22.862] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:50:22.862] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:50:22.866] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:50:22.866] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 4
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7946
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 64
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7899
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 83
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.328
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 66
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9642
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 69
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.8392
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 51
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6927
[14:50:22.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 80
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9972
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 88
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.7364
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 68
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8535
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 83
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6579
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.494
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,43] phvalue 80
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.7141
[14:50:22.868] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 62
[14:50:22.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1689
[14:50:22.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,67] phvalue 74
[14:50:22.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0837
[14:50:22.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 67
[14:50:22.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8635
[14:50:22.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 70
[14:50:22.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.1378
[14:50:22.869] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[14:50:22.870] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 0 0
[14:50:23.280] <TB0>     INFO: Expecting 2560 events.
[14:50:24.237] <TB0>     INFO: 2560 events read in total (242ms).
[14:50:24.238] <TB0>     INFO: Test took 1368ms.
[14:50:24.238] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:24.238] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[14:50:24.745] <TB0>     INFO: Expecting 2560 events.
[14:50:25.701] <TB0>     INFO: 2560 events read in total (241ms).
[14:50:25.701] <TB0>     INFO: Test took 1463ms.
[14:50:25.702] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:25.702] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 2 2
[14:50:26.209] <TB0>     INFO: Expecting 2560 events.
[14:50:27.166] <TB0>     INFO: 2560 events read in total (242ms).
[14:50:27.167] <TB0>     INFO: Test took 1465ms.
[14:50:27.167] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:27.167] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 3 3
[14:50:27.674] <TB0>     INFO: Expecting 2560 events.
[14:50:28.636] <TB0>     INFO: 2560 events read in total (247ms).
[14:50:28.636] <TB0>     INFO: Test took 1469ms.
[14:50:28.636] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:28.636] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 4 4
[14:50:29.144] <TB0>     INFO: Expecting 2560 events.
[14:50:30.101] <TB0>     INFO: 2560 events read in total (242ms).
[14:50:30.101] <TB0>     INFO: Test took 1465ms.
[14:50:30.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:30.101] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 5 5
[14:50:30.609] <TB0>     INFO: Expecting 2560 events.
[14:50:31.566] <TB0>     INFO: 2560 events read in total (242ms).
[14:50:31.566] <TB0>     INFO: Test took 1465ms.
[14:50:31.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:31.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[14:50:32.074] <TB0>     INFO: Expecting 2560 events.
[14:50:33.030] <TB0>     INFO: 2560 events read in total (241ms).
[14:50:33.031] <TB0>     INFO: Test took 1464ms.
[14:50:33.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:33.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 7 7
[14:50:33.539] <TB0>     INFO: Expecting 2560 events.
[14:50:34.495] <TB0>     INFO: 2560 events read in total (242ms).
[14:50:34.495] <TB0>     INFO: Test took 1464ms.
[14:50:34.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:34.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 8 8
[14:50:34.004] <TB0>     INFO: Expecting 2560 events.
[14:50:35.961] <TB0>     INFO: 2560 events read in total (242ms).
[14:50:35.962] <TB0>     INFO: Test took 1467ms.
[14:50:35.963] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:35.963] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[14:50:36.469] <TB0>     INFO: Expecting 2560 events.
[14:50:37.430] <TB0>     INFO: 2560 events read in total (246ms).
[14:50:37.431] <TB0>     INFO: Test took 1468ms.
[14:50:37.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:37.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 43, 10 10
[14:50:37.938] <TB0>     INFO: Expecting 2560 events.
[14:50:38.896] <TB0>     INFO: 2560 events read in total (243ms).
[14:50:38.896] <TB0>     INFO: Test took 1463ms.
[14:50:38.897] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:38.897] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 11 11
[14:50:39.404] <TB0>     INFO: Expecting 2560 events.
[14:50:40.360] <TB0>     INFO: 2560 events read in total (241ms).
[14:50:40.360] <TB0>     INFO: Test took 1463ms.
[14:50:40.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:40.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 67, 12 12
[14:50:40.867] <TB0>     INFO: Expecting 2560 events.
[14:50:41.825] <TB0>     INFO: 2560 events read in total (243ms).
[14:50:41.825] <TB0>     INFO: Test took 1463ms.
[14:50:41.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:41.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 13 13
[14:50:42.334] <TB0>     INFO: Expecting 2560 events.
[14:50:43.294] <TB0>     INFO: 2560 events read in total (245ms).
[14:50:43.294] <TB0>     INFO: Test took 1469ms.
[14:50:43.294] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:43.294] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 14 14
[14:50:43.802] <TB0>     INFO: Expecting 2560 events.
[14:50:44.760] <TB0>     INFO: 2560 events read in total (243ms).
[14:50:44.760] <TB0>     INFO: Test took 1466ms.
[14:50:44.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:44.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:50:45.268] <TB0>     INFO: Expecting 2560 events.
[14:50:46.226] <TB0>     INFO: 2560 events read in total (243ms).
[14:50:46.226] <TB0>     INFO: Test took 1466ms.
[14:50:46.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC11
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:50:46.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:50:46.232] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:46.736] <TB0>     INFO: Expecting 655360 events.
[14:50:58.380] <TB0>     INFO: 655360 events read in total (10929ms).
[14:50:58.391] <TB0>     INFO: Expecting 655360 events.
[14:51:10.007] <TB0>     INFO: 655360 events read in total (11047ms).
[14:51:10.022] <TB0>     INFO: Expecting 655360 events.
[14:51:21.671] <TB0>     INFO: 655360 events read in total (11088ms).
[14:51:21.691] <TB0>     INFO: Expecting 655360 events.
[14:51:33.378] <TB0>     INFO: 655360 events read in total (11125ms).
[14:51:33.401] <TB0>     INFO: Expecting 655360 events.
[14:51:44.981] <TB0>     INFO: 655360 events read in total (11020ms).
[14:51:45.009] <TB0>     INFO: Expecting 655360 events.
[14:51:56.553] <TB0>     INFO: 655360 events read in total (10989ms).
[14:51:56.584] <TB0>     INFO: Expecting 655360 events.
[14:52:08.232] <TB0>     INFO: 655360 events read in total (11097ms).
[14:52:08.268] <TB0>     INFO: Expecting 655360 events.
[14:52:19.931] <TB0>     INFO: 655360 events read in total (11123ms).
[14:52:19.971] <TB0>     INFO: Expecting 655360 events.
[14:52:31.718] <TB0>     INFO: 655360 events read in total (11206ms).
[14:52:31.769] <TB0>     INFO: Expecting 655360 events.
[14:52:43.403] <TB0>     INFO: 655360 events read in total (11107ms).
[14:52:43.456] <TB0>     INFO: Expecting 655360 events.
[14:52:55.013] <TB0>     INFO: 655360 events read in total (11030ms).
[14:52:55.066] <TB0>     INFO: Expecting 655360 events.
[14:53:06.653] <TB0>     INFO: 655360 events read in total (11059ms).
[14:53:06.718] <TB0>     INFO: Expecting 655360 events.
[14:53:18.298] <TB0>     INFO: 655360 events read in total (11054ms).
[14:53:18.369] <TB0>     INFO: Expecting 655360 events.
[14:53:30.089] <TB0>     INFO: 655360 events read in total (11193ms).
[14:53:30.156] <TB0>     INFO: Expecting 655360 events.
[14:53:41.902] <TB0>     INFO: 655360 events read in total (11219ms).
[14:53:41.975] <TB0>     INFO: Expecting 655360 events.
[14:53:53.588] <TB0>     INFO: 655360 events read in total (11087ms).
[14:53:53.667] <TB0>     INFO: Test took 187436ms.
[14:53:53.766] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:54.072] <TB0>     INFO: Expecting 655360 events.
[14:54:05.828] <TB0>     INFO: 655360 events read in total (11041ms).
[14:54:05.838] <TB0>     INFO: Expecting 655360 events.
[14:54:17.415] <TB0>     INFO: 655360 events read in total (11008ms).
[14:54:17.431] <TB0>     INFO: Expecting 655360 events.
[14:54:29.056] <TB0>     INFO: 655360 events read in total (11064ms).
[14:54:29.075] <TB0>     INFO: Expecting 655360 events.
[14:54:40.780] <TB0>     INFO: 655360 events read in total (11147ms).
[14:54:40.805] <TB0>     INFO: Expecting 655360 events.
[14:54:52.430] <TB0>     INFO: 655360 events read in total (11070ms).
[14:54:52.457] <TB0>     INFO: Expecting 655360 events.
[14:55:04.047] <TB0>     INFO: 655360 events read in total (11039ms).
[14:55:04.081] <TB0>     INFO: Expecting 655360 events.
[14:55:15.587] <TB0>     INFO: 655360 events read in total (10967ms).
[14:55:15.623] <TB0>     INFO: Expecting 655360 events.
[14:55:27.181] <TB0>     INFO: 655360 events read in total (11017ms).
[14:55:27.226] <TB0>     INFO: Expecting 655360 events.
[14:55:38.891] <TB0>     INFO: 655360 events read in total (11134ms).
[14:55:38.941] <TB0>     INFO: Expecting 655360 events.
[14:55:50.685] <TB0>     INFO: 655360 events read in total (11214ms).
[14:55:50.741] <TB0>     INFO: Expecting 655360 events.
[14:56:02.375] <TB0>     INFO: 655360 events read in total (11107ms).
[14:56:02.433] <TB0>     INFO: Expecting 655360 events.
[14:56:13.004] <TB0>     INFO: 655360 events read in total (11043ms).
[14:56:14.066] <TB0>     INFO: Expecting 655360 events.
[14:56:25.634] <TB0>     INFO: 655360 events read in total (11041ms).
[14:56:25.702] <TB0>     INFO: Expecting 655360 events.
[14:56:37.304] <TB0>     INFO: 655360 events read in total (11076ms).
[14:56:37.372] <TB0>     INFO: Expecting 655360 events.
[14:56:49.058] <TB0>     INFO: 655360 events read in total (11160ms).
[14:56:49.137] <TB0>     INFO: Expecting 655360 events.
[14:57:00.806] <TB0>     INFO: 655360 events read in total (11142ms).
[14:57:00.888] <TB0>     INFO: Test took 187122ms.
[14:57:01.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:57:01.065] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:57:01.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:57:01.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:57:01.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:57:01.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:57:01.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:57:01.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:57:01.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:57:01.068] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.069] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:57:01.069] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.069] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:57:01.069] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:57:01.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:57:01.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:57:01.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:57:01.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:01.071] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:57:01.071] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.078] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.085] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.092] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.099] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:57:01.106] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:57:01.113] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.120] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.127] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.134] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.141] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.148] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.155] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.161] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:57:01.177] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:57:01.184] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.191] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.197] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.204] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.211] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:57:01.218] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:57:01.225] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:57:01.232] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:57:01.241] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:57:01.248] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:57:01.255] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:57:01.261] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:57:01.268] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:01.276] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:57:01.306] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C0.dat
[14:57:01.306] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C1.dat
[14:57:01.306] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C2.dat
[14:57:01.306] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C3.dat
[14:57:01.306] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C4.dat
[14:57:01.307] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C5.dat
[14:57:01.307] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C6.dat
[14:57:01.307] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C7.dat
[14:57:01.307] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C8.dat
[14:57:01.307] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C9.dat
[14:57:01.307] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C10.dat
[14:57:01.307] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C11.dat
[14:57:01.307] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C12.dat
[14:57:01.307] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C13.dat
[14:57:01.308] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C14.dat
[14:57:01.308] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//dacParameters35_C15.dat
[14:57:01.664] <TB0>     INFO: Expecting 41600 events.
[14:57:05.494] <TB0>     INFO: 41600 events read in total (3115ms).
[14:57:05.494] <TB0>     INFO: Test took 4183ms.
[14:57:06.153] <TB0>     INFO: Expecting 41600 events.
[14:57:09.960] <TB0>     INFO: 41600 events read in total (3092ms).
[14:57:09.961] <TB0>     INFO: Test took 4159ms.
[14:57:10.613] <TB0>     INFO: Expecting 41600 events.
[14:57:14.427] <TB0>     INFO: 41600 events read in total (3099ms).
[14:57:14.428] <TB0>     INFO: Test took 4159ms.
[14:57:14.735] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:14.867] <TB0>     INFO: Expecting 2560 events.
[14:57:15.825] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:15.825] <TB0>     INFO: Test took 1090ms.
[14:57:15.827] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:16.334] <TB0>     INFO: Expecting 2560 events.
[14:57:17.292] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:17.293] <TB0>     INFO: Test took 1466ms.
[14:57:17.294] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:17.801] <TB0>     INFO: Expecting 2560 events.
[14:57:18.760] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:18.760] <TB0>     INFO: Test took 1466ms.
[14:57:18.762] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:19.269] <TB0>     INFO: Expecting 2560 events.
[14:57:20.227] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:20.227] <TB0>     INFO: Test took 1465ms.
[14:57:20.229] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:20.736] <TB0>     INFO: Expecting 2560 events.
[14:57:21.694] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:21.694] <TB0>     INFO: Test took 1465ms.
[14:57:21.696] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:22.203] <TB0>     INFO: Expecting 2560 events.
[14:57:23.159] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:23.160] <TB0>     INFO: Test took 1464ms.
[14:57:23.161] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:23.668] <TB0>     INFO: Expecting 2560 events.
[14:57:24.627] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:24.627] <TB0>     INFO: Test took 1466ms.
[14:57:24.629] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:25.136] <TB0>     INFO: Expecting 2560 events.
[14:57:26.094] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:26.094] <TB0>     INFO: Test took 1465ms.
[14:57:26.097] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:26.603] <TB0>     INFO: Expecting 2560 events.
[14:57:27.560] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:27.560] <TB0>     INFO: Test took 1463ms.
[14:57:27.563] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:28.069] <TB0>     INFO: Expecting 2560 events.
[14:57:29.026] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:29.026] <TB0>     INFO: Test took 1463ms.
[14:57:29.029] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:29.534] <TB0>     INFO: Expecting 2560 events.
[14:57:30.491] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:30.491] <TB0>     INFO: Test took 1463ms.
[14:57:30.493] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:30.000] <TB0>     INFO: Expecting 2560 events.
[14:57:31.957] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:31.958] <TB0>     INFO: Test took 1465ms.
[14:57:31.959] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:32.467] <TB0>     INFO: Expecting 2560 events.
[14:57:33.423] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:33.424] <TB0>     INFO: Test took 1465ms.
[14:57:33.426] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:33.932] <TB0>     INFO: Expecting 2560 events.
[14:57:34.890] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:34.890] <TB0>     INFO: Test took 1464ms.
[14:57:34.892] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:35.399] <TB0>     INFO: Expecting 2560 events.
[14:57:36.356] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:36.356] <TB0>     INFO: Test took 1464ms.
[14:57:36.358] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:36.865] <TB0>     INFO: Expecting 2560 events.
[14:57:37.822] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:37.823] <TB0>     INFO: Test took 1465ms.
[14:57:37.824] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:38.331] <TB0>     INFO: Expecting 2560 events.
[14:57:39.288] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:39.289] <TB0>     INFO: Test took 1465ms.
[14:57:39.290] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:39.797] <TB0>     INFO: Expecting 2560 events.
[14:57:40.754] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:40.755] <TB0>     INFO: Test took 1465ms.
[14:57:40.756] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:41.263] <TB0>     INFO: Expecting 2560 events.
[14:57:42.221] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:42.221] <TB0>     INFO: Test took 1465ms.
[14:57:42.223] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:42.735] <TB0>     INFO: Expecting 2560 events.
[14:57:43.692] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:43.692] <TB0>     INFO: Test took 1469ms.
[14:57:43.695] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:44.201] <TB0>     INFO: Expecting 2560 events.
[14:57:45.159] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:45.159] <TB0>     INFO: Test took 1464ms.
[14:57:45.161] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:45.668] <TB0>     INFO: Expecting 2560 events.
[14:57:46.627] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:46.628] <TB0>     INFO: Test took 1467ms.
[14:57:46.629] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:47.136] <TB0>     INFO: Expecting 2560 events.
[14:57:48.094] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:48.095] <TB0>     INFO: Test took 1466ms.
[14:57:48.097] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:48.605] <TB0>     INFO: Expecting 2560 events.
[14:57:49.564] <TB0>     INFO: 2560 events read in total (244ms).
[14:57:49.564] <TB0>     INFO: Test took 1467ms.
[14:57:49.566] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:50.073] <TB0>     INFO: Expecting 2560 events.
[14:57:51.030] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:51.030] <TB0>     INFO: Test took 1464ms.
[14:57:51.032] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:51.538] <TB0>     INFO: Expecting 2560 events.
[14:57:52.496] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:52.496] <TB0>     INFO: Test took 1464ms.
[14:57:52.498] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:52.004] <TB0>     INFO: Expecting 2560 events.
[14:57:53.961] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:53.962] <TB0>     INFO: Test took 1464ms.
[14:57:53.964] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:54.470] <TB0>     INFO: Expecting 2560 events.
[14:57:55.426] <TB0>     INFO: 2560 events read in total (241ms).
[14:57:55.427] <TB0>     INFO: Test took 1463ms.
[14:57:55.429] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:55.935] <TB0>     INFO: Expecting 2560 events.
[14:57:56.892] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:56.893] <TB0>     INFO: Test took 1464ms.
[14:57:56.895] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:57.401] <TB0>     INFO: Expecting 2560 events.
[14:57:58.359] <TB0>     INFO: 2560 events read in total (243ms).
[14:57:58.359] <TB0>     INFO: Test took 1464ms.
[14:57:58.362] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:58.868] <TB0>     INFO: Expecting 2560 events.
[14:57:59.825] <TB0>     INFO: 2560 events read in total (242ms).
[14:57:59.825] <TB0>     INFO: Test took 1463ms.
[14:57:59.827] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:00.335] <TB0>     INFO: Expecting 2560 events.
[14:58:01.293] <TB0>     INFO: 2560 events read in total (243ms).
[14:58:01.293] <TB0>     INFO: Test took 1466ms.
[14:58:02.300] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:58:02.300] <TB0>     INFO: PH scale (per ROC):    80  87  81  83  85  83  80  79  80  85  80  82  79  88  85  75
[14:58:02.300] <TB0>     INFO: PH offset (per ROC):  178 163 177 176 189 164 160 177 166 165 171 180 174 175 176 160
[14:58:02.479] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:58:02.482] <TB0>     INFO: ######################################################################
[14:58:02.482] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:58:02.482] <TB0>     INFO: ######################################################################
[14:58:02.482] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:58:02.493] <TB0>     INFO: scanning low vcal = 10
[14:58:02.836] <TB0>     INFO: Expecting 41600 events.
[14:58:06.546] <TB0>     INFO: 41600 events read in total (2996ms).
[14:58:06.546] <TB0>     INFO: Test took 4053ms.
[14:58:06.548] <TB0>     INFO: scanning low vcal = 20
[14:58:07.054] <TB0>     INFO: Expecting 41600 events.
[14:58:10.773] <TB0>     INFO: 41600 events read in total (3004ms).
[14:58:10.773] <TB0>     INFO: Test took 4225ms.
[14:58:10.774] <TB0>     INFO: scanning low vcal = 30
[14:58:11.281] <TB0>     INFO: Expecting 41600 events.
[14:58:14.002] <TB0>     INFO: 41600 events read in total (3006ms).
[14:58:14.003] <TB0>     INFO: Test took 4229ms.
[14:58:14.005] <TB0>     INFO: scanning low vcal = 40
[14:58:15.508] <TB0>     INFO: Expecting 41600 events.
[14:58:19.773] <TB0>     INFO: 41600 events read in total (3550ms).
[14:58:19.774] <TB0>     INFO: Test took 4769ms.
[14:58:19.777] <TB0>     INFO: scanning low vcal = 50
[14:58:20.201] <TB0>     INFO: Expecting 41600 events.
[14:58:24.453] <TB0>     INFO: 41600 events read in total (3537ms).
[14:58:24.454] <TB0>     INFO: Test took 4677ms.
[14:58:24.457] <TB0>     INFO: scanning low vcal = 60
[14:58:24.877] <TB0>     INFO: Expecting 41600 events.
[14:58:29.120] <TB0>     INFO: 41600 events read in total (3527ms).
[14:58:29.120] <TB0>     INFO: Test took 4663ms.
[14:58:29.123] <TB0>     INFO: scanning low vcal = 70
[14:58:29.543] <TB0>     INFO: Expecting 41600 events.
[14:58:33.793] <TB0>     INFO: 41600 events read in total (3535ms).
[14:58:33.794] <TB0>     INFO: Test took 4671ms.
[14:58:33.797] <TB0>     INFO: scanning low vcal = 80
[14:58:34.220] <TB0>     INFO: Expecting 41600 events.
[14:58:38.496] <TB0>     INFO: 41600 events read in total (3561ms).
[14:58:38.498] <TB0>     INFO: Test took 4701ms.
[14:58:38.503] <TB0>     INFO: scanning low vcal = 90
[14:58:38.920] <TB0>     INFO: Expecting 41600 events.
[14:58:43.169] <TB0>     INFO: 41600 events read in total (3534ms).
[14:58:43.170] <TB0>     INFO: Test took 4667ms.
[14:58:43.173] <TB0>     INFO: scanning low vcal = 100
[14:58:43.595] <TB0>     INFO: Expecting 41600 events.
[14:58:47.982] <TB0>     INFO: 41600 events read in total (3672ms).
[14:58:47.983] <TB0>     INFO: Test took 4810ms.
[14:58:47.986] <TB0>     INFO: scanning low vcal = 110
[14:58:48.408] <TB0>     INFO: Expecting 41600 events.
[14:58:52.672] <TB0>     INFO: 41600 events read in total (3549ms).
[14:58:52.673] <TB0>     INFO: Test took 4687ms.
[14:58:52.679] <TB0>     INFO: scanning low vcal = 120
[14:58:53.100] <TB0>     INFO: Expecting 41600 events.
[14:58:57.346] <TB0>     INFO: 41600 events read in total (3530ms).
[14:58:57.347] <TB0>     INFO: Test took 4668ms.
[14:58:57.349] <TB0>     INFO: scanning low vcal = 130
[14:58:57.773] <TB0>     INFO: Expecting 41600 events.
[14:59:02.012] <TB0>     INFO: 41600 events read in total (3524ms).
[14:59:02.016] <TB0>     INFO: Test took 4667ms.
[14:59:02.019] <TB0>     INFO: scanning low vcal = 140
[14:59:02.439] <TB0>     INFO: Expecting 41600 events.
[14:59:06.686] <TB0>     INFO: 41600 events read in total (3533ms).
[14:59:06.686] <TB0>     INFO: Test took 4667ms.
[14:59:06.689] <TB0>     INFO: scanning low vcal = 150
[14:59:07.113] <TB0>     INFO: Expecting 41600 events.
[14:59:11.349] <TB0>     INFO: 41600 events read in total (3521ms).
[14:59:11.349] <TB0>     INFO: Test took 4660ms.
[14:59:11.352] <TB0>     INFO: scanning low vcal = 160
[14:59:11.775] <TB0>     INFO: Expecting 41600 events.
[14:59:16.031] <TB0>     INFO: 41600 events read in total (3541ms).
[14:59:16.032] <TB0>     INFO: Test took 4680ms.
[14:59:16.037] <TB0>     INFO: scanning low vcal = 170
[14:59:16.459] <TB0>     INFO: Expecting 41600 events.
[14:59:20.713] <TB0>     INFO: 41600 events read in total (3539ms).
[14:59:20.714] <TB0>     INFO: Test took 4677ms.
[14:59:20.719] <TB0>     INFO: scanning low vcal = 180
[14:59:21.133] <TB0>     INFO: Expecting 41600 events.
[14:59:25.346] <TB0>     INFO: 41600 events read in total (3498ms).
[14:59:25.346] <TB0>     INFO: Test took 4627ms.
[14:59:25.349] <TB0>     INFO: scanning low vcal = 190
[14:59:25.772] <TB0>     INFO: Expecting 41600 events.
[14:59:29.984] <TB0>     INFO: 41600 events read in total (3497ms).
[14:59:29.985] <TB0>     INFO: Test took 4635ms.
[14:59:29.988] <TB0>     INFO: scanning low vcal = 200
[14:59:30.409] <TB0>     INFO: Expecting 41600 events.
[14:59:34.631] <TB0>     INFO: 41600 events read in total (3507ms).
[14:59:34.632] <TB0>     INFO: Test took 4644ms.
[14:59:34.635] <TB0>     INFO: scanning low vcal = 210
[14:59:35.061] <TB0>     INFO: Expecting 41600 events.
[14:59:39.307] <TB0>     INFO: 41600 events read in total (3531ms).
[14:59:39.309] <TB0>     INFO: Test took 4674ms.
[14:59:39.312] <TB0>     INFO: scanning low vcal = 220
[14:59:39.733] <TB0>     INFO: Expecting 41600 events.
[14:59:43.997] <TB0>     INFO: 41600 events read in total (3549ms).
[14:59:43.997] <TB0>     INFO: Test took 4685ms.
[14:59:43.001] <TB0>     INFO: scanning low vcal = 230
[14:59:44.416] <TB0>     INFO: Expecting 41600 events.
[14:59:48.701] <TB0>     INFO: 41600 events read in total (3570ms).
[14:59:48.702] <TB0>     INFO: Test took 4701ms.
[14:59:48.705] <TB0>     INFO: scanning low vcal = 240
[14:59:49.109] <TB0>     INFO: Expecting 41600 events.
[14:59:53.347] <TB0>     INFO: 41600 events read in total (3523ms).
[14:59:53.347] <TB0>     INFO: Test took 4642ms.
[14:59:53.350] <TB0>     INFO: scanning low vcal = 250
[14:59:53.771] <TB0>     INFO: Expecting 41600 events.
[14:59:58.009] <TB0>     INFO: 41600 events read in total (3523ms).
[14:59:58.010] <TB0>     INFO: Test took 4659ms.
[14:59:58.014] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:59:58.436] <TB0>     INFO: Expecting 41600 events.
[15:00:02.670] <TB0>     INFO: 41600 events read in total (3519ms).
[15:00:02.671] <TB0>     INFO: Test took 4657ms.
[15:00:02.674] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:00:03.097] <TB0>     INFO: Expecting 41600 events.
[15:00:07.322] <TB0>     INFO: 41600 events read in total (3510ms).
[15:00:07.323] <TB0>     INFO: Test took 4649ms.
[15:00:07.326] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:00:07.748] <TB0>     INFO: Expecting 41600 events.
[15:00:12.027] <TB0>     INFO: 41600 events read in total (3564ms).
[15:00:12.027] <TB0>     INFO: Test took 4701ms.
[15:00:12.030] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:00:12.454] <TB0>     INFO: Expecting 41600 events.
[15:00:16.675] <TB0>     INFO: 41600 events read in total (3507ms).
[15:00:16.676] <TB0>     INFO: Test took 4645ms.
[15:00:16.680] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:00:17.104] <TB0>     INFO: Expecting 41600 events.
[15:00:21.346] <TB0>     INFO: 41600 events read in total (3527ms).
[15:00:21.346] <TB0>     INFO: Test took 4666ms.
[15:00:21.897] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:00:21.899] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:00:21.900] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:00:21.900] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:00:21.900] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:00:21.900] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:00:21.900] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:00:21.901] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:00:21.901] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:00:21.901] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:00:21.901] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:00:21.901] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:00:21.901] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:00:21.902] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:00:21.902] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:00:21.902] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:00:21.902] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:01:01.175] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:01:01.175] <TB0>     INFO: non-linearity mean:  0.951 0.964 0.962 0.962 0.964 0.966 0.965 0.957 0.962 0.970 0.970 0.967 0.958 0.959 0.967 0.958
[15:01:01.175] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.004 0.005 0.005 0.005 0.006 0.005 0.005 0.004 0.004 0.006 0.005 0.004 0.006
[15:01:01.175] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:01:01.199] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:01:01.221] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:01:01.244] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:01:01.266] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:01:01.288] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:01:01.311] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:01:01.333] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:01:01.356] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:01:01.378] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:01:01.400] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:01:01.423] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:01:01.445] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:01:01.468] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:01:01.491] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:01:01.513] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-G-2-02_FPIXTest-17C-Nebraska-160208-1340_2016-02-08_13h40m_1454960410//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:01:01.536] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:01:01.536] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:01:01.543] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:01:01.543] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:01:01.546] <TB0>     INFO: ######################################################################
[15:01:01.546] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:01:01.546] <TB0>     INFO: ######################################################################
[15:01:01.548] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:01:01.557] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:01:01.557] <TB0>     INFO:     run 1 of 1
[15:01:01.558] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:01.899] <TB0>     INFO: Expecting 3120000 events.
[15:01:51.955] <TB0>     INFO: 1276225 events read in total (49341ms).
[15:02:40.437] <TB0>     INFO: 2551880 events read in total (97823ms).
[15:03:02.546] <TB0>     INFO: 3120000 events read in total (119933ms).
[15:03:02.584] <TB0>     INFO: Test took 121027ms.
[15:03:02.658] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:02.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:03:04.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:03:05.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:03:07.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:03:08.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:10.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:03:11.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:03:13.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:03:14.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:03:16.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:03:17.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:03:18.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:03:20.494] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:03:21.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:03:23.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:03:24.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:03:26.287] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400683008
[15:03:26.322] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:03:26.322] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.4327, RMS = 1.50036
[15:03:26.323] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:03:26.323] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:03:26.323] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.7681, RMS = 1.76232
[15:03:26.323] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:03:26.324] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:03:26.324] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.5993, RMS = 1.22578
[15:03:26.324] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:03:26.324] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:03:26.324] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.2079, RMS = 1.46791
[15:03:26.324] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:03:26.325] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:03:26.325] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.0409, RMS = 1.31001
[15:03:26.325] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:03:26.325] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:03:26.325] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.2018, RMS = 1.49494
[15:03:26.325] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:03:26.326] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:03:26.326] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.7074, RMS = 1.18541
[15:03:26.326] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:03:26.326] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:03:26.326] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.6646, RMS = 1.42687
[15:03:26.326] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:03:26.327] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:03:26.328] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.3368, RMS = 1.25355
[15:03:26.328] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:03:26.328] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:03:26.328] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.9759, RMS = 1.28743
[15:03:26.328] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:03:26.329] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:03:26.329] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.3153, RMS = 1.54176
[15:03:26.329] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 91
[15:03:26.329] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:03:26.329] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.5665, RMS = 1.37362
[15:03:26.329] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[15:03:26.330] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:03:26.330] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.8417, RMS = 1.31856
[15:03:26.330] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:03:26.330] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:03:26.330] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.4317, RMS = 1.3041
[15:03:26.330] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:03:26.331] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:03:26.331] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.1895, RMS = 1.23531
[15:03:26.331] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:03:26.331] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:03:26.331] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.024, RMS = 1.42909
[15:03:26.331] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:03:26.332] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:03:26.332] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.4739, RMS = 1.53787
[15:03:26.332] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:03:26.332] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:03:26.332] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.9821, RMS = 1.40156
[15:03:26.333] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:03:26.334] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:03:26.334] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.3327, RMS = 1.94349
[15:03:26.334] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:03:26.334] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:03:26.334] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.291, RMS = 2.04284
[15:03:26.334] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 95
[15:03:26.335] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:03:26.335] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.2595, RMS = 1.28445
[15:03:26.335] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:03:26.335] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:03:26.335] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.1292, RMS = 1.1836
[15:03:26.335] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:03:26.336] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:03:26.336] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.7417, RMS = 1.78666
[15:03:26.336] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[15:03:26.336] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:03:26.336] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.08, RMS = 1.96428
[15:03:26.336] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 94
[15:03:26.337] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:03:26.337] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.8141, RMS = 1.72129
[15:03:26.337] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:03:26.337] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:03:26.337] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.4971, RMS = 1.82937
[15:03:26.337] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:03:26.338] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:03:26.338] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.5752, RMS = 1.62971
[15:03:26.338] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:03:26.338] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:03:26.338] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.7606, RMS = 1.65854
[15:03:26.338] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 93
[15:03:26.339] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:03:26.339] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 72.8372, RMS = 1.83294
[15:03:26.339] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:03:26.339] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:03:26.339] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 73.3207, RMS = 1.68768
[15:03:26.339] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 82
[15:03:26.340] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:03:26.340] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 73.7242, RMS = 1.82781
[15:03:26.340] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:03:26.340] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:03:26.340] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.2969, RMS = 1.79205
[15:03:26.340] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:03:26.343] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:03:26.343] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    4    0    0    0    0    1    0
[15:03:26.343] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:03:26.446] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:03:26.446] <TB0>     INFO: enter test to run
[15:03:26.446] <TB0>     INFO:   test:  no parameter change
[15:03:26.447] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[15:03:26.447] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[15:03:26.447] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:03:26.447] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:03:26.002] <TB0>    QUIET: Connection to board 133 closed.
[15:03:27.008] <TB0>     INFO: pXar: this is the end, my friend
[15:03:27.008] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
