{"vcs1":{"timestamp_begin":1684310606.641786580, "rt":1.28, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310608.007552223, "rt":1.63, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1684310609.703993346, "rt":0.46, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310605.993360297}
{"VCS_COMP_START_TIME": 1684310605.993360297}
{"VCS_COMP_END_TIME": 1684310611.716308999}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211968}}
